
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013ddc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08013f80  08013f80  00014f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080146cc  080146cc  00016210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080146cc  080146cc  000156cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080146d4  080146d4  00016210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080146d4  080146d4  000156d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080146d8  080146d8  000156d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  080146dc  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00015684  20000210  080148ec  00016210  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  20015894  080148ec  00016894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016210  2**0
                  CONTENTS, READONLY
 12 .debug_info   000299a3  00000000  00000000  00016240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006023  00000000  00000000  0003fbe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d08  00000000  00000000  00045c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017f2  00000000  00000000  00047910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020383  00000000  00000000  00049102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025867  00000000  00000000  00069485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bcf7c  00000000  00000000  0008ecec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014bc68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cf8  00000000  00000000  0014bcac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001549a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013f64 	.word	0x08013f64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	08013f64 	.word	0x08013f64

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <HAL_SD_TxCpltCallback>:
_Static_assert(sizeof(datapacket) == 256, "Packet size is not 256 bytes!");

extern SD_HandleTypeDef hsd;
extern UART_HandleTypeDef huart2;

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  g_sd_state = SD_STATE_READY; // 쓰기 완료 -> 대기 상태로 복귀
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <HAL_SD_TxCpltCallback+0x1c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	2000022c 	.word	0x2000022c

08000f04 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  g_sd_state = SD_STATE_READY; // 읽기 완료 -> 대기 상태로 복귀
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <HAL_SD_RxCpltCallback+0x1c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	2000022c 	.word	0x2000022c

08000f24 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  g_sd_state = SD_STATE_ERROR; // 에러 발생
 8000f2c:	4b04      	ldr	r3, [pc, #16]	@ (8000f40 <HAL_SD_ErrorCallback+0x1c>)
 8000f2e:	2203      	movs	r2, #3
 8000f30:	701a      	strb	r2, [r3, #0]
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	2000022c 	.word	0x2000022c

08000f44 <SD_Write_DMA_Async>:
//  HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 100);
//  return len;
//}

// 비동기 쓰기 시작 (기다리지 않음!)
int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
  // 1. 카드가 이전 작업을 하고 있는지 확인 (필수)
  if (g_sd_state != SD_STATE_READY) return -1; // Busy
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <SD_Write_DMA_Async+0x58>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d002      	beq.n	8000f60 <SD_Write_DMA_Async+0x1c>
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	e019      	b.n	8000f94 <SD_Write_DMA_Async+0x50>
  while(HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER){} // Card Busy
 8000f60:	bf00      	nop
 8000f62:	480f      	ldr	r0, [pc, #60]	@ (8000fa0 <SD_Write_DMA_Async+0x5c>)
 8000f64:	f003 fe08 	bl	8004b78 <HAL_SD_GetCardState>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b04      	cmp	r3, #4
 8000f6c:	d1f9      	bne.n	8000f62 <SD_Write_DMA_Async+0x1e>

  // 2. 상태 변경 후 DMA 시작
  g_sd_state = SD_STATE_BUSY_TX;
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <SD_Write_DMA_Async+0x58>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]
  if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	68b9      	ldr	r1, [r7, #8]
 8000f7a:	4809      	ldr	r0, [pc, #36]	@ (8000fa0 <SD_Write_DMA_Async+0x5c>)
 8000f7c:	f003 f948 	bl	8004210 <HAL_SD_WriteBlocks_DMA>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d005      	beq.n	8000f92 <SD_Write_DMA_Async+0x4e>
    g_sd_state = SD_STATE_ERROR;
 8000f86:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <SD_Write_DMA_Async+0x58>)
 8000f88:	2203      	movs	r2, #3
 8000f8a:	701a      	strb	r2, [r3, #0]
    return -3;
 8000f8c:	f06f 0302 	mvn.w	r3, #2
 8000f90:	e000      	b.n	8000f94 <SD_Write_DMA_Async+0x50>
  }

  return 0; // 즉시 리턴 (성공적으로 시작됨)
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	2000022c 	.word	0x2000022c
 8000fa0:	2000023c 	.word	0x2000023c

08000fa4 <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	4603      	mov	r3, r0
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	71bb      	strb	r3, [r7, #6]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	603b      	str	r3, [r7, #0]
 8000fcc:	4603      	mov	r3, r0
 8000fce:	71fb      	strb	r3, [r7, #7]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	71bb      	strb	r3, [r7, #6]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <hid_task>:
void hid_task(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
  // 1. 10ms마다 실행 (폴링 간격 준수)
  // HAL_GetTick()을 사용하여 넌블로킹 딜레이 구현
  static uint32_t start_ms = 0;
  if (HAL_GetTick() - start_ms < 10) return;
 8000fee:	f001 fb9f 	bl	8002730 <HAL_GetTick>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	4b3a      	ldr	r3, [pc, #232]	@ (80010e0 <hid_task+0xf8>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b09      	cmp	r3, #9
 8000ffc:	d969      	bls.n	80010d2 <hid_task+0xea>
  start_ms += 10;
 8000ffe:	4b38      	ldr	r3, [pc, #224]	@ (80010e0 <hid_task+0xf8>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	330a      	adds	r3, #10
 8001004:	4a36      	ldr	r2, [pc, #216]	@ (80010e0 <hid_task+0xf8>)
 8001006:	6013      	str	r3, [r2, #0]

  // 2. USB가 연결되어 있고, HID가 준비되었는지 확인
  // (중요: 준비 안 됐는데 보내면 다운됨)
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 8001008:	f00b f96c 	bl	800c2e4 <tud_mounted>
 800100c:	4603      	mov	r3, r0
 800100e:	f083 0301 	eor.w	r3, r3, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d15e      	bne.n	80010d6 <hid_task+0xee>

//--------------------------------------------------------------------+
// Application API (Single Port)
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_ready(void) {
  return tud_hid_n_ready(0);
 8001018:	2000      	movs	r0, #0
 800101a:	f007 ff79 	bl	8008f10 <tud_hid_n_ready>
 800101e:	4603      	mov	r3, r0
 8001020:	f083 0301 	eor.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d155      	bne.n	80010d6 <hid_task+0xee>
  // ---------------------------------------------------------
  static uint32_t send_ms = 0;
  static bool is_typing = false;

  // 5초 주기 체크
  if (HAL_GetTick() - send_ms > 5000)
 800102a:	f001 fb81 	bl	8002730 <HAL_GetTick>
 800102e:	4602      	mov	r2, r0
 8001030:	4b2c      	ldr	r3, [pc, #176]	@ (80010e4 <hid_task+0xfc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800103a:	4293      	cmp	r3, r2
 800103c:	d907      	bls.n	800104e <hid_task+0x66>
  {
    send_ms = HAL_GetTick();
 800103e:	f001 fb77 	bl	8002730 <HAL_GetTick>
 8001042:	4603      	mov	r3, r0
 8001044:	4a27      	ldr	r2, [pc, #156]	@ (80010e4 <hid_task+0xfc>)
 8001046:	6013      	str	r3, [r2, #0]
    is_typing = true; // 타이핑 시작 신호
 8001048:	4b27      	ldr	r3, [pc, #156]	@ (80010e8 <hid_task+0x100>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
  }

  if (is_typing)
 800104e:	4b26      	ldr	r3, [pc, #152]	@ (80010e8 <hid_task+0x100>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d040      	beq.n	80010d8 <hid_task+0xf0>
      HID_KEY_H, HID_KEY_E, HID_KEY_L, HID_KEY_L, HID_KEY_O, HID_KEY_ENTER
    };
    static uint8_t seq_idx = 0;
    static bool key_pressed = false;

    if (key_pressed)
 8001056:	4b25      	ldr	r3, [pc, #148]	@ (80010ec <hid_task+0x104>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d01f      	beq.n	800109e <hid_task+0xb6>
 800105e:	2300      	movs	r3, #0
 8001060:	75fb      	strb	r3, [r7, #23]
 8001062:	2300      	movs	r3, #0
 8001064:	75bb      	strb	r3, [r7, #22]
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_report(uint8_t report_id, void const* report, uint16_t len) {
  return tud_hid_n_report(0, report_id, report, len);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_hid_keyboard_report(uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
  return tud_hid_n_keyboard_report(0, report_id, modifier, keycode);
 800106a:	7dba      	ldrb	r2, [r7, #22]
 800106c:	7df9      	ldrb	r1, [r7, #23]
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	2000      	movs	r0, #0
 8001072:	f008 f83d 	bl	80090f0 <tud_hid_n_keyboard_report>
    {
      // [B] 키 떼기 (Release)
      // 키를 눌렀으면 반드시 "아무것도 안 누름(NULL)"을 보내야 함
      tud_hid_keyboard_report(0, 0, NULL);
      key_pressed = false;
 8001076:	4b1d      	ldr	r3, [pc, #116]	@ (80010ec <hid_task+0x104>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]

      seq_idx++; // 다음 글자로 이동
 800107c:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <hid_task+0x108>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <hid_task+0x108>)
 8001086:	701a      	strb	r2, [r3, #0]
      if (seq_idx >= sizeof(key_seq)) {
 8001088:	4b19      	ldr	r3, [pc, #100]	@ (80010f0 <hid_task+0x108>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b05      	cmp	r3, #5
 800108e:	d923      	bls.n	80010d8 <hid_task+0xf0>
        seq_idx = 0;
 8001090:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <hid_task+0x108>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
        is_typing = false; // 타이핑 끝
 8001096:	4b14      	ldr	r3, [pc, #80]	@ (80010e8 <hid_task+0x100>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
 800109c:	e01c      	b.n	80010d8 <hid_task+0xf0>
      }
    }
    else
    {
      // [A] 키 누르기 (Press)
      uint8_t keycode[6] = { 0 };
 800109e:	463b      	mov	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	809a      	strh	r2, [r3, #4]
      keycode[0] = key_seq[seq_idx];
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <hid_task+0x108>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <hid_task+0x10c>)
 80010ae:	5c9b      	ldrb	r3, [r3, r2]
 80010b0:	703b      	strb	r3, [r7, #0]
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
 80010b6:	2300      	movs	r3, #0
 80010b8:	73bb      	strb	r3, [r7, #14]
 80010ba:	463b      	mov	r3, r7
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	7bba      	ldrb	r2, [r7, #14]
 80010c0:	7bf9      	ldrb	r1, [r7, #15]
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	2000      	movs	r0, #0
 80010c6:	f008 f813 	bl	80090f0 <tud_hid_n_keyboard_report>

      // 리포트 전송 함수 (Interface 번호, Modifier, Keycode배열)
      tud_hid_keyboard_report(0, 0, keycode);
      key_pressed = true;
 80010ca:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <hid_task+0x104>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	701a      	strb	r2, [r3, #0]
 80010d0:	e002      	b.n	80010d8 <hid_task+0xf0>
  if (HAL_GetTick() - start_ms < 10) return;
 80010d2:	bf00      	nop
 80010d4:	e000      	b.n	80010d8 <hid_task+0xf0>
  if ( !tud_mounted() || !tud_hid_ready() ) return;
 80010d6:	bf00      	nop
    }
  }
}
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000230 	.word	0x20000230
 80010e4:	20000234 	.word	0x20000234
 80010e8:	20000238 	.word	0x20000238
 80010ec:	20000239 	.word	0x20000239
 80010f0:	2000023a 	.word	0x2000023a
 80010f4:	0801412c 	.word	0x0801412c

080010f8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001100:	1d39      	adds	r1, r7, #4
 8001102:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001106:	2201      	movs	r2, #1
 8001108:	4803      	ldr	r0, [pc, #12]	@ (8001118 <__io_putchar+0x20>)
 800110a:	f004 ff7a 	bl	8006002 <HAL_UART_Transmit>

  return ch;
 800110e:	687b      	ldr	r3, [r7, #4]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200003c8 	.word	0x200003c8

0800111c <HAL_TIM_OC_DelayElapsedCallback>:

uint16_t window_arr = 5000-1;
uint16_t linux_arr = 1000-1;
uint16_t emerg_arr = 500-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	if(is_ready){
 8001124:	4b05      	ldr	r3, [pc, #20]	@ (800113c <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d003      	beq.n	8001134 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800112c:	2120      	movs	r1, #32
 800112e:	4804      	ldr	r0, [pc, #16]	@ (8001140 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8001130:	f002 f9eb 	bl	800350a <HAL_GPIO_TogglePin>
	}
}
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000001 	.word	0x20000001
 8001140:	40020000 	.word	0x40020000

08001144 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 800114e:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <HAL_GPIO_EXTI_Callback+0x88>)
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]

	switch (g_usb_mode) {
 8001154:	4b1e      	ldr	r3, [pc, #120]	@ (80011d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d022      	beq.n	80011a2 <HAL_GPIO_EXTI_Callback+0x5e>
 800115c:	2b02      	cmp	r3, #2
 800115e:	dc2e      	bgt.n	80011be <HAL_GPIO_EXTI_Callback+0x7a>
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <HAL_GPIO_EXTI_Callback+0x26>
 8001164:	2b01      	cmp	r3, #1
 8001166:	d00e      	beq.n	8001186 <HAL_GPIO_EXTI_Callback+0x42>
		case USB_MODE_HID_MSC:
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
			g_usb_mode = USB_MODE_CDC;
			break;
	}
}
 8001168:	e029      	b.n	80011be <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <HAL_GPIO_EXTI_Callback+0x90>)
 800116c:	881a      	ldrh	r2, [r3, #0]
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001174:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	461a      	mov	r2, r3
 800117a:	4b17      	ldr	r3, [pc, #92]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 800117c:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_MSC_VENDOR;
 800117e:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
			break;
 8001184:	e01b      	b.n	80011be <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, window_arr);
 8001186:	4b15      	ldr	r3, [pc, #84]	@ (80011dc <HAL_GPIO_EXTI_Callback+0x98>)
 8001188:	881a      	ldrh	r2, [r3, #0]
 800118a:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001190:	4b12      	ldr	r3, [pc, #72]	@ (80011dc <HAL_GPIO_EXTI_Callback+0x98>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001198:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_HID_MSC;
 800119a:	4b0d      	ldr	r3, [pc, #52]	@ (80011d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 800119c:	2202      	movs	r2, #2
 800119e:	701a      	strb	r2, [r3, #0]
			break;
 80011a0:	e00d      	b.n	80011be <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 80011a2:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0x9c>)
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <HAL_GPIO_EXTI_Callback+0x9c>)
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <HAL_GPIO_EXTI_Callback+0x94>)
 80011b4:	60da      	str	r2, [r3, #12]
			g_usb_mode = USB_MODE_CDC;
 80011b6:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <HAL_GPIO_EXTI_Callback+0x8c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
			break;
 80011bc:	bf00      	nop
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000001 	.word	0x20000001
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000004 	.word	0x20000004
 80011d8:	20000380 	.word	0x20000380
 80011dc:	20000002 	.word	0x20000002
 80011e0:	20000006 	.word	0x20000006

080011e4 <mod_change_watchdog>:

void mod_change_watchdog(){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	if(!is_ready){
 80011e8:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <mod_change_watchdog+0x2c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	f083 0301 	eor.w	r3, r3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00a      	beq.n	800120c <mod_change_watchdog+0x28>
		tud_disconnect();
 80011f6:	f00b f89b 	bl	800c330 <tud_disconnect>
		HAL_Delay(500);
 80011fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011fe:	f001 faa3 	bl	8002748 <HAL_Delay>
		tud_connect();
 8001202:	f00b f8a1 	bl	800c348 <tud_connect>

		is_ready = true;
 8001206:	4b02      	ldr	r3, [pc, #8]	@ (8001210 <mod_change_watchdog+0x2c>)
 8001208:	2201      	movs	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
	}
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000001 	.word	0x20000001

08001214 <cdc_task>:

void cdc_task(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800121a:	2000      	movs	r0, #0
 800121c:	f007 f898 	bl	8008350 <tud_cdc_n_connected>
 8001220:	4603      	mov	r3, r0
    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 8001222:	2b00      	cmp	r3, #0
 8001224:	d018      	beq.n	8001258 <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8001226:	2000      	movs	r0, #0
 8001228:	f007 f8d8 	bl	80083dc <tud_cdc_n_available>
 800122c:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 800122e:	2b00      	cmp	r3, #0
 8001230:	d012      	beq.n	8001258 <cdc_task+0x44>
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <cdc_task+0x4c>)
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800123a:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	68b9      	ldr	r1, [r7, #8]
 8001240:	2000      	movs	r0, #0
 8001242:	f007 f913 	bl	800846c <tud_cdc_n_read>
 8001246:	4603      	mov	r3, r0
            // 데이터 읽기
            uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 8001248:	60fb      	str	r3, [r7, #12]

            HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	b29b      	uxth	r3, r3
 800124e:	461a      	mov	r2, r3
 8001250:	4903      	ldr	r1, [pc, #12]	@ (8001260 <cdc_task+0x4c>)
 8001252:	4804      	ldr	r0, [pc, #16]	@ (8001264 <cdc_task+0x50>)
 8001254:	f004 ff60 	bl	8006118 <HAL_UART_Transmit_DMA>
        }
    }
}
 8001258:	bf00      	nop
 800125a:	3710      	adds	r7, #16
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20014c04 	.word	0x20014c04
 8001264:	200003c8 	.word	0x200003c8

08001268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800126c:	f001 f9fa 	bl	8002664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001270:	f000 f850 	bl	8001314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001274:	f000 f9d0 	bl	8001618 <MX_GPIO_Init>
  MX_DMA_Init();
 8001278:	f000 f988 	bl	800158c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800127c:	f000 f92e 	bl	80014dc <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001280:	f000 f956 	bl	8001530 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 8001284:	f000 f8de 	bl	8001444 <MX_TIM11_Init>
  MX_SDIO_SD_Init();
 8001288:	f000 f8ac 	bl	80013e4 <MX_SDIO_SD_Init>
  /* USER CODE BEGIN 2 */
  init_disk_data();
 800128c:	f000 fa40 	bl	8001710 <init_disk_data>
  tusb_init();
 8001290:	2100      	movs	r1, #0
 8001292:	2000      	movs	r0, #0
 8001294:	f00f f9ac 	bl	80105f0 <tusb_rhport_init>

  // 타이머 시작 등...
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 8001298:	2100      	movs	r1, #0
 800129a:	4819      	ldr	r0, [pc, #100]	@ (8001300 <main+0x98>)
 800129c:	f004 f9a4 	bl	80055e8 <HAL_TIM_OC_Start_IT>
  g_usb_mode = USB_MODE_MSC_VENDOR;
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <main+0x9c>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
  __HAL_TIM_SET_AUTORELOAD(&htim11, linux_arr);
 80012a6:	4b18      	ldr	r3, [pc, #96]	@ (8001308 <main+0xa0>)
 80012a8:	881a      	ldrh	r2, [r3, #0]
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <main+0x98>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012b0:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <main+0xa0>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <main+0x98>)
 80012b8:	60da      	str	r2, [r3, #12]
  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)"UART OK\n", 9);
 80012ba:	2209      	movs	r2, #9
 80012bc:	4913      	ldr	r1, [pc, #76]	@ (800130c <main+0xa4>)
 80012be:	4814      	ldr	r0, [pc, #80]	@ (8001310 <main+0xa8>)
 80012c0:	f004 ff2a 	bl	8006118 <HAL_UART_Transmit_DMA>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80012c4:	2100      	movs	r1, #0
 80012c6:	f04f 30ff 	mov.w	r0, #4294967295
 80012ca:	f00b f9ab 	bl	800c624 <tud_task_ext>
}
 80012ce:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		tud_task();
		mod_change_watchdog();
 80012d0:	f7ff ff88 	bl	80011e4 <mod_change_watchdog>

		switch (g_usb_mode) {
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <main+0x9c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d00c      	beq.n	80012f6 <main+0x8e>
 80012dc:	2b02      	cmp	r3, #2
 80012de:	dcf1      	bgt.n	80012c4 <main+0x5c>
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <main+0x82>
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d003      	beq.n	80012f0 <main+0x88>
 80012e8:	e008      	b.n	80012fc <main+0x94>
			case USB_MODE_CDC:
				cdc_task();
 80012ea:	f7ff ff93 	bl	8001214 <cdc_task>
				break;
 80012ee:	e005      	b.n	80012fc <main+0x94>
			case USB_MODE_MSC_VENDOR:
				Process_SD_Write_Request();
 80012f0:	f001 f80a 	bl	8002308 <Process_SD_Write_Request>
//				check_usb_file_smart();
				break;
 80012f4:	e002      	b.n	80012fc <main+0x94>
			case USB_MODE_HID_MSC:
				hid_task();
 80012f6:	f7ff fe77 	bl	8000fe8 <hid_task>
				break;
 80012fa:	bf00      	nop
		tud_task();
 80012fc:	e7e2      	b.n	80012c4 <main+0x5c>
 80012fe:	bf00      	nop
 8001300:	20000380 	.word	0x20000380
 8001304:	20000000 	.word	0x20000000
 8001308:	20000004 	.word	0x20000004
 800130c:	08013f80 	.word	0x08013f80
 8001310:	200003c8 	.word	0x200003c8

08001314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b094      	sub	sp, #80	@ 0x50
 8001318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131a:	f107 0320 	add.w	r3, r7, #32
 800131e:	2230      	movs	r2, #48	@ 0x30
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f010 fd69 	bl	8011dfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001328:	f107 030c 	add.w	r3, r7, #12
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001338:	2300      	movs	r3, #0
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	4b27      	ldr	r3, [pc, #156]	@ (80013dc <SystemClock_Config+0xc8>)
 800133e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001340:	4a26      	ldr	r2, [pc, #152]	@ (80013dc <SystemClock_Config+0xc8>)
 8001342:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001346:	6413      	str	r3, [r2, #64]	@ 0x40
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <SystemClock_Config+0xc8>)
 800134a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001354:	2300      	movs	r3, #0
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <SystemClock_Config+0xcc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a20      	ldr	r2, [pc, #128]	@ (80013e0 <SystemClock_Config+0xcc>)
 800135e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <SystemClock_Config+0xcc>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001370:	2301      	movs	r3, #1
 8001372:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001374:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001378:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137a:	2302      	movs	r3, #2
 800137c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800137e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001382:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001384:	2304      	movs	r3, #4
 8001386:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001388:	2348      	movs	r3, #72	@ 0x48
 800138a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800138c:	2302      	movs	r3, #2
 800138e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001390:	2303      	movs	r3, #3
 8001392:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001394:	f107 0320 	add.w	r3, r7, #32
 8001398:	4618      	mov	r0, r3
 800139a:	f002 f9f9 	bl	8003790 <HAL_RCC_OscConfig>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013a4:	f000 f9ae 	bl	8001704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a8:	230f      	movs	r3, #15
 80013aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ac:	2302      	movs	r3, #2
 80013ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	2102      	movs	r1, #2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 fc5b 	bl	8003c80 <HAL_RCC_ClockConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80013d0:	f000 f998 	bl	8001704 <Error_Handler>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3750      	adds	r7, #80	@ 0x50
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40007000 	.word	0x40007000

080013e4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80013e8:	4b14      	ldr	r3, [pc, #80]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 80013ea:	4a15      	ldr	r2, [pc, #84]	@ (8001440 <MX_SDIO_SD_Init+0x5c>)
 80013ec:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80013ee:	4b13      	ldr	r3, [pc, #76]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80013f4:	4b11      	ldr	r3, [pc, #68]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80013fa:	4b10      	ldr	r3, [pc, #64]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001400:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 8001402:	2200      	movs	r2, #0
 8001404:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001406:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800140c:	4b0b      	ldr	r3, [pc, #44]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8001412:	480a      	ldr	r0, [pc, #40]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 8001414:	f002 fe54 	bl	80040c0 <HAL_SD_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 800141e:	f000 f971 	bl	8001704 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8001422:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001426:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_SDIO_SD_Init+0x58>)
 8001428:	f003 fb0c 	bl	8004a44 <HAL_SD_ConfigWideBusOperation>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8001432:	f000 f967 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	2000023c 	.word	0x2000023c
 8001440:	40012c00 	.word	0x40012c00

08001444 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <MX_TIM11_Init+0x90>)
 800145e:	4a1e      	ldr	r2, [pc, #120]	@ (80014d8 <MX_TIM11_Init+0x94>)
 8001460:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <MX_TIM11_Init+0x90>)
 8001464:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001468:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146a:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_TIM11_Init+0x90>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 8001470:	4b18      	ldr	r3, [pc, #96]	@ (80014d4 <MX_TIM11_Init+0x90>)
 8001472:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001476:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001478:	4b16      	ldr	r3, [pc, #88]	@ (80014d4 <MX_TIM11_Init+0x90>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147e:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <MX_TIM11_Init+0x90>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001484:	4813      	ldr	r0, [pc, #76]	@ (80014d4 <MX_TIM11_Init+0x90>)
 8001486:	f004 f807 	bl	8005498 <HAL_TIM_Base_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8001490:	f000 f938 	bl	8001704 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8001494:	480f      	ldr	r0, [pc, #60]	@ (80014d4 <MX_TIM11_Init+0x90>)
 8001496:	f004 f84e 	bl	8005536 <HAL_TIM_OC_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 80014a0:	f000 f930 	bl	8001704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014a4:	2300      	movs	r3, #0
 80014a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2200      	movs	r2, #0
 80014b8:	4619      	mov	r1, r3
 80014ba:	4806      	ldr	r0, [pc, #24]	@ (80014d4 <MX_TIM11_Init+0x90>)
 80014bc:	f004 fa82 	bl	80059c4 <HAL_TIM_OC_ConfigChannel>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 80014c6:	f000 f91d 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	3720      	adds	r7, #32
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000380 	.word	0x20000380
 80014d8:	40014800 	.word	0x40014800

080014dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e0:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <MX_USART2_UART_Init+0x50>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014e6:	4b10      	ldr	r3, [pc, #64]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	@ (8001528 <MX_USART2_UART_Init+0x4c>)
 8001514:	f004 fd25 	bl	8005f62 <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800151e:	f000 f8f1 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200003c8 	.word	0x200003c8
 800152c:	40004400 	.word	0x40004400

08001530 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001534:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001536:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800153a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800153e:	2204      	movs	r2, #4
 8001540:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001544:	2202      	movs	r2, #2
 8001546:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001548:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800154a:	2200      	movs	r2, #0
 800154c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001550:	2202      	movs	r2, #2
 8001552:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001556:	2200      	movs	r2, #0
 8001558:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001562:	2200      	movs	r2, #0
 8001564:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001568:	2200      	movs	r2, #0
 800156a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001574:	f001 fffc 	bl	8003570 <HAL_PCD_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800157e:	f000 f8c1 	bl	8001704 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200004d0 	.word	0x200004d0

0800158c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
 8001596:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <MX_DMA_Init+0x88>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a1e      	ldr	r2, [pc, #120]	@ (8001614 <MX_DMA_Init+0x88>)
 800159c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <MX_DMA_Init+0x88>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	603b      	str	r3, [r7, #0]
 80015b2:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <MX_DMA_Init+0x88>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <MX_DMA_Init+0x88>)
 80015b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_DMA_Init+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015c6:	603b      	str	r3, [r7, #0]
 80015c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	2010      	movs	r0, #16
 80015d0:	f001 f9b9 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015d4:	2010      	movs	r0, #16
 80015d6:	f001 f9d2 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	2011      	movs	r0, #17
 80015e0:	f001 f9b1 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015e4:	2011      	movs	r0, #17
 80015e6:	f001 f9ca 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	203b      	movs	r0, #59	@ 0x3b
 80015f0:	f001 f9a9 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80015f4:	203b      	movs	r0, #59	@ 0x3b
 80015f6:	f001 f9c2 	bl	800297e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	2045      	movs	r0, #69	@ 0x45
 8001600:	f001 f9a1 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001604:	2045      	movs	r0, #69	@ 0x45
 8001606:	f001 f9ba 	bl	800297e <HAL_NVIC_EnableIRQ>

}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40023800 	.word	0x40023800

08001618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	@ 0x28
 800161c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	60da      	str	r2, [r3, #12]
 800162c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	4b31      	ldr	r3, [pc, #196]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	4a30      	ldr	r2, [pc, #192]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	6313      	str	r3, [r2, #48]	@ 0x30
 800163e:	4b2e      	ldr	r3, [pc, #184]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	613b      	str	r3, [r7, #16]
 8001648:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	4a29      	ldr	r2, [pc, #164]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001658:	6313      	str	r3, [r2, #48]	@ 0x30
 800165a:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	4b23      	ldr	r3, [pc, #140]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	@ 0x30
 8001676:	4b20      	ldr	r3, [pc, #128]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a1b      	ldr	r2, [pc, #108]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 800168c:	f043 0302 	orr.w	r3, r3, #2
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <MX_GPIO_Init+0xe0>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2120      	movs	r1, #32
 80016a2:	4816      	ldr	r0, [pc, #88]	@ (80016fc <MX_GPIO_Init+0xe4>)
 80016a4:	f001 ff18 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016ae:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4810      	ldr	r0, [pc, #64]	@ (8001700 <MX_GPIO_Init+0xe8>)
 80016c0:	f001 fd86 	bl	80031d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016c4:	2320      	movs	r3, #32
 80016c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4808      	ldr	r0, [pc, #32]	@ (80016fc <MX_GPIO_Init+0xe4>)
 80016dc:	f001 fd78 	bl	80031d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2100      	movs	r1, #0
 80016e4:	2028      	movs	r0, #40	@ 0x28
 80016e6:	f001 f92e 	bl	8002946 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016ea:	2028      	movs	r0, #40	@ 0x28
 80016ec:	f001 f947 	bl	800297e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016f0:	bf00      	nop
 80016f2:	3728      	adds	r7, #40	@ 0x28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40020000 	.word	0x40020000
 8001700:	40020800 	.word	0x40020800

08001704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001708:	b672      	cpsid	i
}
 800170a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <Error_Handler+0x8>

08001710 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 8001710:	b5b0      	push	{r4, r5, r7, lr}
 8001712:	b0a4      	sub	sp, #144	@ 0x90
 8001714:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8001716:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800171a:	2100      	movs	r1, #0
 800171c:	483f      	ldr	r0, [pc, #252]	@ (800181c <init_disk_data+0x10c>)
 800171e:	f010 fb6c 	bl	8011dfa <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 8001722:	4b3f      	ldr	r3, [pc, #252]	@ (8001820 <init_disk_data+0x110>)
 8001724:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8001728:	461d      	mov	r5, r3
 800172a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800172c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800172e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001736:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800173a:	c407      	stmia	r4!, {r0, r1, r2}
 800173c:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 800173e:	4b37      	ldr	r3, [pc, #220]	@ (800181c <init_disk_data+0x10c>)
 8001740:	461c      	mov	r4, r3
 8001742:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8001746:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001748:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800174c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001750:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001752:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001756:	c407      	stmia	r4!, {r0, r1, r2}
 8001758:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 800175a:	4b30      	ldr	r3, [pc, #192]	@ (800181c <init_disk_data+0x10c>)
 800175c:	2255      	movs	r2, #85	@ 0x55
 800175e:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8001762:	4b2e      	ldr	r3, [pc, #184]	@ (800181c <init_disk_data+0x10c>)
 8001764:	22aa      	movs	r2, #170	@ 0xaa
 8001766:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 800176a:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <init_disk_data+0x114>)
 800176c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001770:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001774:	6018      	str	r0, [r3, #0]
 8001776:	3304      	adds	r3, #4
 8001778:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 800177a:	4b28      	ldr	r3, [pc, #160]	@ (800181c <init_disk_data+0x10c>)
 800177c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001780:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001784:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001788:	6018      	str	r0, [r3, #0]
 800178a:	3304      	adds	r3, #4
 800178c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 800178e:	4b23      	ldr	r3, [pc, #140]	@ (800181c <init_disk_data+0x10c>)
 8001790:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001794:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001798:	e892 0003 	ldmia.w	r2, {r0, r1}
 800179c:	6018      	str	r0, [r3, #0]
 800179e:	3304      	adds	r3, #4
 80017a0:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 80017a2:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <init_disk_data+0x118>)
 80017a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 80017a8:	4b20      	ldr	r3, [pc, #128]	@ (800182c <init_disk_data+0x11c>)
 80017aa:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80017ae:	461d      	mov	r5, r3
 80017b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 80017bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017c0:	461d      	mov	r5, r3
 80017c2:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80017c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017c8:	6028      	str	r0, [r5, #0]
 80017ca:	6069      	str	r1, [r5, #4]
 80017cc:	60aa      	str	r2, [r5, #8]
 80017ce:	60eb      	str	r3, [r5, #12]
 80017d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017d2:	6128      	str	r0, [r5, #16]
 80017d4:	6169      	str	r1, [r5, #20]
 80017d6:	61aa      	str	r2, [r5, #24]
 80017d8:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <init_disk_data+0x120>)
 80017dc:	1d3c      	adds	r4, r7, #4
 80017de:	461d      	mov	r5, r3
 80017e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80017e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 80017ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017f0:	3320      	adds	r3, #32
 80017f2:	461d      	mov	r5, r3
 80017f4:	1d3c      	adds	r4, r7, #4
 80017f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f8:	6028      	str	r0, [r5, #0]
 80017fa:	6069      	str	r1, [r5, #4]
 80017fc:	60aa      	str	r2, [r5, #8]
 80017fe:	60eb      	str	r3, [r5, #12]
 8001800:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001802:	6128      	str	r0, [r5, #16]
 8001804:	6169      	str	r1, [r5, #20]
 8001806:	61aa      	str	r2, [r5, #24]
 8001808:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 800180a:	220c      	movs	r2, #12
 800180c:	4909      	ldr	r1, [pc, #36]	@ (8001834 <init_disk_data+0x124>)
 800180e:	480a      	ldr	r0, [pc, #40]	@ (8001838 <init_disk_data+0x128>)
 8001810:	f010 fb73 	bl	8011efa <memcpy>
}
 8001814:	bf00      	nop
 8001816:	3790      	adds	r7, #144	@ 0x90
 8001818:	46bd      	mov	sp, r7
 800181a:	bdb0      	pop	{r4, r5, r7, pc}
 800181c:	200009b4 	.word	0x200009b4
 8001820:	08013f9c 	.word	0x08013f9c
 8001824:	08013fdc 	.word	0x08013fdc
 8001828:	20000fb4 	.word	0x20000fb4
 800182c:	08013fe4 	.word	0x08013fe4
 8001830:	08014004 	.word	0x08014004
 8001834:	08013f8c 	.word	0x08013f8c
 8001838:	200011b4 	.word	0x200011b4

0800183c <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	4603      	mov	r3, r0
 800184a:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 800184c:	2208      	movs	r2, #8
 800184e:	4909      	ldr	r1, [pc, #36]	@ (8001874 <tud_msc_inquiry_cb+0x38>)
 8001850:	68b8      	ldr	r0, [r7, #8]
 8001852:	f010 fb52 	bl	8011efa <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8001856:	2210      	movs	r2, #16
 8001858:	4907      	ldr	r1, [pc, #28]	@ (8001878 <tud_msc_inquiry_cb+0x3c>)
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f010 fb4d 	bl	8011efa <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8001860:	2204      	movs	r2, #4
 8001862:	4906      	ldr	r1, [pc, #24]	@ (800187c <tud_msc_inquiry_cb+0x40>)
 8001864:	6838      	ldr	r0, [r7, #0]
 8001866:	f010 fb48 	bl	8011efa <memcpy>
}
 800186a:	bf00      	nop
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	0801404c 	.word	0x0801404c
 8001878:	08014058 	.word	0x08014058
 800187c:	0801406c 	.word	0x0801406c

08001880 <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	71fb      	strb	r3, [r7, #7]
 800188a:	2301      	movs	r3, #1
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
 80018a4:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2220      	movs	r2, #32
 80018aa:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018b2:	801a      	strh	r2, [r3, #0]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	4603      	mov	r3, r0
 80018ce:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 80018d4:	2300      	movs	r3, #0
 80018d6:	61bb      	str	r3, [r7, #24]
 80018d8:	e020      	b.n	800191c <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	4413      	add	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	2b1f      	cmp	r3, #31
 80018e6:	d80c      	bhi.n	8001902 <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	025b      	lsls	r3, r3, #9
 80018ec:	4a10      	ldr	r2, [pc, #64]	@ (8001930 <tud_msc_read10_cb+0x70>)
 80018ee:	441a      	add	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4413      	add	r3, r2
 80018f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018f8:	4619      	mov	r1, r3
 80018fa:	69f8      	ldr	r0, [r7, #28]
 80018fc:	f010 fafd 	bl	8011efa <memcpy>
 8001900:	e005      	b.n	800190e <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8001902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001906:	2100      	movs	r1, #0
 8001908:	69f8      	ldr	r0, [r7, #28]
 800190a:	f010 fa76 	bl	8011dfa <memset>
    }
    ptr += 512;
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001914:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8001916:	69bb      	ldr	r3, [r7, #24]
 8001918:	3301      	adds	r3, #1
 800191a:	61bb      	str	r3, [r7, #24]
 800191c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191e:	0a5b      	lsrs	r3, r3, #9
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	429a      	cmp	r2, r3
 8001924:	d3d9      	bcc.n	80018da <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8001928:	4618      	mov	r0, r3
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200009b4 	.word	0x200009b4

08001934 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b088      	sub	sp, #32
 8001938:	af00      	add	r7, sp, #0
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	4603      	mov	r3, r0
 8001942:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
 800194c:	e019      	b.n	8001982 <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	69bb      	ldr	r3, [r7, #24]
 8001952:	4413      	add	r3, r2
 8001954:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	2b1f      	cmp	r3, #31
 800195a:	d80b      	bhi.n	8001974 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	025b      	lsls	r3, r3, #9
 8001960:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <tud_msc_write10_cb+0x64>)
 8001962:	441a      	add	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800196c:	69f9      	ldr	r1, [r7, #28]
 800196e:	4618      	mov	r0, r3
 8001970:	f010 fac3 	bl	8011efa <memcpy>
    }
    ptr += 512;
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800197a:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	3301      	adds	r3, #1
 8001980:	61bb      	str	r3, [r7, #24]
 8001982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001984:	0a5b      	lsrs	r3, r3, #9
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	429a      	cmp	r2, r3
 800198a:	d3e0      	bcc.n	800194e <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 800198c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800198e:	4618      	mov	r0, r3
 8001990:	3720      	adds	r7, #32
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	200009b4 	.word	0x200009b4

0800199c <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	461a      	mov	r2, r3
 80019a8:	4603      	mov	r3, r0
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	4613      	mov	r3, r2
 80019ae:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b5a      	cmp	r3, #90	@ 0x5a
 80019be:	d00c      	beq.n	80019da <tud_msc_scsi_cb+0x3e>
 80019c0:	2b5a      	cmp	r3, #90	@ 0x5a
 80019c2:	dc0f      	bgt.n	80019e4 <tud_msc_scsi_cb+0x48>
 80019c4:	2b1a      	cmp	r3, #26
 80019c6:	d003      	beq.n	80019d0 <tud_msc_scsi_cb+0x34>
 80019c8:	2b1e      	cmp	r3, #30
 80019ca:	d10b      	bne.n	80019e4 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	e01f      	b.n	8001a10 <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <tud_msc_scsi_cb+0x7c>)
 80019d2:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 80019d4:	2304      	movs	r3, #4
 80019d6:	613b      	str	r3, [r7, #16]
      break;
 80019d8:	e007      	b.n	80019ea <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <tud_msc_scsi_cb+0x80>)
 80019dc:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 80019de:	2308      	movs	r3, #8
 80019e0:	613b      	str	r3, [r7, #16]
      break;
 80019e2:	e002      	b.n	80019ea <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 80019e4:	f04f 33ff 	mov.w	r3, #4294967295
 80019e8:	e012      	b.n	8001a10 <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00e      	beq.n	8001a0e <tud_msc_scsi_cb+0x72>
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	dd0b      	ble.n	8001a0e <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 80019f6:	89bb      	ldrh	r3, [r7, #12]
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	dd01      	ble.n	8001a02 <tud_msc_scsi_cb+0x66>
 80019fe:	89bb      	ldrh	r3, [r7, #12]
 8001a00:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	461a      	mov	r2, r3
 8001a06:	6979      	ldr	r1, [r7, #20]
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f010 fa76 	bl	8011efa <memcpy>
  }

  return resplen;
 8001a0e:	693b      	ldr	r3, [r7, #16]
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	08014134 	.word	0x08014134
 8001a1c:	08014138 	.word	0x08014138

08001a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a36:	4b0d      	ldr	r3, [pc, #52]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	603b      	str	r3, [r7, #0]
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	4a08      	ldr	r2, [pc, #32]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_MspInit+0x4c>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a5e:	2007      	movs	r0, #7
 8001a60:	f000 ff66 	bl	8002930 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40023800 	.word	0x40023800

08001a70 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08c      	sub	sp, #48	@ 0x30
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	605a      	str	r2, [r3, #4]
 8001a82:	609a      	str	r2, [r3, #8]
 8001a84:	60da      	str	r2, [r3, #12]
 8001a86:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a79      	ldr	r2, [pc, #484]	@ (8001c74 <HAL_SD_MspInit+0x204>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	f040 80eb 	bne.w	8001c6a <HAL_SD_MspInit+0x1fa>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
 8001a98:	4b77      	ldr	r3, [pc, #476]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9c:	4a76      	ldr	r2, [pc, #472]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001a9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aa2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aa4:	4b74      	ldr	r3, [pc, #464]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aac:	61bb      	str	r3, [r7, #24]
 8001aae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	4b70      	ldr	r3, [pc, #448]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab8:	4a6f      	ldr	r2, [pc, #444]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac0:	4b6d      	ldr	r3, [pc, #436]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	617b      	str	r3, [r7, #20]
 8001aca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	4b69      	ldr	r3, [pc, #420]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad4:	4a68      	ldr	r2, [pc, #416]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001ad6:	f043 0302 	orr.w	r3, r3, #2
 8001ada:	6313      	str	r3, [r2, #48]	@ 0x30
 8001adc:	4b66      	ldr	r3, [pc, #408]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	4b62      	ldr	r3, [pc, #392]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af0:	4a61      	ldr	r2, [pc, #388]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001af2:	f043 0304 	orr.w	r3, r3, #4
 8001af6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af8:	4b5f      	ldr	r3, [pc, #380]	@ (8001c78 <HAL_SD_MspInit+0x208>)
 8001afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001b04:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001b16:	230c      	movs	r3, #12
 8001b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	f107 031c 	add.w	r3, r7, #28
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4856      	ldr	r0, [pc, #344]	@ (8001c7c <HAL_SD_MspInit+0x20c>)
 8001b22:	f001 fb55 	bl	80031d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	2303      	movs	r3, #3
 8001b36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001b38:	230c      	movs	r3, #12
 8001b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3c:	f107 031c 	add.w	r3, r7, #28
 8001b40:	4619      	mov	r1, r3
 8001b42:	484f      	ldr	r0, [pc, #316]	@ (8001c80 <HAL_SD_MspInit+0x210>)
 8001b44:	f001 fb44 	bl	80031d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001b48:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001b5a:	230c      	movs	r3, #12
 8001b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b5e:	f107 031c 	add.w	r3, r7, #28
 8001b62:	4619      	mov	r1, r3
 8001b64:	4847      	ldr	r0, [pc, #284]	@ (8001c84 <HAL_SD_MspInit+0x214>)
 8001b66:	f001 fb33 	bl	80031d0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001b6a:	4b47      	ldr	r3, [pc, #284]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b6c:	4a47      	ldr	r2, [pc, #284]	@ (8001c8c <HAL_SD_MspInit+0x21c>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001b70:	4b45      	ldr	r3, [pc, #276]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b72:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b76:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b78:	4b43      	ldr	r3, [pc, #268]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7e:	4b42      	ldr	r3, [pc, #264]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b84:	4b40      	ldr	r3, [pc, #256]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b8a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b8c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b8e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b92:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b94:	4b3c      	ldr	r3, [pc, #240]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b9a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001b9e:	2220      	movs	r2, #32
 8001ba0:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ba2:	4b39      	ldr	r3, [pc, #228]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001ba4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ba8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001baa:	4b37      	ldr	r3, [pc, #220]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bac:	2204      	movs	r2, #4
 8001bae:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bb0:	4b35      	ldr	r3, [pc, #212]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001bb6:	4b34      	ldr	r3, [pc, #208]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bb8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001bbe:	4b32      	ldr	r3, [pc, #200]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bc0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001bc4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001bc6:	4830      	ldr	r0, [pc, #192]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bc8:	f000 fef4 	bl	80029b4 <HAL_DMA_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_SD_MspInit+0x166>
    {
      Error_Handler();
 8001bd2:	f7ff fd97 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bda:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bdc:	4a2a      	ldr	r2, [pc, #168]	@ (8001c88 <HAL_SD_MspInit+0x218>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001be2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001be4:	4a2b      	ldr	r2, [pc, #172]	@ (8001c94 <HAL_SD_MspInit+0x224>)
 8001be6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001be8:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001bea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001bee:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bf0:	4b27      	ldr	r3, [pc, #156]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001bf2:	2240      	movs	r2, #64	@ 0x40
 8001bf4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf6:	4b26      	ldr	r3, [pc, #152]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bfc:	4b24      	ldr	r3, [pc, #144]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001bfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c02:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c04:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c0a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c0c:	4b20      	ldr	r3, [pc, #128]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c0e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c12:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001c14:	4b1e      	ldr	r3, [pc, #120]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c16:	2220      	movs	r2, #32
 8001c18:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c1c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001c20:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c22:	4b1b      	ldr	r3, [pc, #108]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c24:	2204      	movs	r2, #4
 8001c26:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001c28:	4b19      	ldr	r3, [pc, #100]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c2a:	2203      	movs	r2, #3
 8001c2c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001c2e:	4b18      	ldr	r3, [pc, #96]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c30:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c34:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001c36:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c38:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001c3c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001c3e:	4814      	ldr	r0, [pc, #80]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c40:	f000 feb8 	bl	80029b4 <HAL_DMA_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_SD_MspInit+0x1de>
    {
      Error_Handler();
 8001c4a:	f7ff fd5b 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a0f      	ldr	r2, [pc, #60]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c52:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c54:	4a0e      	ldr	r2, [pc, #56]	@ (8001c90 <HAL_SD_MspInit+0x220>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	2031      	movs	r0, #49	@ 0x31
 8001c60:	f000 fe71 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001c64:	2031      	movs	r0, #49	@ 0x31
 8001c66:	f000 fe8a 	bl	800297e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3730      	adds	r7, #48	@ 0x30
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40012c00 	.word	0x40012c00
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	40020400 	.word	0x40020400
 8001c84:	40020800 	.word	0x40020800
 8001c88:	200002c0 	.word	0x200002c0
 8001c8c:	40026458 	.word	0x40026458
 8001c90:	20000320 	.word	0x20000320
 8001c94:	400264a0 	.word	0x400264a0

08001c98 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce0 <HAL_TIM_Base_MspInit+0x48>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d115      	bne.n	8001cd6 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x4c>)
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x4c>)
 8001cb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <HAL_TIM_Base_MspInit+0x4c>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2100      	movs	r1, #0
 8001cca:	201a      	movs	r0, #26
 8001ccc:	f000 fe3b 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001cd0:	201a      	movs	r0, #26
 8001cd2:	f000 fe54 	bl	800297e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40014800 	.word	0x40014800
 8001ce4:	40023800 	.word	0x40023800

08001ce8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08a      	sub	sp, #40	@ 0x28
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a4c      	ldr	r2, [pc, #304]	@ (8001e38 <HAL_UART_MspInit+0x150>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	f040 8091 	bne.w	8001e2e <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	4b4a      	ldr	r3, [pc, #296]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	4a49      	ldr	r2, [pc, #292]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1c:	4b47      	ldr	r3, [pc, #284]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	4b43      	ldr	r3, [pc, #268]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d30:	4a42      	ldr	r2, [pc, #264]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d38:	4b40      	ldr	r3, [pc, #256]	@ (8001e3c <HAL_UART_MspInit+0x154>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d44:	230c      	movs	r3, #12
 8001d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d54:	2307      	movs	r3, #7
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4838      	ldr	r0, [pc, #224]	@ (8001e40 <HAL_UART_MspInit+0x158>)
 8001d60:	f001 fa36 	bl	80031d0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001d64:	4b37      	ldr	r3, [pc, #220]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d66:	4a38      	ldr	r2, [pc, #224]	@ (8001e48 <HAL_UART_MspInit+0x160>)
 8001d68:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001d6a:	4b36      	ldr	r3, [pc, #216]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d6c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d70:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d72:	4b34      	ldr	r3, [pc, #208]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d78:	4b32      	ldr	r3, [pc, #200]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d7e:	4b31      	ldr	r3, [pc, #196]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d84:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d86:	4b2f      	ldr	r3, [pc, #188]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001d92:	4b2c      	ldr	r3, [pc, #176]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d98:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001da0:	4b28      	ldr	r3, [pc, #160]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001da6:	4827      	ldr	r0, [pc, #156]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001da8:	f000 fe04 	bl	80029b4 <HAL_DMA_Init>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001db2:	f7ff fca7 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a22      	ldr	r2, [pc, #136]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001dba:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001dbc:	4a21      	ldr	r2, [pc, #132]	@ (8001e44 <HAL_UART_MspInit+0x15c>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001dc2:	4b22      	ldr	r3, [pc, #136]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dc4:	4a22      	ldr	r2, [pc, #136]	@ (8001e50 <HAL_UART_MspInit+0x168>)
 8001dc6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001dc8:	4b20      	ldr	r3, [pc, #128]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dce:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dd2:	2240      	movs	r2, #64	@ 0x40
 8001dd4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001de2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de4:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dea:	4b18      	ldr	r3, [pc, #96]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001df0:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e02:	4812      	ldr	r0, [pc, #72]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001e04:	f000 fdd6 	bl	80029b4 <HAL_DMA_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001e0e:	f7ff fc79 	bl	8001704 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a0d      	ldr	r2, [pc, #52]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001e16:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e18:	4a0c      	ldr	r2, [pc, #48]	@ (8001e4c <HAL_UART_MspInit+0x164>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2100      	movs	r1, #0
 8001e22:	2026      	movs	r0, #38	@ 0x26
 8001e24:	f000 fd8f 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e28:	2026      	movs	r0, #38	@ 0x26
 8001e2a:	f000 fda8 	bl	800297e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	@ 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40004400 	.word	0x40004400
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	20000410 	.word	0x20000410
 8001e48:	40026088 	.word	0x40026088
 8001e4c:	20000470 	.word	0x20000470
 8001e50:	400260a0 	.word	0x400260a0

08001e54 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e74:	d13a      	bne.n	8001eec <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e86:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ea4:	230a      	movs	r3, #10
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4619      	mov	r1, r3
 8001eae:	4812      	ldr	r0, [pc, #72]	@ (8001ef8 <HAL_PCD_MspInit+0xa4>)
 8001eb0:	f001 f98e 	bl	80031d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ebe:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ece:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_PCD_MspInit+0xa0>)
 8001ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	2043      	movs	r0, #67	@ 0x43
 8001ee2:	f000 fd30 	bl	8002946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001ee6:	2043      	movs	r0, #67	@ 0x43
 8001ee8:	f000 fd49 	bl	800297e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001eec:	bf00      	nop
 8001eee:	3728      	adds	r7, #40	@ 0x28
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020000 	.word	0x40020000

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <NMI_Handler+0x4>

08001f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <HardFault_Handler+0x4>

08001f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <MemManage_Handler+0x4>

08001f14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <BusFault_Handler+0x4>

08001f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <UsageFault_Handler+0x4>

08001f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f52:	f000 fbd9 	bl	8002708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
	...

08001f5c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <DMA1_Stream5_IRQHandler+0x10>)
 8001f62:	f000 febf 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000410 	.word	0x20000410

08001f70 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001f74:	4802      	ldr	r0, [pc, #8]	@ (8001f80 <DMA1_Stream6_IRQHandler+0x10>)
 8001f76:	f000 feb5 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000470 	.word	0x20000470

08001f84 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001f88:	4802      	ldr	r0, [pc, #8]	@ (8001f94 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001f8a:	f003 fc2b 	bl	80057e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000380 	.word	0x20000380

08001f98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f9c:	4802      	ldr	r0, [pc, #8]	@ (8001fa8 <USART2_IRQHandler+0x10>)
 8001f9e:	f004 f937 	bl	8006210 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200003c8 	.word	0x200003c8

08001fac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001fb0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001fb4:	f001 fac4 	bl	8003540 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001fc0:	4802      	ldr	r0, [pc, #8]	@ (8001fcc <SDIO_IRQHandler+0x10>)
 8001fc2:	f002 fa0b 	bl	80043dc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2000023c 	.word	0x2000023c

08001fd0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001fd4:	4802      	ldr	r0, [pc, #8]	@ (8001fe0 <DMA2_Stream3_IRQHandler+0x10>)
 8001fd6:	f000 fe85 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	200002c0 	.word	0x200002c0

08001fe4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f00d fee3 	bl	800fdb4 <dcd_int_handler>
	return;
 8001fee:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <DMA2_Stream6_IRQHandler+0x10>)
 8001ffa:	f000 fe73 	bl	8002ce4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000320 	.word	0x20000320

08002008 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return 1;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <_kill>:

int _kill(int pid, int sig)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002022:	f00f ff3d 	bl	8011ea0 <__errno>
 8002026:	4603      	mov	r3, r0
 8002028:	2216      	movs	r2, #22
 800202a:	601a      	str	r2, [r3, #0]
  return -1;
 800202c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <_exit>:

void _exit (int status)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff ffe7 	bl	8002018 <_kill>
  while (1) {}    /* Make sure we hang here */
 800204a:	bf00      	nop
 800204c:	e7fd      	b.n	800204a <_exit+0x12>

0800204e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	e00a      	b.n	8002076 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002060:	f3af 8000 	nop.w
 8002064:	4601      	mov	r1, r0
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	60ba      	str	r2, [r7, #8]
 800206c:	b2ca      	uxtb	r2, r1
 800206e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	3301      	adds	r3, #1
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	429a      	cmp	r2, r3
 800207c:	dbf0      	blt.n	8002060 <_read+0x12>
  }

  return len;
 800207e:	687b      	ldr	r3, [r7, #4]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	e009      	b.n	80020ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	60ba      	str	r2, [r7, #8]
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff f828 	bl	80010f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3301      	adds	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dbf1      	blt.n	800209a <_write+0x12>
  }
  return len;
 80020b6:	687b      	ldr	r3, [r7, #4]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_close>:

int _close(int file)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020e8:	605a      	str	r2, [r3, #4]
  return 0;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_isatty>:

int _isatty(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002100:	2301      	movs	r3, #1
}
 8002102:	4618      	mov	r0, r3
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800210e:	b480      	push	{r7}
 8002110:	b085      	sub	sp, #20
 8002112:	af00      	add	r7, sp, #0
 8002114:	60f8      	str	r0, [r7, #12]
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002130:	4a14      	ldr	r2, [pc, #80]	@ (8002184 <_sbrk+0x5c>)
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <_sbrk+0x60>)
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800213c:	4b13      	ldr	r3, [pc, #76]	@ (800218c <_sbrk+0x64>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002144:	4b11      	ldr	r3, [pc, #68]	@ (800218c <_sbrk+0x64>)
 8002146:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <_sbrk+0x68>)
 8002148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <_sbrk+0x64>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	429a      	cmp	r2, r3
 8002156:	d207      	bcs.n	8002168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002158:	f00f fea2 	bl	8011ea0 <__errno>
 800215c:	4603      	mov	r3, r0
 800215e:	220c      	movs	r2, #12
 8002160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002162:	f04f 33ff 	mov.w	r3, #4294967295
 8002166:	e009      	b.n	800217c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002168:	4b08      	ldr	r3, [pc, #32]	@ (800218c <_sbrk+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800216e:	4b07      	ldr	r3, [pc, #28]	@ (800218c <_sbrk+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	4a05      	ldr	r2, [pc, #20]	@ (800218c <_sbrk+0x64>)
 8002178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800217a:	68fb      	ldr	r3, [r7, #12]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20020000 	.word	0x20020000
 8002188:	00001000 	.word	0x00001000
 800218c:	200049b4 	.word	0x200049b4
 8002190:	20015898 	.word	0x20015898

08002194 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <SystemInit+0x20>)
 800219a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219e:	4a05      	ldr	r2, [pc, #20]	@ (80021b4 <SystemInit+0x20>)
 80021a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <tud_descriptor_device_cb+0x34>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d00a      	beq.n	80021da <tud_descriptor_device_cb+0x22>
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	dc0a      	bgt.n	80021de <tud_descriptor_device_cb+0x26>
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d002      	beq.n	80021d2 <tud_descriptor_device_cb+0x1a>
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d002      	beq.n	80021d6 <tud_descriptor_device_cb+0x1e>
 80021d0:	e005      	b.n	80021de <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80021d2:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <tud_descriptor_device_cb+0x38>)
 80021d4:	e004      	b.n	80021e0 <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80021d6:	4b07      	ldr	r3, [pc, #28]	@ (80021f4 <tud_descriptor_device_cb+0x3c>)
 80021d8:	e002      	b.n	80021e0 <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80021da:	4b07      	ldr	r3, [pc, #28]	@ (80021f8 <tud_descriptor_device_cb+0x40>)
 80021dc:	e000      	b.n	80021e0 <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80021de:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <tud_descriptor_device_cb+0x38>)
    }
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000000 	.word	0x20000000
 80021f0:	08014158 	.word	0x08014158
 80021f4:	0801416c 	.word	0x0801416c
 80021f8:	08014180 	.word	0x08014180

080021fc <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	4603      	mov	r3, r0
 8002204:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8002206:	4b03      	ldr	r3, [pc, #12]	@ (8002214 <tud_hid_descriptor_report_cb+0x18>)
}
 8002208:	4618      	mov	r0, r3
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	08014194 	.word	0x08014194

08002218 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 8002222:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <tud_descriptor_configuration_cb+0x3c>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b02      	cmp	r3, #2
 8002228:	d00a      	beq.n	8002240 <tud_descriptor_configuration_cb+0x28>
 800222a:	2b02      	cmp	r3, #2
 800222c:	dc0a      	bgt.n	8002244 <tud_descriptor_configuration_cb+0x2c>
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <tud_descriptor_configuration_cb+0x20>
 8002232:	2b01      	cmp	r3, #1
 8002234:	d002      	beq.n	800223c <tud_descriptor_configuration_cb+0x24>
 8002236:	e005      	b.n	8002244 <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 8002238:	4b07      	ldr	r3, [pc, #28]	@ (8002258 <tud_descriptor_configuration_cb+0x40>)
 800223a:	e004      	b.n	8002246 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 800223c:	4b07      	ldr	r3, [pc, #28]	@ (800225c <tud_descriptor_configuration_cb+0x44>)
 800223e:	e002      	b.n	8002246 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 8002240:	4b07      	ldr	r3, [pc, #28]	@ (8002260 <tud_descriptor_configuration_cb+0x48>)
 8002242:	e000      	b.n	8002246 <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 8002244:	4b04      	ldr	r3, [pc, #16]	@ (8002258 <tud_descriptor_configuration_cb+0x40>)
    }
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000000 	.word	0x20000000
 8002258:	080141d8 	.word	0x080141d8
 800225c:	08014224 	.word	0x08014224
 8002260:	0801425c 	.word	0x0801425c

08002264 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	460a      	mov	r2, r1
 800226e:	71fb      	strb	r3, [r7, #7]
 8002270:	4613      	mov	r3, r2
 8002272:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d108      	bne.n	800228c <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 800227a:	4b21      	ldr	r3, [pc, #132]	@ (8002300 <tud_descriptor_string_cb+0x9c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	881b      	ldrh	r3, [r3, #0]
 8002280:	b29a      	uxth	r2, r3
 8002282:	4b20      	ldr	r3, [pc, #128]	@ (8002304 <tud_descriptor_string_cb+0xa0>)
 8002284:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]
 800228a:	e027      	b.n	80022dc <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d901      	bls.n	8002296 <tud_descriptor_string_cb+0x32>
 8002292:	2300      	movs	r3, #0
 8002294:	e02f      	b.n	80022f6 <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 8002296:	79fb      	ldrb	r3, [r7, #7]
 8002298:	4a19      	ldr	r2, [pc, #100]	@ (8002300 <tud_descriptor_string_cb+0x9c>)
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 80022a0:	68b8      	ldr	r0, [r7, #8]
 80022a2:	f7fd ffed 	bl	8000280 <strlen>
 80022a6:	4603      	mov	r3, r0
 80022a8:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	2b1f      	cmp	r3, #31
 80022ae:	d901      	bls.n	80022b4 <tud_descriptor_string_cb+0x50>
 80022b0:	231f      	movs	r3, #31
 80022b2:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 80022b4:	2300      	movs	r3, #0
 80022b6:	73bb      	strb	r3, [r7, #14]
 80022b8:	e00c      	b.n	80022d4 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 80022ba:	7bbb      	ldrb	r3, [r7, #14]
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	4413      	add	r3, r2
 80022c0:	781a      	ldrb	r2, [r3, #0]
 80022c2:	7bbb      	ldrb	r3, [r7, #14]
 80022c4:	3301      	adds	r3, #1
 80022c6:	4611      	mov	r1, r2
 80022c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002304 <tud_descriptor_string_cb+0xa0>)
 80022ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80022ce:	7bbb      	ldrb	r3, [r7, #14]
 80022d0:	3301      	adds	r3, #1
 80022d2:	73bb      	strb	r3, [r7, #14]
 80022d4:	7bba      	ldrb	r2, [r7, #14]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d3ee      	bcc.n	80022ba <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	3301      	adds	r3, #1
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	b21b      	sxth	r3, r3
 80022e8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80022ec:	b21b      	sxth	r3, r3
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	4b04      	ldr	r3, [pc, #16]	@ (8002304 <tud_descriptor_string_cb+0xa0>)
 80022f2:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80022f4:	4b03      	ldr	r3, [pc, #12]	@ (8002304 <tud_descriptor_string_cb+0xa0>)
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000000c 	.word	0x2000000c
 8002304:	200049b8 	.word	0x200049b8

08002308 <Process_SD_Write_Request>:
extern SD_HandleTypeDef hsd;

uint8_t msg_dma[512];

// 메인 루프에서 계속 호출해줘야 함
void Process_SD_Write_Request(void) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
    // 1. 요청이 없으면 리턴
    if (g_write_req_idx == -1) return;
 800230e:	4b2f      	ldr	r3, [pc, #188]	@ (80023cc <Process_SD_Write_Request+0xc4>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	b25b      	sxtb	r3, r3
 8002314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002318:	d04f      	beq.n	80023ba <Process_SD_Write_Request+0xb2>

    // 2. SD 카드가 바쁘면 리턴 (다음 턴에 처리)
    if (g_sd_state != SD_STATE_READY) return;
 800231a:	4b2d      	ldr	r3, [pc, #180]	@ (80023d0 <Process_SD_Write_Request+0xc8>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d14c      	bne.n	80023be <Process_SD_Write_Request+0xb6>
    if (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) return;
 8002324:	482b      	ldr	r0, [pc, #172]	@ (80023d4 <Process_SD_Write_Request+0xcc>)
 8002326:	f002 fc27 	bl	8004b78 <HAL_SD_GetCardState>
 800232a:	4603      	mov	r3, r0
 800232c:	2b04      	cmp	r3, #4
 800232e:	d148      	bne.n	80023c2 <Process_SD_Write_Request+0xba>
    // 3. 저장할 블록 수 계산
    // 중요: SD카드는 512바이트(1블록) 단위로만 저장 가능.
    // 구조체(256B)가 홀수 개(예: 1개, 3개)면 0.5블록이 되므로 올림 처리해야 함.

    // 바이트 크기 = 패킷 수 * 256
    uint32_t total_bytes = g_write_pkt_cnt * PKT_SIZE;
 8002330:	4b29      	ldr	r3, [pc, #164]	@ (80023d8 <Process_SD_Write_Request+0xd0>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	b29b      	uxth	r3, r3
 8002336:	021b      	lsls	r3, r3, #8
 8002338:	60fb      	str	r3, [r7, #12]

    // 블록 수 = (바이트 + 511) / 512  -> 올림 나눗셈
    uint32_t n_blocks = (total_bytes + 511) / 512;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8002340:	0a5b      	lsrs	r3, r3, #9
 8002342:	60bb      	str	r3, [r7, #8]

    // 홀수 개일 경우 뒷부분 쓰레기 값 방지를 위해 0으로 채우기 (선택사항)
    // (메모리가 256 단위로 정렬되어 있으니 다음 256바이트를 0으로 밀어버림)
    if ((g_write_pkt_cnt % 2) != 0) {
 8002344:	4b24      	ldr	r3, [pc, #144]	@ (80023d8 <Process_SD_Write_Request+0xd0>)
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	b29b      	uxth	r3, r3
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	b29b      	uxth	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d00f      	beq.n	8002374 <Process_SD_Write_Request+0x6c>
        uint8_t *buf_base = g_sd_buf[g_write_req_idx];
 8002354:	4b1d      	ldr	r3, [pc, #116]	@ (80023cc <Process_SD_Write_Request+0xc4>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	b25b      	sxtb	r3, r3
 800235a:	03db      	lsls	r3, r3, #15
 800235c:	4a1f      	ldr	r2, [pc, #124]	@ (80023dc <Process_SD_Write_Request+0xd4>)
 800235e:	4413      	add	r3, r2
 8002360:	607b      	str	r3, [r7, #4]
        memset(&buf_base[total_bytes], 0, 256);
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4413      	add	r3, r2
 8002368:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800236c:	2100      	movs	r1, #0
 800236e:	4618      	mov	r0, r3
 8002370:	f00f fd43 	bl	8011dfa <memset>

    // 4. DMA 쓰기 시작
    // LBA(주소) 관리는 전역변수로 따로 해야 함
    static uint32_t current_lba = 10000;

    if (SD_Write_DMA_Async(current_lba, g_sd_buf[g_write_req_idx], n_blocks) == 0) {
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <Process_SD_Write_Request+0xd8>)
 8002376:	6818      	ldr	r0, [r3, #0]
 8002378:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <Process_SD_Write_Request+0xc4>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	b25b      	sxtb	r3, r3
 800237e:	03db      	lsls	r3, r3, #15
 8002380:	4a16      	ldr	r2, [pc, #88]	@ (80023dc <Process_SD_Write_Request+0xd4>)
 8002382:	4413      	add	r3, r2
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	4619      	mov	r1, r3
 8002388:	f7fe fddc 	bl	8000f44 <SD_Write_DMA_Async>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d118      	bne.n	80023c4 <Process_SD_Write_Request+0xbc>
        // 성공적으로 시작됨
        current_lba += n_blocks; // 주소 증가
 8002392:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <Process_SD_Write_Request+0xd8>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	4413      	add	r3, r2
 800239a:	4a11      	ldr	r2, [pc, #68]	@ (80023e0 <Process_SD_Write_Request+0xd8>)
 800239c:	6013      	str	r3, [r2, #0]

        // 요청 처리 완료 표시 -> -1
        // (주의: DMA 완료 콜백이 아니라 '시작' 시점에 플래그를 내리면
        //  아주 빠른 속도에서 꼬일 수 있으나, 현재 구조상 안전)
        g_write_req_idx = -1;
 800239e:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <Process_SD_Write_Request+0xc4>)
 80023a0:	22ff      	movs	r2, #255	@ 0xff
 80023a2:	701a      	strb	r2, [r3, #0]

        // 디버깅용
         printf("Saved %d packets to LBA %lu\r\n", g_write_pkt_cnt, current_lba);
 80023a4:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <Process_SD_Write_Request+0xd0>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	4619      	mov	r1, r3
 80023ac:	4b0c      	ldr	r3, [pc, #48]	@ (80023e0 <Process_SD_Write_Request+0xd8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	480c      	ldr	r0, [pc, #48]	@ (80023e4 <Process_SD_Write_Request+0xdc>)
 80023b4:	f00f fc90 	bl	8011cd8 <iprintf>
 80023b8:	e004      	b.n	80023c4 <Process_SD_Write_Request+0xbc>
    if (g_write_req_idx == -1) return;
 80023ba:	bf00      	nop
 80023bc:	e002      	b.n	80023c4 <Process_SD_Write_Request+0xbc>
    if (g_sd_state != SD_STATE_READY) return;
 80023be:	bf00      	nop
 80023c0:	e000      	b.n	80023c4 <Process_SD_Write_Request+0xbc>
    if (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) return;
 80023c2:	bf00      	nop
    }
}
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000001c 	.word	0x2000001c
 80023d0:	2000022c 	.word	0x2000022c
 80023d4:	2000023c 	.word	0x2000023c
 80023d8:	200149fc 	.word	0x200149fc
 80023dc:	200049f8 	.word	0x200049f8
 80023e0:	20000020 	.word	0x20000020
 80023e4:	08014090 	.word	0x08014090

080023e8 <tud_vendor_rx_cb>:

#ifndef ECHO

void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b09e      	sub	sp, #120	@ 0x78
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
 80023f4:	73fb      	strb	r3, [r7, #15]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 80023f6:	2000      	movs	r0, #0
 80023f8:	f008 fd42 	bl	800ae80 <tud_vendor_n_available>
 80023fc:	4603      	mov	r3, r0
    (void) itf; (void) buffer; (void) bufsize;

    if (tud_vendor_available() == 0) return;
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 80e1 	beq.w	80025c6 <tud_vendor_rx_cb+0x1de>
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	663b      	str	r3, [r7, #96]	@ 0x60
 800240a:	2340      	movs	r3, #64	@ 0x40
 800240c:	65fb      	str	r3, [r7, #92]	@ 0x5c
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 800240e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002410:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002412:	2000      	movs	r0, #0
 8002414:	f008 fd7e 	bl	800af14 <tud_vendor_n_read>
 8002418:	4603      	mov	r3, r0

    uint8_t my_buffer[64];
    uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 800241a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (count == 0) return;
 800241c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 80d3 	beq.w	80025ca <tud_vendor_rx_cb+0x1e2>

    // 1. 패킷 조립 (기존 로직)
    if (g_accum_cnt + count > PKT_SIZE) g_accum_cnt = 0; // Overflow 방지
 8002424:	4b6c      	ldr	r3, [pc, #432]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800242a:	4413      	add	r3, r2
 800242c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002430:	d902      	bls.n	8002438 <tud_vendor_rx_cb+0x50>
 8002432:	4b69      	ldr	r3, [pc, #420]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
    memcpy(&g_accum_buf[g_accum_cnt], my_buffer, count);
 8002438:	4b67      	ldr	r3, [pc, #412]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a67      	ldr	r2, [pc, #412]	@ (80025dc <tud_vendor_rx_cb+0x1f4>)
 800243e:	4413      	add	r3, r2
 8002440:	f107 0114 	add.w	r1, r7, #20
 8002444:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002446:	4618      	mov	r0, r3
 8002448:	f00f fd57 	bl	8011efa <memcpy>
    g_accum_cnt += count;
 800244c:	4b62      	ldr	r3, [pc, #392]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002452:	4413      	add	r3, r2
 8002454:	4a60      	ldr	r2, [pc, #384]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 8002456:	6013      	str	r3, [r2, #0]

    if (g_accum_cnt < PKT_SIZE) return; // 아직 256바이트 안 됨
 8002458:	4b5f      	ldr	r3, [pc, #380]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2bff      	cmp	r3, #255	@ 0xff
 800245e:	f240 80b6 	bls.w	80025ce <tud_vendor_rx_cb+0x1e6>

    // 2. 패킷 완성! (256바이트)
    datapacket *pkt = (datapacket*)g_accum_buf;
 8002462:	4b5e      	ldr	r3, [pc, #376]	@ (80025dc <tud_vendor_rx_cb+0x1f4>)
 8002464:	673b      	str	r3, [r7, #112]	@ 0x70

    int len = 0;
 8002466:	2300      	movs	r3, #0
 8002468:	66fb      	str	r3, [r7, #108]	@ 0x6c

    len += sprintf((char*)msg_dma + len, "\r\n--- Packet Received ---\r\n");
 800246a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800246c:	4a5c      	ldr	r2, [pc, #368]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 800246e:	4413      	add	r3, r2
 8002470:	495c      	ldr	r1, [pc, #368]	@ (80025e4 <tud_vendor_rx_cb+0x1fc>)
 8002472:	4618      	mov	r0, r3
 8002474:	f00f fc42 	bl	8011cfc <siprintf>
 8002478:	4602      	mov	r2, r0
 800247a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800247c:	4413      	add	r3, r2
 800247e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len += sprintf((char*)msg_dma + len, "[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8002480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002482:	4a57      	ldr	r2, [pc, #348]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 8002484:	1898      	adds	r0, r3, r2
 8002486:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	4956      	ldr	r1, [pc, #344]	@ (80025e8 <tud_vendor_rx_cb+0x200>)
 800248e:	f00f fc35 	bl	8011cfc <siprintf>
 8002492:	4602      	mov	r2, r0
 8002494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002496:	4413      	add	r3, r2
 8002498:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len += sprintf((char*)msg_dma + len, "[RX] Info : 0x%02X\r\n", pkt->info);
 800249a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800249c:	4a50      	ldr	r2, [pc, #320]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 800249e:	1898      	adds	r0, r3, r2
 80024a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024a2:	791b      	ldrb	r3, [r3, #4]
 80024a4:	461a      	mov	r2, r3
 80024a6:	4951      	ldr	r1, [pc, #324]	@ (80025ec <tud_vendor_rx_cb+0x204>)
 80024a8:	f00f fc28 	bl	8011cfc <siprintf>
 80024ac:	4602      	mov	r2, r0
 80024ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024b0:	4413      	add	r3, r2
 80024b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len += sprintf((char*)msg_dma + len, "[RX] Cmd  : %s\r\n", pkt->command);
 80024b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024b6:	4a4a      	ldr	r2, [pc, #296]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 80024b8:	1898      	adds	r0, r3, r2
 80024ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024bc:	3307      	adds	r3, #7
 80024be:	461a      	mov	r2, r3
 80024c0:	494b      	ldr	r1, [pc, #300]	@ (80025f0 <tud_vendor_rx_cb+0x208>)
 80024c2:	f00f fc1b 	bl	8011cfc <siprintf>
 80024c6:	4602      	mov	r2, r0
 80024c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024ca:	4413      	add	r3, r2
 80024cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len += sprintf((char*)msg_dma + len, "-----------------------\r\n");
 80024ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024d0:	4a43      	ldr	r2, [pc, #268]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 80024d2:	4413      	add	r3, r2
 80024d4:	4947      	ldr	r1, [pc, #284]	@ (80025f4 <tud_vendor_rx_cb+0x20c>)
 80024d6:	4618      	mov	r0, r3
 80024d8:	f00f fc10 	bl	8011cfc <siprintf>
 80024dc:	4602      	mov	r2, r0
 80024de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024e0:	4413      	add	r3, r2
 80024e2:	66fb      	str	r3, [r7, #108]	@ 0x6c

	HAL_UART_Transmit_DMA(&huart2, msg_dma, len);
 80024e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	493d      	ldr	r1, [pc, #244]	@ (80025e0 <tud_vendor_rx_cb+0x1f8>)
 80024ec:	4842      	ldr	r0, [pc, #264]	@ (80025f8 <tud_vendor_rx_cb+0x210>)
 80024ee:	f003 fe13 	bl	8006118 <HAL_UART_Transmit_DMA>

    // --- [NEW] SD 더블 버퍼링 로직 시작 ---

    // (A) 현재 채우고 있는 SD 버퍼로 패킷 복사
    uint8_t *dest_addr = &g_sd_buf[g_cur_buf_idx][g_cur_pkt_cnt * PKT_SIZE];
 80024f2:	4b42      	ldr	r3, [pc, #264]	@ (80025fc <tud_vendor_rx_cb+0x214>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	4b41      	ldr	r3, [pc, #260]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	b29b      	uxth	r3, r3
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	03d2      	lsls	r2, r2, #15
 8002504:	4413      	add	r3, r2
 8002506:	4a3f      	ldr	r2, [pc, #252]	@ (8002604 <tud_vendor_rx_cb+0x21c>)
 8002508:	4413      	add	r3, r2
 800250a:	66bb      	str	r3, [r7, #104]	@ 0x68
    memcpy(dest_addr, pkt, PKT_SIZE);
 800250c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002510:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8002512:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002514:	f00f fcf1 	bl	8011efa <memcpy>
    g_cur_pkt_cnt++;
 8002518:	4b39      	ldr	r3, [pc, #228]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	b29b      	uxth	r3, r3
 800251e:	3301      	adds	r3, #1
 8002520:	b29a      	uxth	r2, r3
 8002522:	4b37      	ldr	r3, [pc, #220]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 8002524:	801a      	strh	r2, [r3, #0]

    // (B) 트리거 조건 확인
    // 1. 버퍼가 꽉 찼거나 (128개)
    // 2. isEnd 플래그가 1이거나 (매크로 사용 가정)
    uint8_t is_end = GET_END(pkt->info);
 8002526:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002528:	791b      	ldrb	r3, [r3, #4]
 800252a:	089b      	lsrs	r3, r3, #2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    uint8_t is_full = (g_cur_pkt_cnt >= PKTS_PER_BUF);
 8002536:	4b32      	ldr	r3, [pc, #200]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	b29b      	uxth	r3, r3
 800253c:	2b7f      	cmp	r3, #127	@ 0x7f
 800253e:	bf8c      	ite	hi
 8002540:	2301      	movhi	r3, #1
 8002542:	2300      	movls	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    if (is_full || is_end) {
 800254a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800254e:	2b00      	cmp	r3, #0
 8002550:	d103      	bne.n	800255a <tud_vendor_rx_cb+0x172>
 8002552:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002556:	2b00      	cmp	r3, #0
 8002558:	d01a      	beq.n	8002590 <tud_vendor_rx_cb+0x1a8>
        // 만약 이전에 요청한 저장이 아직도 안 끝났다면? (Overflow)
        if (g_write_req_idx != -1) {
 800255a:	4b2b      	ldr	r3, [pc, #172]	@ (8002608 <tud_vendor_rx_cb+0x220>)
 800255c:	781b      	ldrb	r3, [r3, #0]
            // 에러 처리: LED를 켠다거나, Error Count 증가
            // 여기서는 일단 무시하고 덮어씁니다 (혹은 기다릴 수도 없음, 인터럽트라)
        }

        // 저장 요청 (Main Loop에게 신호)
        g_write_req_idx = g_cur_buf_idx; // "이 버퍼 가져가서 구워라"
 800255e:	4b27      	ldr	r3, [pc, #156]	@ (80025fc <tud_vendor_rx_cb+0x214>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	b2db      	uxtb	r3, r3
 8002564:	b25a      	sxtb	r2, r3
 8002566:	4b28      	ldr	r3, [pc, #160]	@ (8002608 <tud_vendor_rx_cb+0x220>)
 8002568:	701a      	strb	r2, [r3, #0]
        g_write_pkt_cnt = g_cur_pkt_cnt; // "몇 개 들어있는지도 알려줌"
 800256a:	4b25      	ldr	r3, [pc, #148]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 800256c:	881b      	ldrh	r3, [r3, #0]
 800256e:	b29a      	uxth	r2, r3
 8002570:	4b26      	ldr	r3, [pc, #152]	@ (800260c <tud_vendor_rx_cb+0x224>)
 8002572:	801a      	strh	r2, [r3, #0]

        // 버퍼 교체 (Swap)
        g_cur_buf_idx = (g_cur_buf_idx == 0) ? 1 : 0;
 8002574:	4b21      	ldr	r3, [pc, #132]	@ (80025fc <tud_vendor_rx_cb+0x214>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	bf0c      	ite	eq
 800257e:	2301      	moveq	r3, #1
 8002580:	2300      	movne	r3, #0
 8002582:	b2db      	uxtb	r3, r3
 8002584:	461a      	mov	r2, r3
 8002586:	4b1d      	ldr	r3, [pc, #116]	@ (80025fc <tud_vendor_rx_cb+0x214>)
 8002588:	701a      	strb	r2, [r3, #0]
        g_cur_pkt_cnt = 0; // 새 버퍼 카운트 리셋
 800258a:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <tud_vendor_rx_cb+0x218>)
 800258c:	2200      	movs	r2, #0
 800258e:	801a      	strh	r2, [r3, #0]
    // --- [NEW] SD 더블 버퍼링 로직 끝 ---


    // 3. PC로 Echo 응답 (기존 로직 유지)
    // 필요하다면 유지, SD 속도 최적화를 위해선 제거하는 게 좋음
    pkt->info = 0x10; // 응답 플래그 등 설정
 8002590:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002592:	2210      	movs	r2, #16
 8002594:	711a      	strb	r2, [r3, #4]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8002596:	2000      	movs	r0, #0
 8002598:	f008 fd26 	bl	800afe8 <tud_vendor_n_write_available>
 800259c:	4603      	mov	r3, r0
    if (tud_vendor_write_available() > PKT_SIZE) {
 800259e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a2:	d90c      	bls.n	80025be <tud_vendor_rx_cb+0x1d6>
 80025a4:	4b0d      	ldr	r3, [pc, #52]	@ (80025dc <tud_vendor_rx_cb+0x1f4>)
 80025a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80025a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025ac:	657b      	str	r3, [r7, #84]	@ 0x54
  return tud_vendor_n_write(0, buffer, bufsize);
 80025ae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80025b0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80025b2:	2000      	movs	r0, #0
 80025b4:	f008 fcd2 	bl	800af5c <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 80025b8:	2000      	movs	r0, #0
 80025ba:	f008 fcf3 	bl	800afa4 <tud_vendor_n_write_flush>
        tud_vendor_write(g_accum_buf, PKT_SIZE);
         tud_vendor_write_flush(); // 빈번한 플러시는 성능 저하 원인
    }

    // 다음 패킷 조립을 위해 초기화
    g_accum_cnt = 0;
 80025be:	4b06      	ldr	r3, [pc, #24]	@ (80025d8 <tud_vendor_rx_cb+0x1f0>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e004      	b.n	80025d0 <tud_vendor_rx_cb+0x1e8>
    if (tud_vendor_available() == 0) return;
 80025c6:	bf00      	nop
 80025c8:	e002      	b.n	80025d0 <tud_vendor_rx_cb+0x1e8>
    if (count == 0) return;
 80025ca:	bf00      	nop
 80025cc:	e000      	b.n	80025d0 <tud_vendor_rx_cb+0x1e8>
    if (g_accum_cnt < PKT_SIZE) return; // 아직 256바이트 안 됨
 80025ce:	bf00      	nop
}
 80025d0:	3778      	adds	r7, #120	@ 0x78
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20014c00 	.word	0x20014c00
 80025dc:	20014a00 	.word	0x20014a00
 80025e0:	20014c04 	.word	0x20014c04
 80025e4:	080140b0 	.word	0x080140b0
 80025e8:	080140cc 	.word	0x080140cc
 80025ec:	080140e4 	.word	0x080140e4
 80025f0:	080140fc 	.word	0x080140fc
 80025f4:	08014110 	.word	0x08014110
 80025f8:	200003c8 	.word	0x200003c8
 80025fc:	200149f8 	.word	0x200149f8
 8002600:	200149fa 	.word	0x200149fa
 8002604:	200049f8 	.word	0x200049f8
 8002608:	2000001c 	.word	0x2000001c
 800260c:	200149fc 	.word	0x200149fc

08002610 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002610:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002648 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002614:	f7ff fdbe 	bl	8002194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002618:	480c      	ldr	r0, [pc, #48]	@ (800264c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800261a:	490d      	ldr	r1, [pc, #52]	@ (8002650 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800261c:	4a0d      	ldr	r2, [pc, #52]	@ (8002654 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800261e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002620:	e002      	b.n	8002628 <LoopCopyDataInit>

08002622 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002622:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002624:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002626:	3304      	adds	r3, #4

08002628 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002628:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800262a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800262c:	d3f9      	bcc.n	8002622 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800262e:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002630:	4c0a      	ldr	r4, [pc, #40]	@ (800265c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002632:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002634:	e001      	b.n	800263a <LoopFillZerobss>

08002636 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002636:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002638:	3204      	adds	r2, #4

0800263a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800263a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800263c:	d3fb      	bcc.n	8002636 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800263e:	f00f fc35 	bl	8011eac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002642:	f7fe fe11 	bl	8001268 <main>
  bx  lr    
 8002646:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002648:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800264c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002650:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002654:	080146dc 	.word	0x080146dc
  ldr r2, =_sbss
 8002658:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 800265c:	20015894 	.word	0x20015894

08002660 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002660:	e7fe      	b.n	8002660 <ADC_IRQHandler>
	...

08002664 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002668:	4b0e      	ldr	r3, [pc, #56]	@ (80026a4 <HAL_Init+0x40>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a0d      	ldr	r2, [pc, #52]	@ (80026a4 <HAL_Init+0x40>)
 800266e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002672:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002674:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <HAL_Init+0x40>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a0a      	ldr	r2, [pc, #40]	@ (80026a4 <HAL_Init+0x40>)
 800267a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800267e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002680:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <HAL_Init+0x40>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a07      	ldr	r2, [pc, #28]	@ (80026a4 <HAL_Init+0x40>)
 8002686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800268a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800268c:	2003      	movs	r0, #3
 800268e:	f000 f94f 	bl	8002930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002692:	2000      	movs	r0, #0
 8002694:	f000 f808 	bl	80026a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002698:	f7ff f9c2 	bl	8001a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40023c00 	.word	0x40023c00

080026a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026b0:	4b12      	ldr	r3, [pc, #72]	@ (80026fc <HAL_InitTick+0x54>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b12      	ldr	r3, [pc, #72]	@ (8002700 <HAL_InitTick+0x58>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	4619      	mov	r1, r3
 80026ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026be:	fbb3 f3f1 	udiv	r3, r3, r1
 80026c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 f967 	bl	800299a <HAL_SYSTICK_Config>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e00e      	b.n	80026f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b0f      	cmp	r3, #15
 80026da:	d80a      	bhi.n	80026f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026dc:	2200      	movs	r2, #0
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	f04f 30ff 	mov.w	r0, #4294967295
 80026e4:	f000 f92f 	bl	8002946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026e8:	4a06      	ldr	r2, [pc, #24]	@ (8002704 <HAL_InitTick+0x5c>)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e000      	b.n	80026f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000008 	.word	0x20000008
 8002700:	20000028 	.word	0x20000028
 8002704:	20000024 	.word	0x20000024

08002708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_IncTick+0x20>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_IncTick+0x24>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4413      	add	r3, r2
 8002718:	4a04      	ldr	r2, [pc, #16]	@ (800272c <HAL_IncTick+0x24>)
 800271a:	6013      	str	r3, [r2, #0]
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	20000028 	.word	0x20000028
 800272c:	20014e04 	.word	0x20014e04

08002730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return uwTick;
 8002734:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <HAL_GetTick+0x14>)
 8002736:	681b      	ldr	r3, [r3, #0]
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	20014e04 	.word	0x20014e04

08002748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002750:	f7ff ffee 	bl	8002730 <HAL_GetTick>
 8002754:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002760:	d005      	beq.n	800276e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002762:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HAL_Delay+0x44>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800276e:	bf00      	nop
 8002770:	f7ff ffde 	bl	8002730 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	429a      	cmp	r2, r3
 800277e:	d8f7      	bhi.n	8002770 <HAL_Delay+0x28>
  {
  }
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000028 	.word	0x20000028

08002790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027ac:	4013      	ands	r3, r2
 80027ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027c2:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	60d3      	str	r3, [r2, #12]
}
 80027c8:	bf00      	nop
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027dc:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <__NVIC_GetPriorityGrouping+0x18>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	0a1b      	lsrs	r3, r3, #8
 80027e2:	f003 0307 	and.w	r3, r3, #7
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	2b00      	cmp	r3, #0
 8002804:	db0b      	blt.n	800281e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	f003 021f 	and.w	r2, r3, #31
 800280c:	4907      	ldr	r1, [pc, #28]	@ (800282c <__NVIC_EnableIRQ+0x38>)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	2001      	movs	r0, #1
 8002816:	fa00 f202 	lsl.w	r2, r0, r2
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000e100 	.word	0xe000e100

08002830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	6039      	str	r1, [r7, #0]
 800283a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	db0a      	blt.n	800285a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	490c      	ldr	r1, [pc, #48]	@ (800287c <__NVIC_SetPriority+0x4c>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	0112      	lsls	r2, r2, #4
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	440b      	add	r3, r1
 8002854:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002858:	e00a      	b.n	8002870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4908      	ldr	r1, [pc, #32]	@ (8002880 <__NVIC_SetPriority+0x50>)
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	3b04      	subs	r3, #4
 8002868:	0112      	lsls	r2, r2, #4
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	440b      	add	r3, r1
 800286e:	761a      	strb	r2, [r3, #24]
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	e000e100 	.word	0xe000e100
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	@ 0x24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f1c3 0307 	rsb	r3, r3, #7
 800289e:	2b04      	cmp	r3, #4
 80028a0:	bf28      	it	cs
 80028a2:	2304      	movcs	r3, #4
 80028a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	3304      	adds	r3, #4
 80028aa:	2b06      	cmp	r3, #6
 80028ac:	d902      	bls.n	80028b4 <NVIC_EncodePriority+0x30>
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3b03      	subs	r3, #3
 80028b2:	e000      	b.n	80028b6 <NVIC_EncodePriority+0x32>
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43da      	mvns	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	401a      	ands	r2, r3
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028cc:	f04f 31ff 	mov.w	r1, #4294967295
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa01 f303 	lsl.w	r3, r1, r3
 80028d6:	43d9      	mvns	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028dc:	4313      	orrs	r3, r2
         );
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3724      	adds	r7, #36	@ 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	3b01      	subs	r3, #1
 80028f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028fc:	d301      	bcc.n	8002902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028fe:	2301      	movs	r3, #1
 8002900:	e00f      	b.n	8002922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002902:	4a0a      	ldr	r2, [pc, #40]	@ (800292c <SysTick_Config+0x40>)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3b01      	subs	r3, #1
 8002908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800290a:	210f      	movs	r1, #15
 800290c:	f04f 30ff 	mov.w	r0, #4294967295
 8002910:	f7ff ff8e 	bl	8002830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002914:	4b05      	ldr	r3, [pc, #20]	@ (800292c <SysTick_Config+0x40>)
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800291a:	4b04      	ldr	r3, [pc, #16]	@ (800292c <SysTick_Config+0x40>)
 800291c:	2207      	movs	r2, #7
 800291e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	e000e010 	.word	0xe000e010

08002930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f7ff ff29 	bl	8002790 <__NVIC_SetPriorityGrouping>
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002946:	b580      	push	{r7, lr}
 8002948:	b086      	sub	sp, #24
 800294a:	af00      	add	r7, sp, #0
 800294c:	4603      	mov	r3, r0
 800294e:	60b9      	str	r1, [r7, #8]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002958:	f7ff ff3e 	bl	80027d8 <__NVIC_GetPriorityGrouping>
 800295c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	68b9      	ldr	r1, [r7, #8]
 8002962:	6978      	ldr	r0, [r7, #20]
 8002964:	f7ff ff8e 	bl	8002884 <NVIC_EncodePriority>
 8002968:	4602      	mov	r2, r0
 800296a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800296e:	4611      	mov	r1, r2
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff ff5d 	bl	8002830 <__NVIC_SetPriority>
}
 8002976:	bf00      	nop
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	4603      	mov	r3, r0
 8002986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff ff31 	bl	80027f4 <__NVIC_EnableIRQ>
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ffa2 	bl	80028ec <SysTick_Config>
 80029a8:	4603      	mov	r3, r0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
	...

080029b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff feb6 	bl	8002730 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d101      	bne.n	80029d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e099      	b.n	8002b04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2202      	movs	r2, #2
 80029d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0201 	bic.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029f0:	e00f      	b.n	8002a12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029f2:	f7ff fe9d 	bl	8002730 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d908      	bls.n	8002a12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2220      	movs	r2, #32
 8002a04:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2203      	movs	r2, #3
 8002a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e078      	b.n	8002b04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1e8      	bne.n	80029f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	4b38      	ldr	r3, [pc, #224]	@ (8002b0c <HAL_DMA_Init+0x158>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a68:	2b04      	cmp	r3, #4
 8002a6a:	d107      	bne.n	8002a7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a74:	4313      	orrs	r3, r2
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	697a      	ldr	r2, [r7, #20]
 8002a82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f023 0307 	bic.w	r3, r3, #7
 8002a92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d117      	bne.n	8002ad6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00e      	beq.n	8002ad6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f000 fb0d 	bl	80030d8 <DMA_CheckFifoParam>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2240      	movs	r2, #64	@ 0x40
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e016      	b.n	8002b04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 fac4 	bl	800306c <DMA_CalcBaseAndBitshift>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aec:	223f      	movs	r2, #63	@ 0x3f
 8002aee:	409a      	lsls	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2201      	movs	r2, #1
 8002afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	f010803f 	.word	0xf010803f

08002b10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_DMA_Start_IT+0x26>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e040      	b.n	8002bb8 <HAL_DMA_Start_IT+0xa8>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d12f      	bne.n	8002baa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2200      	movs	r2, #0
 8002b56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	68b9      	ldr	r1, [r7, #8]
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fa56 	bl	8003010 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b68:	223f      	movs	r2, #63	@ 0x3f
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0216 	orr.w	r2, r2, #22
 8002b7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d007      	beq.n	8002b98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0208 	orr.w	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0201 	orr.w	r2, r2, #1
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	e005      	b.n	8002bb6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bcc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bce:	f7ff fdaf 	bl	8002730 <HAL_GetTick>
 8002bd2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d008      	beq.n	8002bf2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2280      	movs	r2, #128	@ 0x80
 8002be4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e052      	b.n	8002c98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f022 0216 	bic.w	r2, r2, #22
 8002c00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d103      	bne.n	8002c22 <HAL_DMA_Abort+0x62>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d007      	beq.n	8002c32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0208 	bic.w	r2, r2, #8
 8002c30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0201 	bic.w	r2, r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c42:	e013      	b.n	8002c6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c44:	f7ff fd74 	bl	8002730 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b05      	cmp	r3, #5
 8002c50:	d90c      	bls.n	8002c6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2220      	movs	r2, #32
 8002c56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e015      	b.n	8002c98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1e4      	bne.n	8002c44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7e:	223f      	movs	r2, #63	@ 0x3f
 8002c80:	409a      	lsls	r2, r3
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d004      	beq.n	8002cbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2280      	movs	r2, #128	@ 0x80
 8002cb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e00c      	b.n	8002cd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2205      	movs	r2, #5
 8002cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0201 	bic.w	r2, r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002cf0:	4b8e      	ldr	r3, [pc, #568]	@ (8002f2c <HAL_DMA_IRQHandler+0x248>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a8e      	ldr	r2, [pc, #568]	@ (8002f30 <HAL_DMA_IRQHandler+0x24c>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0a9b      	lsrs	r3, r3, #10
 8002cfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d0e:	2208      	movs	r2, #8
 8002d10:	409a      	lsls	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4013      	ands	r3, r2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01a      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0304 	and.w	r3, r3, #4
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d013      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f022 0204 	bic.w	r2, r2, #4
 8002d36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	409a      	lsls	r2, r3
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d54:	2201      	movs	r2, #1
 8002d56:	409a      	lsls	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d012      	beq.n	8002d86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	2201      	movs	r2, #1
 8002d74:	409a      	lsls	r2, r3
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8a:	2204      	movs	r2, #4
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4013      	ands	r3, r2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d012      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00b      	beq.n	8002dbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	2204      	movs	r2, #4
 8002daa:	409a      	lsls	r2, r3
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db4:	f043 0204 	orr.w	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc0:	2210      	movs	r2, #16
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d043      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0308 	and.w	r3, r3, #8
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d03c      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dde:	2210      	movs	r2, #16
 8002de0:	409a      	lsls	r2, r3
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d018      	beq.n	8002e26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d108      	bne.n	8002e14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d024      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	4798      	blx	r3
 8002e12:	e01f      	b.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d01b      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4798      	blx	r3
 8002e24:	e016      	b.n	8002e54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d107      	bne.n	8002e44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0208 	bic.w	r2, r2, #8
 8002e42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d003      	beq.n	8002e54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e58:	2220      	movs	r2, #32
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 808f 	beq.w	8002f84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0310 	and.w	r3, r3, #16
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 8087 	beq.w	8002f84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d136      	bne.n	8002efc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f022 0216 	bic.w	r2, r2, #22
 8002e9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	695a      	ldr	r2, [r3, #20]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d103      	bne.n	8002ebe <HAL_DMA_IRQHandler+0x1da>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d007      	beq.n	8002ece <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0208 	bic.w	r2, r2, #8
 8002ecc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed2:	223f      	movs	r2, #63	@ 0x3f
 8002ed4:	409a      	lsls	r2, r3
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d07e      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	4798      	blx	r3
        }
        return;
 8002efa:	e079      	b.n	8002ff0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d01d      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d10d      	bne.n	8002f34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d031      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	4798      	blx	r3
 8002f28:	e02c      	b.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
 8002f2a:	bf00      	nop
 8002f2c:	20000008 	.word	0x20000008
 8002f30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d023      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	4798      	blx	r3
 8002f44:	e01e      	b.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10f      	bne.n	8002f74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0210 	bic.w	r2, r2, #16
 8002f62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d032      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d022      	beq.n	8002fde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2205      	movs	r2, #5
 8002f9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d307      	bcc.n	8002fcc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f2      	bne.n	8002fb0 <HAL_DMA_IRQHandler+0x2cc>
 8002fca:	e000      	b.n	8002fce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fcc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d005      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	4798      	blx	r3
 8002fee:	e000      	b.n	8002ff2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ff0:	bf00      	nop
    }
  }
}
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003010:	b480      	push	{r7}
 8003012:	b085      	sub	sp, #20
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800302c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	2b40      	cmp	r3, #64	@ 0x40
 800303c:	d108      	bne.n	8003050 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800304e:	e007      	b.n	8003060 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68ba      	ldr	r2, [r7, #8]
 8003056:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	60da      	str	r2, [r3, #12]
}
 8003060:	bf00      	nop
 8003062:	3714      	adds	r7, #20
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	3b10      	subs	r3, #16
 800307c:	4a14      	ldr	r2, [pc, #80]	@ (80030d0 <DMA_CalcBaseAndBitshift+0x64>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	091b      	lsrs	r3, r3, #4
 8003084:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003086:	4a13      	ldr	r2, [pc, #76]	@ (80030d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4413      	add	r3, r2
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	461a      	mov	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b03      	cmp	r3, #3
 8003098:	d909      	bls.n	80030ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030a2:	f023 0303 	bic.w	r3, r3, #3
 80030a6:	1d1a      	adds	r2, r3, #4
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80030ac:	e007      	b.n	80030be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030b6:	f023 0303 	bic.w	r3, r3, #3
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	aaaaaaab 	.word	0xaaaaaaab
 80030d4:	0801429c 	.word	0x0801429c

080030d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d11f      	bne.n	8003132 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d856      	bhi.n	80031a6 <DMA_CheckFifoParam+0xce>
 80030f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003100 <DMA_CheckFifoParam+0x28>)
 80030fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030fe:	bf00      	nop
 8003100:	08003111 	.word	0x08003111
 8003104:	08003123 	.word	0x08003123
 8003108:	08003111 	.word	0x08003111
 800310c:	080031a7 	.word	0x080031a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003114:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d046      	beq.n	80031aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003120:	e043      	b.n	80031aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003126:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800312a:	d140      	bne.n	80031ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003130:	e03d      	b.n	80031ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800313a:	d121      	bne.n	8003180 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b03      	cmp	r3, #3
 8003140:	d837      	bhi.n	80031b2 <DMA_CheckFifoParam+0xda>
 8003142:	a201      	add	r2, pc, #4	@ (adr r2, 8003148 <DMA_CheckFifoParam+0x70>)
 8003144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003148:	08003159 	.word	0x08003159
 800314c:	0800315f 	.word	0x0800315f
 8003150:	08003159 	.word	0x08003159
 8003154:	08003171 	.word	0x08003171
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
      break;
 800315c:	e030      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003162:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d025      	beq.n	80031b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800316e:	e022      	b.n	80031b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003174:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003178:	d11f      	bne.n	80031ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800317e:	e01c      	b.n	80031ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d903      	bls.n	800318e <DMA_CheckFifoParam+0xb6>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d003      	beq.n	8003194 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800318c:	e018      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	73fb      	strb	r3, [r7, #15]
      break;
 8003192:	e015      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003198:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00e      	beq.n	80031be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	73fb      	strb	r3, [r7, #15]
      break;
 80031a4:	e00b      	b.n	80031be <DMA_CheckFifoParam+0xe6>
      break;
 80031a6:	bf00      	nop
 80031a8:	e00a      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;
 80031aa:	bf00      	nop
 80031ac:	e008      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;
 80031ae:	bf00      	nop
 80031b0:	e006      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;
 80031b2:	bf00      	nop
 80031b4:	e004      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;
 80031b6:	bf00      	nop
 80031b8:	e002      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80031ba:	bf00      	nop
 80031bc:	e000      	b.n	80031c0 <DMA_CheckFifoParam+0xe8>
      break;
 80031be:	bf00      	nop
    }
  } 
  
  return status; 
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3714      	adds	r7, #20
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b089      	sub	sp, #36	@ 0x24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031da:	2300      	movs	r3, #0
 80031dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031de:	2300      	movs	r3, #0
 80031e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	61fb      	str	r3, [r7, #28]
 80031ea:	e159      	b.n	80034a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031ec:	2201      	movs	r2, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	4013      	ands	r3, r2
 80031fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	429a      	cmp	r2, r3
 8003206:	f040 8148 	bne.w	800349a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	2b01      	cmp	r3, #1
 8003214:	d005      	beq.n	8003222 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800321e:	2b02      	cmp	r3, #2
 8003220:	d130      	bne.n	8003284 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	2203      	movs	r2, #3
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003258:	2201      	movs	r2, #1
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	091b      	lsrs	r3, r3, #4
 800326e:	f003 0201 	and.w	r2, r3, #1
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	2b03      	cmp	r3, #3
 800328e:	d017      	beq.n	80032c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	2203      	movs	r2, #3
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f003 0303 	and.w	r3, r3, #3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d123      	bne.n	8003314 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	08da      	lsrs	r2, r3, #3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	3208      	adds	r2, #8
 80032d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	220f      	movs	r2, #15
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	08da      	lsrs	r2, r3, #3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3208      	adds	r2, #8
 800330e:	69b9      	ldr	r1, [r7, #24]
 8003310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	2203      	movs	r2, #3
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43db      	mvns	r3, r3
 8003326:	69ba      	ldr	r2, [r7, #24]
 8003328:	4013      	ands	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 0203 	and.w	r2, r3, #3
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003350:	2b00      	cmp	r3, #0
 8003352:	f000 80a2 	beq.w	800349a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	4b57      	ldr	r3, [pc, #348]	@ (80034b8 <HAL_GPIO_Init+0x2e8>)
 800335c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335e:	4a56      	ldr	r2, [pc, #344]	@ (80034b8 <HAL_GPIO_Init+0x2e8>)
 8003360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003364:	6453      	str	r3, [r2, #68]	@ 0x44
 8003366:	4b54      	ldr	r3, [pc, #336]	@ (80034b8 <HAL_GPIO_Init+0x2e8>)
 8003368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800336e:	60fb      	str	r3, [r7, #12]
 8003370:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003372:	4a52      	ldr	r2, [pc, #328]	@ (80034bc <HAL_GPIO_Init+0x2ec>)
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	089b      	lsrs	r3, r3, #2
 8003378:	3302      	adds	r3, #2
 800337a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800337e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	220f      	movs	r2, #15
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4013      	ands	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a49      	ldr	r2, [pc, #292]	@ (80034c0 <HAL_GPIO_Init+0x2f0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d019      	beq.n	80033d2 <HAL_GPIO_Init+0x202>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a48      	ldr	r2, [pc, #288]	@ (80034c4 <HAL_GPIO_Init+0x2f4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d013      	beq.n	80033ce <HAL_GPIO_Init+0x1fe>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a47      	ldr	r2, [pc, #284]	@ (80034c8 <HAL_GPIO_Init+0x2f8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00d      	beq.n	80033ca <HAL_GPIO_Init+0x1fa>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a46      	ldr	r2, [pc, #280]	@ (80034cc <HAL_GPIO_Init+0x2fc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d007      	beq.n	80033c6 <HAL_GPIO_Init+0x1f6>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a45      	ldr	r2, [pc, #276]	@ (80034d0 <HAL_GPIO_Init+0x300>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d101      	bne.n	80033c2 <HAL_GPIO_Init+0x1f2>
 80033be:	2304      	movs	r3, #4
 80033c0:	e008      	b.n	80033d4 <HAL_GPIO_Init+0x204>
 80033c2:	2307      	movs	r3, #7
 80033c4:	e006      	b.n	80033d4 <HAL_GPIO_Init+0x204>
 80033c6:	2303      	movs	r3, #3
 80033c8:	e004      	b.n	80033d4 <HAL_GPIO_Init+0x204>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e002      	b.n	80033d4 <HAL_GPIO_Init+0x204>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <HAL_GPIO_Init+0x204>
 80033d2:	2300      	movs	r3, #0
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	f002 0203 	and.w	r2, r2, #3
 80033da:	0092      	lsls	r2, r2, #2
 80033dc:	4093      	lsls	r3, r2
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033e4:	4935      	ldr	r1, [pc, #212]	@ (80034bc <HAL_GPIO_Init+0x2ec>)
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	089b      	lsrs	r3, r3, #2
 80033ea:	3302      	adds	r3, #2
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f2:	4b38      	ldr	r3, [pc, #224]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4013      	ands	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003416:	4a2f      	ldr	r2, [pc, #188]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800341c:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	43db      	mvns	r3, r3
 8003426:	69ba      	ldr	r2, [r7, #24]
 8003428:	4013      	ands	r3, r2
 800342a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003440:	4a24      	ldr	r2, [pc, #144]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003446:	4b23      	ldr	r3, [pc, #140]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	4313      	orrs	r3, r2
 8003468:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800346a:	4a1a      	ldr	r2, [pc, #104]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003470:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	43db      	mvns	r3, r3
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4013      	ands	r3, r2
 800347e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	4313      	orrs	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003494:	4a0f      	ldr	r2, [pc, #60]	@ (80034d4 <HAL_GPIO_Init+0x304>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3301      	adds	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	2b0f      	cmp	r3, #15
 80034a4:	f67f aea2 	bls.w	80031ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	3724      	adds	r7, #36	@ 0x24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40013800 	.word	0x40013800
 80034c0:	40020000 	.word	0x40020000
 80034c4:	40020400 	.word	0x40020400
 80034c8:	40020800 	.word	0x40020800
 80034cc:	40020c00 	.word	0x40020c00
 80034d0:	40021000 	.word	0x40021000
 80034d4:	40013c00 	.word	0x40013c00

080034d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
 80034e4:	4613      	mov	r3, r2
 80034e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034f4:	e003      	b.n	80034fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034f6:	887b      	ldrh	r3, [r7, #2]
 80034f8:	041a      	lsls	r2, r3, #16
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	619a      	str	r2, [r3, #24]
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800350a:	b480      	push	{r7}
 800350c:	b085      	sub	sp, #20
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
 8003512:	460b      	mov	r3, r1
 8003514:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800351c:	887a      	ldrh	r2, [r7, #2]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4013      	ands	r3, r2
 8003522:	041a      	lsls	r2, r3, #16
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	43d9      	mvns	r1, r3
 8003528:	887b      	ldrh	r3, [r7, #2]
 800352a:	400b      	ands	r3, r1
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	619a      	str	r2, [r3, #24]
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
	...

08003540 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800354a:	4b08      	ldr	r3, [pc, #32]	@ (800356c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800354c:	695a      	ldr	r2, [r3, #20]
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d006      	beq.n	8003564 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003556:	4a05      	ldr	r2, [pc, #20]	@ (800356c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800355c:	88fb      	ldrh	r3, [r7, #6]
 800355e:	4618      	mov	r0, r3
 8003560:	f7fd fdf0 	bl	8001144 <HAL_GPIO_EXTI_Callback>
  }
}
 8003564:	bf00      	nop
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40013c00 	.word	0x40013c00

08003570 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af02      	add	r7, sp, #8
 8003576:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e101      	b.n	8003786 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b00      	cmp	r3, #0
 8003592:	d106      	bne.n	80035a2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f7fe fc59 	bl	8001e54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2203      	movs	r2, #3
 80035a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035b0:	d102      	bne.n	80035b8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4618      	mov	r0, r3
 80035be:	f004 fbcd 	bl	8007d5c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6818      	ldr	r0, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	7c1a      	ldrb	r2, [r3, #16]
 80035ca:	f88d 2000 	strb.w	r2, [sp]
 80035ce:	3304      	adds	r3, #4
 80035d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035d2:	f004 fb5f 	bl	8007c94 <USB_CoreInit>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d005      	beq.n	80035e8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2202      	movs	r2, #2
 80035e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0ce      	b.n	8003786 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2100      	movs	r1, #0
 80035ee:	4618      	mov	r0, r3
 80035f0:	f004 fbc5 	bl	8007d7e <USB_SetCurrentMode>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d005      	beq.n	8003606 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2202      	movs	r2, #2
 80035fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e0bf      	b.n	8003786 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003606:	2300      	movs	r3, #0
 8003608:	73fb      	strb	r3, [r7, #15]
 800360a:	e04a      	b.n	80036a2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800360c:	7bfa      	ldrb	r2, [r7, #15]
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	4613      	mov	r3, r2
 8003612:	00db      	lsls	r3, r3, #3
 8003614:	4413      	add	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	440b      	add	r3, r1
 800361a:	3315      	adds	r3, #21
 800361c:	2201      	movs	r2, #1
 800361e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003620:	7bfa      	ldrb	r2, [r7, #15]
 8003622:	6879      	ldr	r1, [r7, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	4413      	add	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	440b      	add	r3, r1
 800362e:	3314      	adds	r3, #20
 8003630:	7bfa      	ldrb	r2, [r7, #15]
 8003632:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003634:	7bfa      	ldrb	r2, [r7, #15]
 8003636:	7bfb      	ldrb	r3, [r7, #15]
 8003638:	b298      	uxth	r0, r3
 800363a:	6879      	ldr	r1, [r7, #4]
 800363c:	4613      	mov	r3, r2
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	4413      	add	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	332e      	adds	r3, #46	@ 0x2e
 8003648:	4602      	mov	r2, r0
 800364a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800364c:	7bfa      	ldrb	r2, [r7, #15]
 800364e:	6879      	ldr	r1, [r7, #4]
 8003650:	4613      	mov	r3, r2
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	440b      	add	r3, r1
 800365a:	3318      	adds	r3, #24
 800365c:	2200      	movs	r2, #0
 800365e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003660:	7bfa      	ldrb	r2, [r7, #15]
 8003662:	6879      	ldr	r1, [r7, #4]
 8003664:	4613      	mov	r3, r2
 8003666:	00db      	lsls	r3, r3, #3
 8003668:	4413      	add	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	440b      	add	r3, r1
 800366e:	331c      	adds	r3, #28
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003674:	7bfa      	ldrb	r2, [r7, #15]
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	4613      	mov	r3, r2
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	440b      	add	r3, r1
 8003682:	3320      	adds	r3, #32
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003688:	7bfa      	ldrb	r2, [r7, #15]
 800368a:	6879      	ldr	r1, [r7, #4]
 800368c:	4613      	mov	r3, r2
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4413      	add	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	3324      	adds	r3, #36	@ 0x24
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800369c:	7bfb      	ldrb	r3, [r7, #15]
 800369e:	3301      	adds	r3, #1
 80036a0:	73fb      	strb	r3, [r7, #15]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	791b      	ldrb	r3, [r3, #4]
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d3af      	bcc.n	800360c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ac:	2300      	movs	r3, #0
 80036ae:	73fb      	strb	r3, [r7, #15]
 80036b0:	e044      	b.n	800373c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80036b2:	7bfa      	ldrb	r2, [r7, #15]
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	4413      	add	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80036c4:	2200      	movs	r2, #0
 80036c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80036c8:	7bfa      	ldrb	r2, [r7, #15]
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	4613      	mov	r3, r2
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	4413      	add	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80036da:	7bfa      	ldrb	r2, [r7, #15]
 80036dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80036de:	7bfa      	ldrb	r2, [r7, #15]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80036f0:	2200      	movs	r2, #0
 80036f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800370a:	7bfa      	ldrb	r2, [r7, #15]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	4413      	add	r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003720:	7bfa      	ldrb	r2, [r7, #15]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003732:	2200      	movs	r2, #0
 8003734:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	3301      	adds	r3, #1
 800373a:	73fb      	strb	r3, [r7, #15]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	791b      	ldrb	r3, [r3, #4]
 8003740:	7bfa      	ldrb	r2, [r7, #15]
 8003742:	429a      	cmp	r2, r3
 8003744:	d3b5      	bcc.n	80036b2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	7c1a      	ldrb	r2, [r3, #16]
 800374e:	f88d 2000 	strb.w	r2, [sp]
 8003752:	3304      	adds	r3, #4
 8003754:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003756:	f004 fb5f 	bl	8007e18 <USB_DevInit>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e00c      	b.n	8003786 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f004 fd27 	bl	80081d2 <USB_DevDisconnect>

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e267      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d075      	beq.n	800389a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80037ae:	4b88      	ldr	r3, [pc, #544]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d00c      	beq.n	80037d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ba:	4b85      	ldr	r3, [pc, #532]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d112      	bne.n	80037ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037c6:	4b82      	ldr	r3, [pc, #520]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d2:	d10b      	bne.n	80037ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d4:	4b7e      	ldr	r3, [pc, #504]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d05b      	beq.n	8003898 <HAL_RCC_OscConfig+0x108>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d157      	bne.n	8003898 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e242      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037f4:	d106      	bne.n	8003804 <HAL_RCC_OscConfig+0x74>
 80037f6:	4b76      	ldr	r3, [pc, #472]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a75      	ldr	r2, [pc, #468]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80037fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	e01d      	b.n	8003840 <HAL_RCC_OscConfig+0xb0>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800380c:	d10c      	bne.n	8003828 <HAL_RCC_OscConfig+0x98>
 800380e:	4b70      	ldr	r3, [pc, #448]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a6f      	ldr	r2, [pc, #444]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003814:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	4b6d      	ldr	r3, [pc, #436]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a6c      	ldr	r2, [pc, #432]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	e00b      	b.n	8003840 <HAL_RCC_OscConfig+0xb0>
 8003828:	4b69      	ldr	r3, [pc, #420]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a68      	ldr	r2, [pc, #416]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800382e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003832:	6013      	str	r3, [r2, #0]
 8003834:	4b66      	ldr	r3, [pc, #408]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a65      	ldr	r2, [pc, #404]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800383a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800383e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d013      	beq.n	8003870 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe ff72 	bl	8002730 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003850:	f7fe ff6e 	bl	8002730 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b64      	cmp	r3, #100	@ 0x64
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e207      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003862:	4b5b      	ldr	r3, [pc, #364]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0f0      	beq.n	8003850 <HAL_RCC_OscConfig+0xc0>
 800386e:	e014      	b.n	800389a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fe ff5e 	bl	8002730 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003878:	f7fe ff5a 	bl	8002730 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b64      	cmp	r3, #100	@ 0x64
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e1f3      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800388a:	4b51      	ldr	r3, [pc, #324]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f0      	bne.n	8003878 <HAL_RCC_OscConfig+0xe8>
 8003896:	e000      	b.n	800389a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003898:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d063      	beq.n	800396e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80038a6:	4b4a      	ldr	r3, [pc, #296]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 030c 	and.w	r3, r3, #12
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00b      	beq.n	80038ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038b2:	4b47      	ldr	r3, [pc, #284]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80038ba:	2b08      	cmp	r3, #8
 80038bc:	d11c      	bne.n	80038f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038be:	4b44      	ldr	r3, [pc, #272]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d116      	bne.n	80038f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ca:	4b41      	ldr	r3, [pc, #260]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <HAL_RCC_OscConfig+0x152>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d001      	beq.n	80038e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e1c7      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e2:	4b3b      	ldr	r3, [pc, #236]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	691b      	ldr	r3, [r3, #16]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	4937      	ldr	r1, [pc, #220]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038f6:	e03a      	b.n	800396e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d020      	beq.n	8003942 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003900:	4b34      	ldr	r3, [pc, #208]	@ (80039d4 <HAL_RCC_OscConfig+0x244>)
 8003902:	2201      	movs	r2, #1
 8003904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003906:	f7fe ff13 	bl	8002730 <HAL_GetTick>
 800390a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390c:	e008      	b.n	8003920 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800390e:	f7fe ff0f 	bl	8002730 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e1a8      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003920:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0f0      	beq.n	800390e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800392c:	4b28      	ldr	r3, [pc, #160]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	4925      	ldr	r1, [pc, #148]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 800393c:	4313      	orrs	r3, r2
 800393e:	600b      	str	r3, [r1, #0]
 8003940:	e015      	b.n	800396e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003942:	4b24      	ldr	r3, [pc, #144]	@ (80039d4 <HAL_RCC_OscConfig+0x244>)
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003948:	f7fe fef2 	bl	8002730 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003950:	f7fe feee 	bl	8002730 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e187      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003962:	4b1b      	ldr	r3, [pc, #108]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0308 	and.w	r3, r3, #8
 8003976:	2b00      	cmp	r3, #0
 8003978:	d036      	beq.n	80039e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d016      	beq.n	80039b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003982:	4b15      	ldr	r3, [pc, #84]	@ (80039d8 <HAL_RCC_OscConfig+0x248>)
 8003984:	2201      	movs	r2, #1
 8003986:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003988:	f7fe fed2 	bl	8002730 <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003990:	f7fe fece 	bl	8002730 <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e167      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039a2:	4b0b      	ldr	r3, [pc, #44]	@ (80039d0 <HAL_RCC_OscConfig+0x240>)
 80039a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0x200>
 80039ae:	e01b      	b.n	80039e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039b0:	4b09      	ldr	r3, [pc, #36]	@ (80039d8 <HAL_RCC_OscConfig+0x248>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b6:	f7fe febb 	bl	8002730 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039bc:	e00e      	b.n	80039dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039be:	f7fe feb7 	bl	8002730 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d907      	bls.n	80039dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e150      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
 80039d0:	40023800 	.word	0x40023800
 80039d4:	42470000 	.word	0x42470000
 80039d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039dc:	4b88      	ldr	r3, [pc, #544]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 80039de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039e0:	f003 0302 	and.w	r3, r3, #2
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1ea      	bne.n	80039be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 8097 	beq.w	8003b24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039f6:	2300      	movs	r3, #0
 80039f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039fa:	4b81      	ldr	r3, [pc, #516]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 80039fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10f      	bne.n	8003a26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	4b7d      	ldr	r3, [pc, #500]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a16:	4b7a      	ldr	r3, [pc, #488]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a22:	2301      	movs	r3, #1
 8003a24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a26:	4b77      	ldr	r3, [pc, #476]	@ (8003c04 <HAL_RCC_OscConfig+0x474>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d118      	bne.n	8003a64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a32:	4b74      	ldr	r3, [pc, #464]	@ (8003c04 <HAL_RCC_OscConfig+0x474>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a73      	ldr	r2, [pc, #460]	@ (8003c04 <HAL_RCC_OscConfig+0x474>)
 8003a38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a3e:	f7fe fe77 	bl	8002730 <HAL_GetTick>
 8003a42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a46:	f7fe fe73 	bl	8002730 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e10c      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a58:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <HAL_RCC_OscConfig+0x474>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f0      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d106      	bne.n	8003a7a <HAL_RCC_OscConfig+0x2ea>
 8003a6c:	4b64      	ldr	r3, [pc, #400]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a70:	4a63      	ldr	r2, [pc, #396]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a72:	f043 0301 	orr.w	r3, r3, #1
 8003a76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a78:	e01c      	b.n	8003ab4 <HAL_RCC_OscConfig+0x324>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b05      	cmp	r3, #5
 8003a80:	d10c      	bne.n	8003a9c <HAL_RCC_OscConfig+0x30c>
 8003a82:	4b5f      	ldr	r3, [pc, #380]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a86:	4a5e      	ldr	r2, [pc, #376]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a88:	f043 0304 	orr.w	r3, r3, #4
 8003a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a92:	4a5b      	ldr	r2, [pc, #364]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a9a:	e00b      	b.n	8003ab4 <HAL_RCC_OscConfig+0x324>
 8003a9c:	4b58      	ldr	r3, [pc, #352]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa0:	4a57      	ldr	r2, [pc, #348]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003aa2:	f023 0301 	bic.w	r3, r3, #1
 8003aa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aa8:	4b55      	ldr	r3, [pc, #340]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aac:	4a54      	ldr	r2, [pc, #336]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003aae:	f023 0304 	bic.w	r3, r3, #4
 8003ab2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d015      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abc:	f7fe fe38 	bl	8002730 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ac2:	e00a      	b.n	8003ada <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac4:	f7fe fe34 	bl	8002730 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e0cb      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ada:	4b49      	ldr	r3, [pc, #292]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0ee      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x334>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae8:	f7fe fe22 	bl	8002730 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aee:	e00a      	b.n	8003b06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af0:	f7fe fe1e 	bl	8002730 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e0b5      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b06:	4b3e      	ldr	r3, [pc, #248]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1ee      	bne.n	8003af0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b12:	7dfb      	ldrb	r3, [r7, #23]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d105      	bne.n	8003b24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b18:	4b39      	ldr	r3, [pc, #228]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1c:	4a38      	ldr	r2, [pc, #224]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	699b      	ldr	r3, [r3, #24]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80a1 	beq.w	8003c70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b2e:	4b34      	ldr	r3, [pc, #208]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d05c      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d141      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b42:	4b31      	ldr	r3, [pc, #196]	@ (8003c08 <HAL_RCC_OscConfig+0x478>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7fe fdf2 	bl	8002730 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b50:	f7fe fdee 	bl	8002730 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e087      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b62:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	69da      	ldr	r2, [r3, #28]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7c:	019b      	lsls	r3, r3, #6
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	085b      	lsrs	r3, r3, #1
 8003b86:	3b01      	subs	r3, #1
 8003b88:	041b      	lsls	r3, r3, #16
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b90:	061b      	lsls	r3, r3, #24
 8003b92:	491b      	ldr	r1, [pc, #108]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b98:	4b1b      	ldr	r3, [pc, #108]	@ (8003c08 <HAL_RCC_OscConfig+0x478>)
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9e:	f7fe fdc7 	bl	8002730 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ba4:	e008      	b.n	8003bb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba6:	f7fe fdc3 	bl	8002730 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e05c      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb8:	4b11      	ldr	r3, [pc, #68]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d0f0      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x416>
 8003bc4:	e054      	b.n	8003c70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc6:	4b10      	ldr	r3, [pc, #64]	@ (8003c08 <HAL_RCC_OscConfig+0x478>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7fe fdb0 	bl	8002730 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fe fdac 	bl	8002730 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e045      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be6:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <HAL_RCC_OscConfig+0x470>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x444>
 8003bf2:	e03d      	b.n	8003c70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d107      	bne.n	8003c0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e038      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
 8003c00:	40023800 	.word	0x40023800
 8003c04:	40007000 	.word	0x40007000
 8003c08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <HAL_RCC_OscConfig+0x4ec>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d028      	beq.n	8003c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d121      	bne.n	8003c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d11a      	bne.n	8003c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d111      	bne.n	8003c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c52:	085b      	lsrs	r3, r3, #1
 8003c54:	3b01      	subs	r3, #1
 8003c56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d107      	bne.n	8003c6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d001      	beq.n	8003c70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e000      	b.n	8003c72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40023800 	.word	0x40023800

08003c80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e0cc      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c94:	4b68      	ldr	r3, [pc, #416]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	683a      	ldr	r2, [r7, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d90c      	bls.n	8003cbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca2:	4b65      	ldr	r3, [pc, #404]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003caa:	4b63      	ldr	r3, [pc, #396]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	683a      	ldr	r2, [r7, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d001      	beq.n	8003cbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e0b8      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d020      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cd4:	4b59      	ldr	r3, [pc, #356]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4a58      	ldr	r2, [pc, #352]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cec:	4b53      	ldr	r3, [pc, #332]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	4a52      	ldr	r2, [pc, #328]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cf8:	4b50      	ldr	r3, [pc, #320]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	494d      	ldr	r1, [pc, #308]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d044      	beq.n	8003da0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d107      	bne.n	8003d2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d1e:	4b47      	ldr	r3, [pc, #284]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d119      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e07f      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d003      	beq.n	8003d3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d107      	bne.n	8003d4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d109      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e06f      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e067      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d5e:	4b37      	ldr	r3, [pc, #220]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f023 0203 	bic.w	r2, r3, #3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	4934      	ldr	r1, [pc, #208]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d70:	f7fe fcde 	bl	8002730 <HAL_GetTick>
 8003d74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d76:	e00a      	b.n	8003d8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d78:	f7fe fcda 	bl	8002730 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e04f      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f003 020c 	and.w	r2, r3, #12
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d1eb      	bne.n	8003d78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003da0:	4b25      	ldr	r3, [pc, #148]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d20c      	bcs.n	8003dc8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dae:	4b22      	ldr	r3, [pc, #136]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db6:	4b20      	ldr	r3, [pc, #128]	@ (8003e38 <HAL_RCC_ClockConfig+0x1b8>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e032      	b.n	8003e2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d008      	beq.n	8003de6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dd4:	4b19      	ldr	r3, [pc, #100]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	4916      	ldr	r1, [pc, #88]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d009      	beq.n	8003e06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003df2:	4b12      	ldr	r3, [pc, #72]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	490e      	ldr	r1, [pc, #56]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e06:	f000 f821 	bl	8003e4c <HAL_RCC_GetSysClockFreq>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	490a      	ldr	r1, [pc, #40]	@ (8003e40 <HAL_RCC_ClockConfig+0x1c0>)
 8003e18:	5ccb      	ldrb	r3, [r1, r3]
 8003e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e1e:	4a09      	ldr	r2, [pc, #36]	@ (8003e44 <HAL_RCC_ClockConfig+0x1c4>)
 8003e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e22:	4b09      	ldr	r3, [pc, #36]	@ (8003e48 <HAL_RCC_ClockConfig+0x1c8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fe fc3e 	bl	80026a8 <HAL_InitTick>

  return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3710      	adds	r7, #16
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	40023c00 	.word	0x40023c00
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	08014140 	.word	0x08014140
 8003e44:	20000008 	.word	0x20000008
 8003e48:	20000024 	.word	0x20000024

08003e4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e50:	b094      	sub	sp, #80	@ 0x50
 8003e52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e64:	4b79      	ldr	r3, [pc, #484]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 030c 	and.w	r3, r3, #12
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d00d      	beq.n	8003e8c <HAL_RCC_GetSysClockFreq+0x40>
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	f200 80e1 	bhi.w	8004038 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <HAL_RCC_GetSysClockFreq+0x34>
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d003      	beq.n	8003e86 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e7e:	e0db      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e80:	4b73      	ldr	r3, [pc, #460]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e84:	e0db      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e86:	4b73      	ldr	r3, [pc, #460]	@ (8004054 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e8a:	e0d8      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e96:	4b6d      	ldr	r3, [pc, #436]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d063      	beq.n	8003f6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	099b      	lsrs	r3, r3, #6
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003eac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ebe:	4622      	mov	r2, r4
 8003ec0:	462b      	mov	r3, r5
 8003ec2:	f04f 0000 	mov.w	r0, #0
 8003ec6:	f04f 0100 	mov.w	r1, #0
 8003eca:	0159      	lsls	r1, r3, #5
 8003ecc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ed0:	0150      	lsls	r0, r2, #5
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	1a51      	subs	r1, r2, r1
 8003eda:	6139      	str	r1, [r7, #16]
 8003edc:	4629      	mov	r1, r5
 8003ede:	eb63 0301 	sbc.w	r3, r3, r1
 8003ee2:	617b      	str	r3, [r7, #20]
 8003ee4:	f04f 0200 	mov.w	r2, #0
 8003ee8:	f04f 0300 	mov.w	r3, #0
 8003eec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ef0:	4659      	mov	r1, fp
 8003ef2:	018b      	lsls	r3, r1, #6
 8003ef4:	4651      	mov	r1, sl
 8003ef6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003efa:	4651      	mov	r1, sl
 8003efc:	018a      	lsls	r2, r1, #6
 8003efe:	4651      	mov	r1, sl
 8003f00:	ebb2 0801 	subs.w	r8, r2, r1
 8003f04:	4659      	mov	r1, fp
 8003f06:	eb63 0901 	sbc.w	r9, r3, r1
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f04f 0300 	mov.w	r3, #0
 8003f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f1e:	4690      	mov	r8, r2
 8003f20:	4699      	mov	r9, r3
 8003f22:	4623      	mov	r3, r4
 8003f24:	eb18 0303 	adds.w	r3, r8, r3
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	462b      	mov	r3, r5
 8003f2c:	eb49 0303 	adc.w	r3, r9, r3
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	f04f 0200 	mov.w	r2, #0
 8003f36:	f04f 0300 	mov.w	r3, #0
 8003f3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f3e:	4629      	mov	r1, r5
 8003f40:	024b      	lsls	r3, r1, #9
 8003f42:	4621      	mov	r1, r4
 8003f44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f48:	4621      	mov	r1, r4
 8003f4a:	024a      	lsls	r2, r1, #9
 8003f4c:	4610      	mov	r0, r2
 8003f4e:	4619      	mov	r1, r3
 8003f50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f52:	2200      	movs	r2, #0
 8003f54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f5c:	f7fc fe2c 	bl	8000bb8 <__aeabi_uldivmod>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4613      	mov	r3, r2
 8003f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f68:	e058      	b.n	800401c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f6a:	4b38      	ldr	r3, [pc, #224]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	099b      	lsrs	r3, r3, #6
 8003f70:	2200      	movs	r2, #0
 8003f72:	4618      	mov	r0, r3
 8003f74:	4611      	mov	r1, r2
 8003f76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f7a:	623b      	str	r3, [r7, #32]
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f84:	4642      	mov	r2, r8
 8003f86:	464b      	mov	r3, r9
 8003f88:	f04f 0000 	mov.w	r0, #0
 8003f8c:	f04f 0100 	mov.w	r1, #0
 8003f90:	0159      	lsls	r1, r3, #5
 8003f92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f96:	0150      	lsls	r0, r2, #5
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4641      	mov	r1, r8
 8003f9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fa2:	4649      	mov	r1, r9
 8003fa4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fbc:	ebb2 040a 	subs.w	r4, r2, sl
 8003fc0:	eb63 050b 	sbc.w	r5, r3, fp
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	f04f 0300 	mov.w	r3, #0
 8003fcc:	00eb      	lsls	r3, r5, #3
 8003fce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fd2:	00e2      	lsls	r2, r4, #3
 8003fd4:	4614      	mov	r4, r2
 8003fd6:	461d      	mov	r5, r3
 8003fd8:	4643      	mov	r3, r8
 8003fda:	18e3      	adds	r3, r4, r3
 8003fdc:	603b      	str	r3, [r7, #0]
 8003fde:	464b      	mov	r3, r9
 8003fe0:	eb45 0303 	adc.w	r3, r5, r3
 8003fe4:	607b      	str	r3, [r7, #4]
 8003fe6:	f04f 0200 	mov.w	r2, #0
 8003fea:	f04f 0300 	mov.w	r3, #0
 8003fee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ff2:	4629      	mov	r1, r5
 8003ff4:	028b      	lsls	r3, r1, #10
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	028a      	lsls	r2, r1, #10
 8004000:	4610      	mov	r0, r2
 8004002:	4619      	mov	r1, r3
 8004004:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004006:	2200      	movs	r2, #0
 8004008:	61bb      	str	r3, [r7, #24]
 800400a:	61fa      	str	r2, [r7, #28]
 800400c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004010:	f7fc fdd2 	bl	8000bb8 <__aeabi_uldivmod>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4613      	mov	r3, r2
 800401a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800401c:	4b0b      	ldr	r3, [pc, #44]	@ (800404c <HAL_RCC_GetSysClockFreq+0x200>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	0c1b      	lsrs	r3, r3, #16
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	3301      	adds	r3, #1
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800402c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800402e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004030:	fbb2 f3f3 	udiv	r3, r2, r3
 8004034:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004036:	e002      	b.n	800403e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004038:	4b05      	ldr	r3, [pc, #20]	@ (8004050 <HAL_RCC_GetSysClockFreq+0x204>)
 800403a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800403c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800403e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004040:	4618      	mov	r0, r3
 8004042:	3750      	adds	r7, #80	@ 0x50
 8004044:	46bd      	mov	sp, r7
 8004046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800404a:	bf00      	nop
 800404c:	40023800 	.word	0x40023800
 8004050:	00f42400 	.word	0x00f42400
 8004054:	007a1200 	.word	0x007a1200

08004058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800405c:	4b03      	ldr	r3, [pc, #12]	@ (800406c <HAL_RCC_GetHCLKFreq+0x14>)
 800405e:	681b      	ldr	r3, [r3, #0]
}
 8004060:	4618      	mov	r0, r3
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	20000008 	.word	0x20000008

08004070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004074:	f7ff fff0 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 8004078:	4602      	mov	r2, r0
 800407a:	4b05      	ldr	r3, [pc, #20]	@ (8004090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	0a9b      	lsrs	r3, r3, #10
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	4903      	ldr	r1, [pc, #12]	@ (8004094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004086:	5ccb      	ldrb	r3, [r1, r3]
 8004088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800408c:	4618      	mov	r0, r3
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40023800 	.word	0x40023800
 8004094:	08014150 	.word	0x08014150

08004098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800409c:	f7ff ffdc 	bl	8004058 <HAL_RCC_GetHCLKFreq>
 80040a0:	4602      	mov	r2, r0
 80040a2:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	0b5b      	lsrs	r3, r3, #13
 80040a8:	f003 0307 	and.w	r3, r3, #7
 80040ac:	4903      	ldr	r1, [pc, #12]	@ (80040bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80040ae:	5ccb      	ldrb	r3, [r1, r3]
 80040b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40023800 	.word	0x40023800
 80040bc:	08014150 	.word	0x08014150

080040c0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e022      	b.n	8004118 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d105      	bne.n	80040ea <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7fd fcc3 	bl	8001a70 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2203      	movs	r2, #3
 80040ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f814 	bl	8004120 <HAL_SD_InitCard>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e00a      	b.n	8004118 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004120:	b5b0      	push	{r4, r5, r7, lr}
 8004122:	b08e      	sub	sp, #56	@ 0x38
 8004124:	af04      	add	r7, sp, #16
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004128:	2300      	movs	r3, #0
 800412a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800412c:	2300      	movs	r3, #0
 800412e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004134:	2300      	movs	r3, #0
 8004136:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004138:	2300      	movs	r3, #0
 800413a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800413c:	2376      	movs	r3, #118	@ 0x76
 800413e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681d      	ldr	r5, [r3, #0]
 8004144:	466c      	mov	r4, sp
 8004146:	f107 0318 	add.w	r3, r7, #24
 800414a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800414e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004152:	f107 030c 	add.w	r3, r7, #12
 8004156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004158:	4628      	mov	r0, r5
 800415a:	f003 f86b 	bl	8007234 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800415e:	4b2a      	ldr	r3, [pc, #168]	@ (8004208 <HAL_SD_InitCard+0xe8>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f003 f8ac 	bl	80072c6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800416e:	4b26      	ldr	r3, [pc, #152]	@ (8004208 <HAL_SD_InitCard+0xe8>)
 8004170:	2201      	movs	r2, #1
 8004172:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004174:	2002      	movs	r0, #2
 8004176:	f7fe fae7 	bl	8002748 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fec0 	bl	8004f00 <SD_PowerON>
 8004180:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00b      	beq.n	80041a0 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e02e      	b.n	80041fe <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 fddf 	bl	8004d64 <SD_InitCard>
 80041a6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041bc:	431a      	orrs	r2, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e01b      	b.n	80041fe <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80041ce:	4618      	mov	r0, r3
 80041d0:	f003 f90b 	bl	80073ea <SDMMC_CmdBlockLength>
 80041d4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00f      	beq.n	80041fc <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a0a      	ldr	r2, [pc, #40]	@ (800420c <HAL_SD_InitCard+0xec>)
 80041e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e000      	b.n	80041fe <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3728      	adds	r7, #40	@ 0x28
 8004202:	46bd      	mov	sp, r7
 8004204:	bdb0      	pop	{r4, r5, r7, pc}
 8004206:	bf00      	nop
 8004208:	422580a0 	.word	0x422580a0
 800420c:	004005ff 	.word	0x004005ff

08004210 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b08c      	sub	sp, #48	@ 0x30
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d107      	bne.n	8004238 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e0c5      	b.n	80043c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800423e:	b2db      	uxtb	r3, r3
 8004240:	2b01      	cmp	r3, #1
 8004242:	f040 80be 	bne.w	80043c2 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800424c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	441a      	add	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004256:	429a      	cmp	r2, r3
 8004258:	d907      	bls.n	800426a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e0ac      	b.n	80043c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2203      	movs	r2, #3
 800426e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2200      	movs	r2, #0
 8004278:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8004288:	f043 0302 	orr.w	r3, r3, #2
 800428c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004292:	4a4e      	ldr	r2, [pc, #312]	@ (80043cc <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004294:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429a:	4a4d      	ldr	r2, [pc, #308]	@ (80043d0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800429c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a2:	2200      	movs	r2, #0
 80042a4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d002      	beq.n	80042b4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	025b      	lsls	r3, r3, #9
 80042b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d90a      	bls.n	80042d0 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	22a0      	movs	r2, #160	@ 0xa0
 80042be:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042c6:	4618      	mov	r0, r3
 80042c8:	f003 f8d3 	bl	8007472 <SDMMC_CmdWriteMultiBlock>
 80042cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80042ce:	e009      	b.n	80042e4 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2290      	movs	r2, #144	@ 0x90
 80042d4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042dc:	4618      	mov	r0, r3
 80042de:	f003 f8a6 	bl	800742e <SDMMC_CmdWriteSingleBlock>
 80042e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80042e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d012      	beq.n	8004310 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a39      	ldr	r2, [pc, #228]	@ (80043d4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80042f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f8:	431a      	orrs	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e059      	b.n	80043c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004310:	4b31      	ldr	r3, [pc, #196]	@ (80043d8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431a:	2240      	movs	r2, #64	@ 0x40
 800431c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800433e:	68b9      	ldr	r1, [r7, #8]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3380      	adds	r3, #128	@ 0x80
 8004346:	461a      	mov	r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	025b      	lsls	r3, r3, #9
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	f7fe fbdf 	bl	8002b10 <HAL_DMA_Start_IT>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01c      	beq.n	8004392 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	6812      	ldr	r2, [r2, #0]
 8004362:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004366:	f023 0302 	bic.w	r3, r3, #2
 800436a:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a18      	ldr	r2, [pc, #96]	@ (80043d4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004372:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004378:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e018      	b.n	80043c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	025b      	lsls	r3, r3, #9
 800439c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800439e:	2390      	movs	r3, #144	@ 0x90
 80043a0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80043aa:	2301      	movs	r3, #1
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f107 0210 	add.w	r2, r7, #16
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f002 ffea 	bl	8007392 <SDIO_ConfigData>

      return HAL_OK;
 80043be:	2300      	movs	r3, #0
 80043c0:	e000      	b.n	80043c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80043c2:	2302      	movs	r3, #2
  }
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3730      	adds	r7, #48	@ 0x30
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	08004bb9 	.word	0x08004bb9
 80043d0:	08004be5 	.word	0x08004be5
 80043d4:	004005ff 	.word	0x004005ff
 80043d8:	4225858c 	.word	0x4225858c

080043dc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_SD_IRQHandler+0x2e>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f003 0308 	and.w	r3, r3, #8
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 ffa2 	bl	800534c <SD_Read_IT>
 8004408:	e165      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 808f 	beq.w	8004538 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6812      	ldr	r2, [r2, #0]
 800442e:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8004432:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004436:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0201 	bic.w	r2, r2, #1
 8004446:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b00      	cmp	r3, #0
 8004450:	d039      	beq.n	80044c6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d104      	bne.n	8004466 <HAL_SD_IRQHandler+0x8a>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 0320 	and.w	r3, r3, #32
 8004462:	2b00      	cmp	r3, #0
 8004464:	d011      	beq.n	800448a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f003 f824 	bl	80074b8 <SDMMC_CmdStopTransfer>
 8004470:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d008      	beq.n	800448a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7fc fd4d 	bl	8000f24 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004492:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d104      	bne.n	80044b6 <HAL_SD_IRQHandler+0xda>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fc fd24 	bl	8000f04 <HAL_SD_RxCpltCallback>
 80044bc:	e10b      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f7fc fd10 	bl	8000ee4 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80044c4:	e107      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8102 	beq.w	80046d6 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f003 0320 	and.w	r3, r3, #32
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d011      	beq.n	8004500 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f002 ffe9 	bl	80074b8 <SDMMC_CmdStopTransfer>
 80044e6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d008      	beq.n	8004500 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	431a      	orrs	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fc fd12 	bl	8000f24 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	f040 80e5 	bne.w	80046d6 <HAL_SD_IRQHandler+0x2fa>
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	f040 80df 	bne.w	80046d6 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0208 	bic.w	r2, r2, #8
 8004526:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f7fc fcd7 	bl	8000ee4 <HAL_SD_TxCpltCallback>
}
 8004536:	e0ce      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d008      	beq.n	8004558 <HAL_SD_IRQHandler+0x17c>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 ff4c 	bl	80053ee <SD_Write_IT>
 8004556:	e0be      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800455e:	f240 233a 	movw	r3, #570	@ 0x23a
 8004562:	4013      	ands	r3, r2
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 80b6 	beq.w	80046d6 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800457c:	f043 0202 	orr.w	r2, r3, #2
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d005      	beq.n	800459e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004596:	f043 0208 	orr.w	r2, r3, #8
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b0:	f043 0220 	orr.w	r2, r3, #32
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045be:	f003 0310 	and.w	r3, r3, #16
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d005      	beq.n	80045d2 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ca:	f043 0210 	orr.w	r2, r3, #16
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e4:	f043 0208 	orr.w	r2, r3, #8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f240 723a 	movw	r2, #1850	@ 0x73a
 80045f4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004604:	f023 0302 	bic.w	r3, r3, #2
 8004608:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	f002 ff52 	bl	80074b8 <SDMMC_CmdStopTransfer>
 8004614:	4602      	mov	r2, r0
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7fc fc73 	bl	8000f24 <HAL_SD_ErrorCallback>
}
 800463e:	e04a      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004646:	2b00      	cmp	r3, #0
 8004648:	d045      	beq.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	2b00      	cmp	r3, #0
 8004652:	d104      	bne.n	800465e <HAL_SD_IRQHandler+0x282>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f003 0320 	and.w	r3, r3, #32
 800465a:	2b00      	cmp	r3, #0
 800465c:	d011      	beq.n	8004682 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004662:	4a1f      	ldr	r2, [pc, #124]	@ (80046e0 <HAL_SD_IRQHandler+0x304>)
 8004664:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466a:	4618      	mov	r0, r3
 800466c:	f7fe fb18 	bl	8002ca0 <HAL_DMA_Abort_IT>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d02f      	beq.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800467a:	4618      	mov	r0, r3
 800467c:	f000 fb04 	bl	8004c88 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004680:	e029      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d104      	bne.n	8004696 <HAL_SD_IRQHandler+0x2ba>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d011      	beq.n	80046ba <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4a12      	ldr	r2, [pc, #72]	@ (80046e4 <HAL_SD_IRQHandler+0x308>)
 800469c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fafc 	bl	8002ca0 <HAL_DMA_Abort_IT>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d013      	beq.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 fb1f 	bl	8004cf6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80046b8:	e00d      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f80a 	bl	80046e8 <HAL_SD_AbortCallback>
}
 80046d4:	e7ff      	b.n	80046d6 <HAL_SD_IRQHandler+0x2fa>
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	08004c89 	.word	0x08004c89
 80046e4:	08004cf7 	.word	0x08004cf7

080046e8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800470a:	0f9b      	lsrs	r3, r3, #30
 800470c:	b2da      	uxtb	r2, r3
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004716:	0e9b      	lsrs	r3, r3, #26
 8004718:	b2db      	uxtb	r3, r3
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	b2da      	uxtb	r2, r3
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004728:	0e1b      	lsrs	r3, r3, #24
 800472a:	b2db      	uxtb	r3, r3
 800472c:	f003 0303 	and.w	r3, r3, #3
 8004730:	b2da      	uxtb	r2, r3
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800473a:	0c1b      	lsrs	r3, r3, #16
 800473c:	b2da      	uxtb	r2, r3
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004746:	0a1b      	lsrs	r3, r3, #8
 8004748:	b2da      	uxtb	r2, r3
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004752:	b2da      	uxtb	r2, r3
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800475c:	0d1b      	lsrs	r3, r3, #20
 800475e:	b29a      	uxth	r2, r3
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004768:	0c1b      	lsrs	r3, r3, #16
 800476a:	b2db      	uxtb	r3, r3
 800476c:	f003 030f 	and.w	r3, r3, #15
 8004770:	b2da      	uxtb	r2, r3
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800477a:	0bdb      	lsrs	r3, r3, #15
 800477c:	b2db      	uxtb	r3, r3
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	b2da      	uxtb	r2, r3
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800478c:	0b9b      	lsrs	r3, r3, #14
 800478e:	b2db      	uxtb	r3, r3
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	b2da      	uxtb	r2, r3
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800479e:	0b5b      	lsrs	r3, r3, #13
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047b0:	0b1b      	lsrs	r3, r3, #12
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2200      	movs	r2, #0
 80047c2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d163      	bne.n	8004894 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80047d0:	009a      	lsls	r2, r3, #2
 80047d2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80047d6:	4013      	ands	r3, r2
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80047dc:	0f92      	lsrs	r2, r2, #30
 80047de:	431a      	orrs	r2, r3
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047e8:	0edb      	lsrs	r3, r3, #27
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047fa:	0e1b      	lsrs	r3, r3, #24
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	b2da      	uxtb	r2, r3
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800480c:	0d5b      	lsrs	r3, r3, #21
 800480e:	b2db      	uxtb	r3, r3
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	b2da      	uxtb	r2, r3
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800481e:	0c9b      	lsrs	r3, r3, #18
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	b2da      	uxtb	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004830:	0bdb      	lsrs	r3, r3, #15
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	b2da      	uxtb	r2, r3
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	7e1b      	ldrb	r3, [r3, #24]
 800484c:	b2db      	uxtb	r3, r3
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	3302      	adds	r3, #2
 8004854:	2201      	movs	r2, #1
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800485e:	fb03 f202 	mul.w	r2, r3, r2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	7a1b      	ldrb	r3, [r3, #8]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	f003 030f 	and.w	r3, r3, #15
 8004870:	2201      	movs	r2, #1
 8004872:	409a      	lsls	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004880:	0a52      	lsrs	r2, r2, #9
 8004882:	fb03 f202 	mul.w	r2, r3, r2
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004890:	661a      	str	r2, [r3, #96]	@ 0x60
 8004892:	e031      	b.n	80048f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004898:	2b01      	cmp	r3, #1
 800489a:	d11d      	bne.n	80048d8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048a0:	041b      	lsls	r3, r3, #16
 80048a2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048aa:	0c1b      	lsrs	r3, r3, #16
 80048ac:	431a      	orrs	r2, r3
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	3301      	adds	r3, #1
 80048b8:	029a      	lsls	r2, r3, #10
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048cc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	661a      	str	r2, [r3, #96]	@ 0x60
 80048d6:	e00f      	b.n	80048f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a58      	ldr	r2, [pc, #352]	@ (8004a40 <HAL_SD_GetCardCSD+0x344>)
 80048de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e09d      	b.n	8004a34 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048fc:	0b9b      	lsrs	r3, r3, #14
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	b2da      	uxtb	r2, r3
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800490e:	09db      	lsrs	r3, r3, #7
 8004910:	b2db      	uxtb	r3, r3
 8004912:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004916:	b2da      	uxtb	r2, r3
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004926:	b2da      	uxtb	r2, r3
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004930:	0fdb      	lsrs	r3, r3, #31
 8004932:	b2da      	uxtb	r2, r3
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493c:	0f5b      	lsrs	r3, r3, #29
 800493e:	b2db      	uxtb	r3, r3
 8004940:	f003 0303 	and.w	r3, r3, #3
 8004944:	b2da      	uxtb	r2, r3
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800494e:	0e9b      	lsrs	r3, r3, #26
 8004950:	b2db      	uxtb	r3, r3
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	b2da      	uxtb	r2, r3
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004960:	0d9b      	lsrs	r3, r3, #22
 8004962:	b2db      	uxtb	r3, r3
 8004964:	f003 030f 	and.w	r3, r3, #15
 8004968:	b2da      	uxtb	r2, r3
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004972:	0d5b      	lsrs	r3, r3, #21
 8004974:	b2db      	uxtb	r3, r3
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	b2da      	uxtb	r2, r3
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800498e:	0c1b      	lsrs	r3, r3, #16
 8004990:	b2db      	uxtb	r3, r3
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	b2da      	uxtb	r2, r3
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a2:	0bdb      	lsrs	r3, r3, #15
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	b2da      	uxtb	r2, r3
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b6:	0b9b      	lsrs	r3, r3, #14
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	b2da      	uxtb	r2, r3
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ca:	0b5b      	lsrs	r3, r3, #13
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049de:	0b1b      	lsrs	r3, r3, #12
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f2:	0a9b      	lsrs	r3, r3, #10
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	f003 0303 	and.w	r3, r3, #3
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a06:	0a1b      	lsrs	r3, r3, #8
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1a:	085b      	lsrs	r3, r3, #1
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	004005ff 	.word	0x004005ff

08004a44 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004a44:	b5b0      	push	{r4, r5, r7, lr}
 8004a46:	b08e      	sub	sp, #56	@ 0x38
 8004a48:	af04      	add	r7, sp, #16
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2203      	movs	r2, #3
 8004a58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a60:	2b03      	cmp	r3, #3
 8004a62:	d02e      	beq.n	8004ac2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6a:	d106      	bne.n	8004a7a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a70:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a78:	e029      	b.n	8004ace <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a80:	d10a      	bne.n	8004a98 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 faf2 	bl	800506c <SD_WideBus_Enable>
 8004a88:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	639a      	str	r2, [r3, #56]	@ 0x38
 8004a96:	e01a      	b.n	8004ace <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10a      	bne.n	8004ab4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fb2f 	bl	8005102 <SD_WideBus_Disable>
 8004aa4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	431a      	orrs	r2, r3
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ab2:	e00c      	b.n	8004ace <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ac0:	e005      	b.n	8004ace <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00b      	beq.n	8004aee <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a26      	ldr	r2, [pc, #152]	@ (8004b74 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004adc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004aec:	e01f      	b.n	8004b2e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681d      	ldr	r5, [r3, #0]
 8004b14:	466c      	mov	r4, sp
 8004b16:	f107 0314 	add.w	r3, r7, #20
 8004b1a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004b1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b22:	f107 0308 	add.w	r3, r7, #8
 8004b26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b28:	4628      	mov	r0, r5
 8004b2a:	f002 fb83 	bl	8007234 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004b36:	4618      	mov	r0, r3
 8004b38:	f002 fc57 	bl	80073ea <SDMMC_CmdBlockLength>
 8004b3c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b3e:	6a3b      	ldr	r3, [r7, #32]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00c      	beq.n	8004b5e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a0a      	ldr	r2, [pc, #40]	@ (8004b74 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004b4a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004b66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3728      	adds	r7, #40	@ 0x28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bdb0      	pop	{r4, r5, r7, pc}
 8004b72:	bf00      	nop
 8004b74:	004005ff 	.word	0x004005ff

08004b78 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004b84:	f107 030c 	add.w	r3, r7, #12
 8004b88:	4619      	mov	r1, r3
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fa46 	bl	800501c <SD_SendStatus>
 8004b90:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d005      	beq.n	8004ba4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	0a5b      	lsrs	r3, r3, #9
 8004ba8:	f003 030f 	and.w	r3, r3, #15
 8004bac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004bae:	693b      	ldr	r3, [r7, #16]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bd4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004bd6:	bf00      	nop
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
	...

08004be4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fe fa00 	bl	8002ff8 <HAL_DMA_GetError>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d03e      	beq.n	8004c7c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c04:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d002      	beq.n	8004c1a <SD_DMAError+0x36>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d12d      	bne.n	8004c76 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a19      	ldr	r2, [pc, #100]	@ (8004c84 <SD_DMAError+0xa0>)
 8004c20:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004c30:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c36:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004c3e:	6978      	ldr	r0, [r7, #20]
 8004c40:	f7ff ff9a 	bl	8004b78 <HAL_SD_GetCardState>
 8004c44:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b06      	cmp	r3, #6
 8004c4a:	d002      	beq.n	8004c52 <SD_DMAError+0x6e>
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	2b05      	cmp	r3, #5
 8004c50:	d10a      	bne.n	8004c68 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f002 fc2e 	bl	80074b8 <SDMMC_CmdStopTransfer>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c62:	431a      	orrs	r2, r3
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2200      	movs	r2, #0
 8004c74:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004c76:	6978      	ldr	r0, [r7, #20]
 8004c78:	f7fc f954 	bl	8000f24 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004c7c:	bf00      	nop
 8004c7e:	3718      	adds	r7, #24
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	004005ff 	.word	0x004005ff

08004c88 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c94:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004c9e:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff ff69 	bl	8004b78 <HAL_SD_GetCardState>
 8004ca6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	2b06      	cmp	r3, #6
 8004cba:	d002      	beq.n	8004cc2 <SD_DMATxAbort+0x3a>
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b05      	cmp	r3, #5
 8004cc0:	d10a      	bne.n	8004cd8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f002 fbf6 	bl	80074b8 <SDMMC_CmdStopTransfer>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d103      	bne.n	8004ce8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f7ff fd01 	bl	80046e8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004ce6:	e002      	b.n	8004cee <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7fc f91b 	bl	8000f24 <HAL_SD_ErrorCallback>
}
 8004cee:	bf00      	nop
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b084      	sub	sp, #16
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004d0c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f7ff ff32 	bl	8004b78 <HAL_SD_GetCardState>
 8004d14:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b06      	cmp	r3, #6
 8004d28:	d002      	beq.n	8004d30 <SD_DMARxAbort+0x3a>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b05      	cmp	r3, #5
 8004d2e:	d10a      	bne.n	8004d46 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f002 fbbf 	bl	80074b8 <SDMMC_CmdStopTransfer>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d40:	431a      	orrs	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d103      	bne.n	8004d56 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f7ff fcca 	bl	80046e8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004d54:	e002      	b.n	8004d5c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f7fc f8e4 	bl	8000f24 <HAL_SD_ErrorCallback>
}
 8004d5c:	bf00      	nop
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004d64:	b5b0      	push	{r4, r5, r7, lr}
 8004d66:	b094      	sub	sp, #80	@ 0x50
 8004d68:	af04      	add	r7, sp, #16
 8004d6a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f002 fab4 	bl	80072e2 <SDIO_GetPowerState>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d102      	bne.n	8004d86 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004d80:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004d84:	e0b8      	b.n	8004ef8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d02f      	beq.n	8004dee <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f002 fc9a 	bl	80076cc <SDMMC_CmdSendCID>
 8004d98:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <SD_InitCard+0x40>
    {
      return errorstate;
 8004da0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004da2:	e0a9      	b.n	8004ef8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2100      	movs	r1, #0
 8004daa:	4618      	mov	r0, r3
 8004dac:	f002 fade 	bl	800736c <SDIO_GetResponse>
 8004db0:	4602      	mov	r2, r0
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2104      	movs	r1, #4
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f002 fad5 	bl	800736c <SDIO_GetResponse>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2108      	movs	r1, #8
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f002 facc 	bl	800736c <SDIO_GetResponse>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	210c      	movs	r1, #12
 8004de0:	4618      	mov	r0, r3
 8004de2:	f002 fac3 	bl	800736c <SDIO_GetResponse>
 8004de6:	4602      	mov	r2, r0
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df2:	2b03      	cmp	r3, #3
 8004df4:	d00d      	beq.n	8004e12 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f107 020e 	add.w	r2, r7, #14
 8004dfe:	4611      	mov	r1, r2
 8004e00:	4618      	mov	r0, r3
 8004e02:	f002 fca0 	bl	8007746 <SDMMC_CmdSetRelAdd>
 8004e06:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <SD_InitCard+0xae>
    {
      return errorstate;
 8004e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e10:	e072      	b.n	8004ef8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e16:	2b03      	cmp	r3, #3
 8004e18:	d036      	beq.n	8004e88 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004e1a:	89fb      	ldrh	r3, [r7, #14]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e2a:	041b      	lsls	r3, r3, #16
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f002 fc6a 	bl	8007708 <SDMMC_CmdSendCSD>
 8004e34:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e3e:	e05b      	b.n	8004ef8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2100      	movs	r1, #0
 8004e46:	4618      	mov	r0, r3
 8004e48:	f002 fa90 	bl	800736c <SDIO_GetResponse>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2104      	movs	r1, #4
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f002 fa87 	bl	800736c <SDIO_GetResponse>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2108      	movs	r1, #8
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f002 fa7e 	bl	800736c <SDIO_GetResponse>
 8004e70:	4602      	mov	r2, r0
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	210c      	movs	r1, #12
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f002 fa75 	bl	800736c <SDIO_GetResponse>
 8004e82:	4602      	mov	r2, r0
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2104      	movs	r1, #4
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f002 fa6c 	bl	800736c <SDIO_GetResponse>
 8004e94:	4603      	mov	r3, r0
 8004e96:	0d1a      	lsrs	r2, r3, #20
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004e9c:	f107 0310 	add.w	r3, r7, #16
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7ff fc2a 	bl	80046fc <HAL_SD_GetCardCSD>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004eae:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004eb2:	e021      	b.n	8004ef8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6819      	ldr	r1, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ebc:	041b      	lsls	r3, r3, #16
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	461c      	mov	r4, r3
 8004ec2:	4615      	mov	r5, r2
 8004ec4:	4622      	mov	r2, r4
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	4608      	mov	r0, r1
 8004eca:	f002 fb17 	bl	80074fc <SDMMC_CmdSelDesel>
 8004ece:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <SD_InitCard+0x176>
  {
    return errorstate;
 8004ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ed8:	e00e      	b.n	8004ef8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681d      	ldr	r5, [r3, #0]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	466c      	mov	r4, sp
 8004ee2:	f103 0210 	add.w	r2, r3, #16
 8004ee6:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ee8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004eec:	3304      	adds	r3, #4
 8004eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	f002 f99f 	bl	8007234 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3740      	adds	r7, #64	@ 0x40
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bdb0      	pop	{r4, r5, r7, pc}

08004f00 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
 8004f10:	2300      	movs	r3, #0
 8004f12:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f002 fb12 	bl	8007542 <SDMMC_CmdGoIdleState>
 8004f1e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <SD_PowerON+0x2a>
  {
    return errorstate;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	e072      	b.n	8005010 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f002 fb25 	bl	800757e <SDMMC_CmdOperCond>
 8004f34:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00d      	beq.n	8004f58 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f002 fafb 	bl	8007542 <SDMMC_CmdGoIdleState>
 8004f4c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d004      	beq.n	8004f5e <SD_PowerON+0x5e>
    {
      return errorstate;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	e05b      	b.n	8005010 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d137      	bne.n	8004fd6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	f002 fb25 	bl	80075bc <SDMMC_CmdAppCommand>
 8004f72:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d02d      	beq.n	8004fd6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f7a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004f7e:	e047      	b.n	8005010 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2100      	movs	r1, #0
 8004f86:	4618      	mov	r0, r3
 8004f88:	f002 fb18 	bl	80075bc <SDMMC_CmdAppCommand>
 8004f8c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <SD_PowerON+0x98>
    {
      return errorstate;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	e03b      	b.n	8005010 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	491e      	ldr	r1, [pc, #120]	@ (8005018 <SD_PowerON+0x118>)
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f002 fb2e 	bl	8007600 <SDMMC_CmdAppOperCommand>
 8004fa4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d002      	beq.n	8004fb2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004fb0:	e02e      	b.n	8005010 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f002 f9d7 	bl	800736c <SDIO_GetResponse>
 8004fbe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	0fdb      	lsrs	r3, r3, #31
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d101      	bne.n	8004fcc <SD_PowerON+0xcc>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <SD_PowerON+0xce>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]

    count++;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d802      	bhi.n	8004fe6 <SD_PowerON+0xe6>
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0cc      	beq.n	8004f80 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d902      	bls.n	8004ff6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004ff0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ff4:	e00c      	b.n	8005010 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d003      	beq.n	8005008 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2201      	movs	r2, #1
 8005004:	645a      	str	r2, [r3, #68]	@ 0x44
 8005006:	e002      	b.n	800500e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3718      	adds	r7, #24
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	c1100000 	.word	0xc1100000

0800501c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800502c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005030:	e018      	b.n	8005064 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800503a:	041b      	lsls	r3, r3, #16
 800503c:	4619      	mov	r1, r3
 800503e:	4610      	mov	r0, r2
 8005040:	f002 fba2 	bl	8007788 <SDMMC_CmdSendStatus>
 8005044:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <SD_SendStatus+0x34>
  {
    return errorstate;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	e009      	b.n	8005064 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2100      	movs	r1, #0
 8005056:	4618      	mov	r0, r3
 8005058:	f002 f988 	bl	800736c <SDIO_GetResponse>
 800505c:	4602      	mov	r2, r0
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3710      	adds	r7, #16
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}

0800506c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	2300      	movs	r3, #0
 800507a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	2100      	movs	r1, #0
 8005082:	4618      	mov	r0, r3
 8005084:	f002 f972 	bl	800736c <SDIO_GetResponse>
 8005088:	4603      	mov	r3, r0
 800508a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800508e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005092:	d102      	bne.n	800509a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005094:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005098:	e02f      	b.n	80050fa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800509a:	f107 030c 	add.w	r3, r7, #12
 800509e:	4619      	mov	r1, r3
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f000 f879 	bl	8005198 <SD_FindSCR>
 80050a6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	e023      	b.n	80050fa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d01c      	beq.n	80050f6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c4:	041b      	lsls	r3, r3, #16
 80050c6:	4619      	mov	r1, r3
 80050c8:	4610      	mov	r0, r2
 80050ca:	f002 fa77 	bl	80075bc <SDMMC_CmdAppCommand>
 80050ce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	e00f      	b.n	80050fa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2102      	movs	r1, #2
 80050e0:	4618      	mov	r0, r3
 80050e2:	f002 fab0 	bl	8007646 <SDMMC_CmdBusWidth>
 80050e6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	e003      	b.n	80050fa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80050f2:	2300      	movs	r3, #0
 80050f4:	e001      	b.n	80050fa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80050f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3718      	adds	r7, #24
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b086      	sub	sp, #24
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]
 800510e:	2300      	movs	r3, #0
 8005110:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2100      	movs	r1, #0
 8005118:	4618      	mov	r0, r3
 800511a:	f002 f927 	bl	800736c <SDIO_GetResponse>
 800511e:	4603      	mov	r3, r0
 8005120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005124:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005128:	d102      	bne.n	8005130 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800512a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800512e:	e02f      	b.n	8005190 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005130:	f107 030c 	add.w	r3, r7, #12
 8005134:	4619      	mov	r1, r3
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 f82e 	bl	8005198 <SD_FindSCR>
 800513c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	e023      	b.n	8005190 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d01c      	beq.n	800518c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515a:	041b      	lsls	r3, r3, #16
 800515c:	4619      	mov	r1, r3
 800515e:	4610      	mov	r0, r2
 8005160:	f002 fa2c 	bl	80075bc <SDMMC_CmdAppCommand>
 8005164:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	e00f      	b.n	8005190 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2100      	movs	r1, #0
 8005176:	4618      	mov	r0, r3
 8005178:	f002 fa65 	bl	8007646 <SDMMC_CmdBusWidth>
 800517c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	e003      	b.n	8005190 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005188:	2300      	movs	r3, #0
 800518a:	e001      	b.n	8005190 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800518c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005198:	b590      	push	{r4, r7, lr}
 800519a:	b08f      	sub	sp, #60	@ 0x3c
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80051a2:	f7fd fac5 	bl	8002730 <HAL_GetTick>
 80051a6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80051ac:	2300      	movs	r3, #0
 80051ae:	60bb      	str	r3, [r7, #8]
 80051b0:	2300      	movs	r3, #0
 80051b2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2108      	movs	r1, #8
 80051be:	4618      	mov	r0, r3
 80051c0:	f002 f913 	bl	80073ea <SDMMC_CmdBlockLength>
 80051c4:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80051c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80051cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ce:	e0b9      	b.n	8005344 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d8:	041b      	lsls	r3, r3, #16
 80051da:	4619      	mov	r1, r3
 80051dc:	4610      	mov	r0, r2
 80051de:	f002 f9ed 	bl	80075bc <SDMMC_CmdAppCommand>
 80051e2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80051e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <SD_FindSCR+0x56>
  {
    return errorstate;
 80051ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ec:	e0aa      	b.n	8005344 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80051ee:	f04f 33ff 	mov.w	r3, #4294967295
 80051f2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80051f4:	2308      	movs	r3, #8
 80051f6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80051f8:	2330      	movs	r3, #48	@ 0x30
 80051fa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80051fc:	2302      	movs	r3, #2
 80051fe:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005200:	2300      	movs	r3, #0
 8005202:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005204:	2301      	movs	r3, #1
 8005206:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f107 0210 	add.w	r2, r7, #16
 8005210:	4611      	mov	r1, r2
 8005212:	4618      	mov	r0, r3
 8005214:	f002 f8bd 	bl	8007392 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4618      	mov	r0, r3
 800521e:	f002 fa34 	bl	800768a <SDMMC_CmdSendSCR>
 8005222:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005226:	2b00      	cmp	r3, #0
 8005228:	d02a      	beq.n	8005280 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800522a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522c:	e08a      	b.n	8005344 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005234:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00f      	beq.n	800525c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	f107 0208 	add.w	r2, r7, #8
 8005248:	18d4      	adds	r4, r2, r3
 800524a:	4608      	mov	r0, r1
 800524c:	f002 f81d 	bl	800728a <SDIO_ReadFIFO>
 8005250:	4603      	mov	r3, r0
 8005252:	6023      	str	r3, [r4, #0]
      index++;
 8005254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005256:	3301      	adds	r3, #1
 8005258:	637b      	str	r3, [r7, #52]	@ 0x34
 800525a:	e006      	b.n	800526a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d012      	beq.n	8005290 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800526a:	f7fd fa61 	bl	8002730 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005278:	d102      	bne.n	8005280 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800527a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800527e:	e061      	b.n	8005344 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005286:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0cf      	beq.n	800522e <SD_FindSCR+0x96>
 800528e:	e000      	b.n	8005292 <SD_FindSCR+0xfa>
      break;
 8005290:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005298:	f003 0308 	and.w	r3, r3, #8
 800529c:	2b00      	cmp	r3, #0
 800529e:	d106      	bne.n	80052ae <SD_FindSCR+0x116>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d005      	beq.n	80052ba <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2208      	movs	r2, #8
 80052b4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80052b6:	2308      	movs	r3, #8
 80052b8:	e044      	b.n	8005344 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2202      	movs	r2, #2
 80052ce:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80052d0:	2302      	movs	r3, #2
 80052d2:	e037      	b.n	8005344 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d005      	beq.n	80052ee <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2220      	movs	r2, #32
 80052e8:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80052ea:	2320      	movs	r3, #32
 80052ec:	e02a      	b.n	8005344 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80052f6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	061a      	lsls	r2, r3, #24
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	021b      	lsls	r3, r3, #8
 8005300:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005304:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	0a1b      	lsrs	r3, r3, #8
 800530a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800530e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	0e1b      	lsrs	r3, r3, #24
 8005314:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005318:	601a      	str	r2, [r3, #0]
    scr++;
 800531a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531c:	3304      	adds	r3, #4
 800531e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	061a      	lsls	r2, r3, #24
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800532c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	0a1b      	lsrs	r3, r3, #8
 8005332:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005336:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	0e1b      	lsrs	r3, r3, #24
 800533c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800533e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005340:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	373c      	adds	r7, #60	@ 0x3c
 8005348:	46bd      	mov	sp, r7
 800534a:	bd90      	pop	{r4, r7, pc}

0800534c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005358:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d03f      	beq.n	80053e6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005366:	2300      	movs	r3, #0
 8005368:	617b      	str	r3, [r7, #20]
 800536a:	e033      	b.n	80053d4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f001 ff8a 	bl	800728a <SDIO_ReadFIFO>
 8005376:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	3301      	adds	r3, #1
 8005384:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	3b01      	subs	r3, #1
 800538a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	0a1b      	lsrs	r3, r3, #8
 8005390:	b2da      	uxtb	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	3301      	adds	r3, #1
 800539a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	3b01      	subs	r3, #1
 80053a0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	0c1b      	lsrs	r3, r3, #16
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	701a      	strb	r2, [r3, #0]
      tmp++;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	3301      	adds	r3, #1
 80053b0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	3b01      	subs	r3, #1
 80053b6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	0e1b      	lsrs	r3, r3, #24
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	3301      	adds	r3, #1
 80053c6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	3b01      	subs	r3, #1
 80053cc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	3301      	adds	r3, #1
 80053d2:	617b      	str	r3, [r7, #20]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	2b07      	cmp	r3, #7
 80053d8:	d9c8      	bls.n	800536c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80053e6:	bf00      	nop
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b086      	sub	sp, #24
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005400:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d043      	beq.n	8005490 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005408:	2300      	movs	r3, #0
 800540a:	617b      	str	r3, [r7, #20]
 800540c:	e037      	b.n	800547e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	3301      	adds	r3, #1
 8005418:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	3b01      	subs	r3, #1
 800541e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	021a      	lsls	r2, r3, #8
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	4313      	orrs	r3, r2
 800542a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	3301      	adds	r3, #1
 8005430:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	3b01      	subs	r3, #1
 8005436:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	041a      	lsls	r2, r3, #16
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	4313      	orrs	r3, r2
 8005442:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3301      	adds	r3, #1
 8005448:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	3b01      	subs	r3, #1
 800544e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	061a      	lsls	r2, r3, #24
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	4313      	orrs	r3, r2
 800545a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3301      	adds	r3, #1
 8005460:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	3b01      	subs	r3, #1
 8005466:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f107 0208 	add.w	r2, r7, #8
 8005470:	4611      	mov	r1, r2
 8005472:	4618      	mov	r0, r3
 8005474:	f001 ff16 	bl	80072a4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	3301      	adds	r3, #1
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2b07      	cmp	r3, #7
 8005482:	d9c4      	bls.n	800540e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005490:	bf00      	nop
 8005492:	3718      	adds	r7, #24
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e041      	b.n	800552e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d106      	bne.n	80054c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f7fc fbea 	bl	8001c98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4619      	mov	r1, r3
 80054d6:	4610      	mov	r0, r2
 80054d8:	f000 faf8 	bl	8005acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b082      	sub	sp, #8
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e041      	b.n	80055cc <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554e:	b2db      	uxtb	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d106      	bne.n	8005562 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f839 	bl	80055d4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2202      	movs	r2, #2
 8005566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	3304      	adds	r3, #4
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f000 faa9 	bl	8005acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2201      	movs	r2, #1
 80055ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2201      	movs	r2, #1
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3708      	adds	r7, #8
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055f2:	2300      	movs	r3, #0
 80055f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d109      	bne.n	8005610 <HAL_TIM_OC_Start_IT+0x28>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b01      	cmp	r3, #1
 8005606:	bf14      	ite	ne
 8005608:	2301      	movne	r3, #1
 800560a:	2300      	moveq	r3, #0
 800560c:	b2db      	uxtb	r3, r3
 800560e:	e022      	b.n	8005656 <HAL_TIM_OC_Start_IT+0x6e>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b04      	cmp	r3, #4
 8005614:	d109      	bne.n	800562a <HAL_TIM_OC_Start_IT+0x42>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b01      	cmp	r3, #1
 8005620:	bf14      	ite	ne
 8005622:	2301      	movne	r3, #1
 8005624:	2300      	moveq	r3, #0
 8005626:	b2db      	uxtb	r3, r3
 8005628:	e015      	b.n	8005656 <HAL_TIM_OC_Start_IT+0x6e>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2b08      	cmp	r3, #8
 800562e:	d109      	bne.n	8005644 <HAL_TIM_OC_Start_IT+0x5c>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b01      	cmp	r3, #1
 800563a:	bf14      	ite	ne
 800563c:	2301      	movne	r3, #1
 800563e:	2300      	moveq	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	e008      	b.n	8005656 <HAL_TIM_OC_Start_IT+0x6e>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b01      	cmp	r3, #1
 800564e:	bf14      	ite	ne
 8005650:	2301      	movne	r3, #1
 8005652:	2300      	moveq	r3, #0
 8005654:	b2db      	uxtb	r3, r3
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e0b3      	b.n	80057c6 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d104      	bne.n	800566e <HAL_TIM_OC_Start_IT+0x86>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800566c:	e013      	b.n	8005696 <HAL_TIM_OC_Start_IT+0xae>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b04      	cmp	r3, #4
 8005672:	d104      	bne.n	800567e <HAL_TIM_OC_Start_IT+0x96>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800567c:	e00b      	b.n	8005696 <HAL_TIM_OC_Start_IT+0xae>
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	2b08      	cmp	r3, #8
 8005682:	d104      	bne.n	800568e <HAL_TIM_OC_Start_IT+0xa6>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800568c:	e003      	b.n	8005696 <HAL_TIM_OC_Start_IT+0xae>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2202      	movs	r2, #2
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d841      	bhi.n	8005720 <HAL_TIM_OC_Start_IT+0x138>
 800569c:	a201      	add	r2, pc, #4	@ (adr r2, 80056a4 <HAL_TIM_OC_Start_IT+0xbc>)
 800569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a2:	bf00      	nop
 80056a4:	080056d9 	.word	0x080056d9
 80056a8:	08005721 	.word	0x08005721
 80056ac:	08005721 	.word	0x08005721
 80056b0:	08005721 	.word	0x08005721
 80056b4:	080056eb 	.word	0x080056eb
 80056b8:	08005721 	.word	0x08005721
 80056bc:	08005721 	.word	0x08005721
 80056c0:	08005721 	.word	0x08005721
 80056c4:	080056fd 	.word	0x080056fd
 80056c8:	08005721 	.word	0x08005721
 80056cc:	08005721 	.word	0x08005721
 80056d0:	08005721 	.word	0x08005721
 80056d4:	0800570f 	.word	0x0800570f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f042 0202 	orr.w	r2, r2, #2
 80056e6:	60da      	str	r2, [r3, #12]
      break;
 80056e8:	e01d      	b.n	8005726 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f042 0204 	orr.w	r2, r2, #4
 80056f8:	60da      	str	r2, [r3, #12]
      break;
 80056fa:	e014      	b.n	8005726 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0208 	orr.w	r2, r2, #8
 800570a:	60da      	str	r2, [r3, #12]
      break;
 800570c:	e00b      	b.n	8005726 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f042 0210 	orr.w	r2, r2, #16
 800571c:	60da      	str	r2, [r3, #12]
      break;
 800571e:	e002      	b.n	8005726 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	73fb      	strb	r3, [r7, #15]
      break;
 8005724:	bf00      	nop
  }

  if (status == HAL_OK)
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d14b      	bne.n	80057c4 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2201      	movs	r2, #1
 8005732:	6839      	ldr	r1, [r7, #0]
 8005734:	4618      	mov	r0, r3
 8005736:	f000 fbdb 	bl	8005ef0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a24      	ldr	r2, [pc, #144]	@ (80057d0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d107      	bne.n	8005754 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005752:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a1d      	ldr	r2, [pc, #116]	@ (80057d0 <HAL_TIM_OC_Start_IT+0x1e8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d018      	beq.n	8005790 <HAL_TIM_OC_Start_IT+0x1a8>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005766:	d013      	beq.n	8005790 <HAL_TIM_OC_Start_IT+0x1a8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a19      	ldr	r2, [pc, #100]	@ (80057d4 <HAL_TIM_OC_Start_IT+0x1ec>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d00e      	beq.n	8005790 <HAL_TIM_OC_Start_IT+0x1a8>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a18      	ldr	r2, [pc, #96]	@ (80057d8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d009      	beq.n	8005790 <HAL_TIM_OC_Start_IT+0x1a8>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a16      	ldr	r2, [pc, #88]	@ (80057dc <HAL_TIM_OC_Start_IT+0x1f4>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d004      	beq.n	8005790 <HAL_TIM_OC_Start_IT+0x1a8>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a15      	ldr	r2, [pc, #84]	@ (80057e0 <HAL_TIM_OC_Start_IT+0x1f8>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d111      	bne.n	80057b4 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 0307 	and.w	r3, r3, #7
 800579a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2b06      	cmp	r3, #6
 80057a0:	d010      	beq.n	80057c4 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f042 0201 	orr.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b2:	e007      	b.n	80057c4 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40010000 	.word	0x40010000
 80057d4:	40000400 	.word	0x40000400
 80057d8:	40000800 	.word	0x40000800
 80057dc:	40000c00 	.word	0x40000c00
 80057e0:	40014000 	.word	0x40014000

080057e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68db      	ldr	r3, [r3, #12]
 80057f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01b      	beq.n	8005848 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0202 	mvn.w	r2, #2
 8005818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f92e 	bl	8005a90 <HAL_TIM_IC_CaptureCallback>
 8005834:	e005      	b.n	8005842 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7fb fc70 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 f931 	bl	8005aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b00      	cmp	r3, #0
 8005850:	d020      	beq.n	8005894 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01b      	beq.n	8005894 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0204 	mvn.w	r2, #4
 8005864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2202      	movs	r2, #2
 800586a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	699b      	ldr	r3, [r3, #24]
 8005872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f908 	bl	8005a90 <HAL_TIM_IC_CaptureCallback>
 8005880:	e005      	b.n	800588e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7fb fc4a 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 f90b 	bl	8005aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b00      	cmp	r3, #0
 800589c:	d020      	beq.n	80058e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0308 	and.w	r3, r3, #8
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d01b      	beq.n	80058e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0208 	mvn.w	r2, #8
 80058b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2204      	movs	r2, #4
 80058b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f8e2 	bl	8005a90 <HAL_TIM_IC_CaptureCallback>
 80058cc:	e005      	b.n	80058da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fb fc24 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f8e5 	bl	8005aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f003 0310 	and.w	r3, r3, #16
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d020      	beq.n	800592c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f003 0310 	and.w	r3, r3, #16
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d01b      	beq.n	800592c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0210 	mvn.w	r2, #16
 80058fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2208      	movs	r2, #8
 8005902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	69db      	ldr	r3, [r3, #28]
 800590a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f8bc 	bl	8005a90 <HAL_TIM_IC_CaptureCallback>
 8005918:	e005      	b.n	8005926 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fb fbfe 	bl	800111c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 f8bf 	bl	8005aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00c      	beq.n	8005950 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	d007      	beq.n	8005950 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f06f 0201 	mvn.w	r2, #1
 8005948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f896 	bl	8005a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005956:	2b00      	cmp	r3, #0
 8005958:	d00c      	beq.n	8005974 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	2b00      	cmp	r3, #0
 8005962:	d007      	beq.n	8005974 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800596c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 faed 	bl	8005f4e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800597a:	2b00      	cmp	r3, #0
 800597c:	d00c      	beq.n	8005998 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005984:	2b00      	cmp	r3, #0
 8005986:	d007      	beq.n	8005998 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f890 	bl	8005ab8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f003 0320 	and.w	r3, r3, #32
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00c      	beq.n	80059bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d007      	beq.n	80059bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f06f 0220 	mvn.w	r2, #32
 80059b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fabf 	bl	8005f3a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059bc:	bf00      	nop
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80059de:	2302      	movs	r3, #2
 80059e0:	e048      	b.n	8005a74 <HAL_TIM_OC_ConfigChannel+0xb0>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b0c      	cmp	r3, #12
 80059ee:	d839      	bhi.n	8005a64 <HAL_TIM_OC_ConfigChannel+0xa0>
 80059f0:	a201      	add	r2, pc, #4	@ (adr r2, 80059f8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80059f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f6:	bf00      	nop
 80059f8:	08005a2d 	.word	0x08005a2d
 80059fc:	08005a65 	.word	0x08005a65
 8005a00:	08005a65 	.word	0x08005a65
 8005a04:	08005a65 	.word	0x08005a65
 8005a08:	08005a3b 	.word	0x08005a3b
 8005a0c:	08005a65 	.word	0x08005a65
 8005a10:	08005a65 	.word	0x08005a65
 8005a14:	08005a65 	.word	0x08005a65
 8005a18:	08005a49 	.word	0x08005a49
 8005a1c:	08005a65 	.word	0x08005a65
 8005a20:	08005a65 	.word	0x08005a65
 8005a24:	08005a65 	.word	0x08005a65
 8005a28:	08005a57 	.word	0x08005a57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 f8d0 	bl	8005bd8 <TIM_OC1_SetConfig>
      break;
 8005a38:	e017      	b.n	8005a6a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 f92f 	bl	8005ca4 <TIM_OC2_SetConfig>
      break;
 8005a46:	e010      	b.n	8005a6a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68b9      	ldr	r1, [r7, #8]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 f994 	bl	8005d7c <TIM_OC3_SetConfig>
      break;
 8005a54:	e009      	b.n	8005a6a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68b9      	ldr	r1, [r7, #8]
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 f9f7 	bl	8005e50 <TIM_OC4_SetConfig>
      break;
 8005a62:	e002      	b.n	8005a6a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	75fb      	strb	r3, [r7, #23]
      break;
 8005a68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr

08005a90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aac:	bf00      	nop
 8005aae:	370c      	adds	r7, #12
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a37      	ldr	r2, [pc, #220]	@ (8005bbc <TIM_Base_SetConfig+0xf0>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d00f      	beq.n	8005b04 <TIM_Base_SetConfig+0x38>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aea:	d00b      	beq.n	8005b04 <TIM_Base_SetConfig+0x38>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a34      	ldr	r2, [pc, #208]	@ (8005bc0 <TIM_Base_SetConfig+0xf4>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d007      	beq.n	8005b04 <TIM_Base_SetConfig+0x38>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a33      	ldr	r2, [pc, #204]	@ (8005bc4 <TIM_Base_SetConfig+0xf8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d003      	beq.n	8005b04 <TIM_Base_SetConfig+0x38>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a32      	ldr	r2, [pc, #200]	@ (8005bc8 <TIM_Base_SetConfig+0xfc>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d108      	bne.n	8005b16 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a28      	ldr	r2, [pc, #160]	@ (8005bbc <TIM_Base_SetConfig+0xf0>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d01b      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b24:	d017      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a25      	ldr	r2, [pc, #148]	@ (8005bc0 <TIM_Base_SetConfig+0xf4>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d013      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a24      	ldr	r2, [pc, #144]	@ (8005bc4 <TIM_Base_SetConfig+0xf8>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d00f      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a23      	ldr	r2, [pc, #140]	@ (8005bc8 <TIM_Base_SetConfig+0xfc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d00b      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <TIM_Base_SetConfig+0x100>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d007      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a21      	ldr	r2, [pc, #132]	@ (8005bd0 <TIM_Base_SetConfig+0x104>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d003      	beq.n	8005b56 <TIM_Base_SetConfig+0x8a>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a20      	ldr	r2, [pc, #128]	@ (8005bd4 <TIM_Base_SetConfig+0x108>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d108      	bne.n	8005b68 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	689a      	ldr	r2, [r3, #8]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a0c      	ldr	r2, [pc, #48]	@ (8005bbc <TIM_Base_SetConfig+0xf0>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d103      	bne.n	8005b96 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	691a      	ldr	r2, [r3, #16]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f043 0204 	orr.w	r2, r3, #4
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	68fa      	ldr	r2, [r7, #12]
 8005bac:	601a      	str	r2, [r3, #0]
}
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40010000 	.word	0x40010000
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40014000 	.word	0x40014000
 8005bd0:	40014400 	.word	0x40014400
 8005bd4:	40014800 	.word	0x40014800

08005bd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b087      	sub	sp, #28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	f023 0201 	bic.w	r2, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f023 0303 	bic.w	r3, r3, #3
 8005c0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f023 0302 	bic.w	r3, r3, #2
 8005c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8005ca0 <TIM_OC1_SetConfig+0xc8>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d10c      	bne.n	8005c4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	f023 0308 	bic.w	r3, r3, #8
 8005c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	f023 0304 	bic.w	r3, r3, #4
 8005c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a13      	ldr	r2, [pc, #76]	@ (8005ca0 <TIM_OC1_SetConfig+0xc8>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d111      	bne.n	8005c7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	697a      	ldr	r2, [r7, #20]
 8005c92:	621a      	str	r2, [r3, #32]
}
 8005c94:	bf00      	nop
 8005c96:	371c      	adds	r7, #28
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	40010000 	.word	0x40010000

08005ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b087      	sub	sp, #28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	f023 0210 	bic.w	r2, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	021b      	lsls	r3, r3, #8
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f023 0320 	bic.w	r3, r3, #32
 8005cee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8005d78 <TIM_OC2_SetConfig+0xd4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d10d      	bne.n	8005d20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	011b      	lsls	r3, r3, #4
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a15      	ldr	r2, [pc, #84]	@ (8005d78 <TIM_OC2_SetConfig+0xd4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d113      	bne.n	8005d50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40010000 	.word	0x40010000

08005d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	021b      	lsls	r3, r3, #8
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8005e4c <TIM_OC3_SetConfig+0xd0>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d10d      	bne.n	8005df6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a14      	ldr	r2, [pc, #80]	@ (8005e4c <TIM_OC3_SetConfig+0xd0>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d113      	bne.n	8005e26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	621a      	str	r2, [r3, #32]
}
 8005e40:	bf00      	nop
 8005e42:	371c      	adds	r7, #28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	40010000 	.word	0x40010000

08005e50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a1b      	ldr	r3, [r3, #32]
 8005e64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	021b      	lsls	r3, r3, #8
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	031b      	lsls	r3, r3, #12
 8005ea2:	693a      	ldr	r2, [r7, #16]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a10      	ldr	r2, [pc, #64]	@ (8005eec <TIM_OC4_SetConfig+0x9c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d109      	bne.n	8005ec4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	019b      	lsls	r3, r3, #6
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	621a      	str	r2, [r3, #32]
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	40010000 	.word	0x40010000

08005ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b087      	sub	sp, #28
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f003 031f 	and.w	r3, r3, #31
 8005f02:	2201      	movs	r2, #1
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a1a      	ldr	r2, [r3, #32]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	43db      	mvns	r3, r3
 8005f12:	401a      	ands	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a1a      	ldr	r2, [r3, #32]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	fa01 f303 	lsl.w	r3, r1, r3
 8005f28:	431a      	orrs	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
}
 8005f2e:	bf00      	nop
 8005f30:	371c      	adds	r7, #28
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b083      	sub	sp, #12
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f42:	bf00      	nop
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr

08005f4e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	b083      	sub	sp, #12
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f56:	bf00      	nop
 8005f58:	370c      	adds	r7, #12
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f62:	b580      	push	{r7, lr}
 8005f64:	b082      	sub	sp, #8
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e042      	b.n	8005ffa <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d106      	bne.n	8005f8e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7fb fead 	bl	8001ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2224      	movs	r2, #36	@ 0x24
 8005f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fa4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fed0 	bl	8006d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	691a      	ldr	r2, [r3, #16]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fda:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b08a      	sub	sp, #40	@ 0x28
 8006006:	af02      	add	r7, sp, #8
 8006008:	60f8      	str	r0, [r7, #12]
 800600a:	60b9      	str	r1, [r7, #8]
 800600c:	603b      	str	r3, [r7, #0]
 800600e:	4613      	mov	r3, r2
 8006010:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b20      	cmp	r3, #32
 8006020:	d175      	bne.n	800610e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d002      	beq.n	800602e <HAL_UART_Transmit+0x2c>
 8006028:	88fb      	ldrh	r3, [r7, #6]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d101      	bne.n	8006032 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	e06e      	b.n	8006110 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2221      	movs	r2, #33	@ 0x21
 800603c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006040:	f7fc fb76 	bl	8002730 <HAL_GetTick>
 8006044:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	88fa      	ldrh	r2, [r7, #6]
 800604a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	88fa      	ldrh	r2, [r7, #6]
 8006050:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800605a:	d108      	bne.n	800606e <HAL_UART_Transmit+0x6c>
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d104      	bne.n	800606e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006064:	2300      	movs	r3, #0
 8006066:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	61bb      	str	r3, [r7, #24]
 800606c:	e003      	b.n	8006076 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006072:	2300      	movs	r3, #0
 8006074:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006076:	e02e      	b.n	80060d6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	9300      	str	r3, [sp, #0]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	2200      	movs	r2, #0
 8006080:	2180      	movs	r1, #128	@ 0x80
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f000 fc47 	bl	8006916 <UART_WaitOnFlagUntilTimeout>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d005      	beq.n	800609a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e03a      	b.n	8006110 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d10b      	bne.n	80060b8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	881b      	ldrh	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060ae:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	3302      	adds	r3, #2
 80060b4:	61bb      	str	r3, [r7, #24]
 80060b6:	e007      	b.n	80060c8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060b8:	69fb      	ldr	r3, [r7, #28]
 80060ba:	781a      	ldrb	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	3301      	adds	r3, #1
 80060c6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1cb      	bne.n	8006078 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	2200      	movs	r2, #0
 80060e8:	2140      	movs	r1, #64	@ 0x40
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 fc13 	bl	8006916 <UART_WaitOnFlagUntilTimeout>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d005      	beq.n	8006102 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2220      	movs	r2, #32
 80060fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e006      	b.n	8006110 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2220      	movs	r2, #32
 8006106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e000      	b.n	8006110 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800610e:	2302      	movs	r3, #2
  }
}
 8006110:	4618      	mov	r0, r3
 8006112:	3720      	adds	r7, #32
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08c      	sub	sp, #48	@ 0x30
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	4613      	mov	r3, r2
 8006124:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b20      	cmp	r3, #32
 8006130:	d162      	bne.n	80061f8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d002      	beq.n	800613e <HAL_UART_Transmit_DMA+0x26>
 8006138:	88fb      	ldrh	r3, [r7, #6]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e05b      	b.n	80061fa <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	88fa      	ldrh	r2, [r7, #6]
 800614c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	88fa      	ldrh	r2, [r7, #6]
 8006152:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2221      	movs	r2, #33	@ 0x21
 800615e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006166:	4a27      	ldr	r2, [pc, #156]	@ (8006204 <HAL_UART_Transmit_DMA+0xec>)
 8006168:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616e:	4a26      	ldr	r2, [pc, #152]	@ (8006208 <HAL_UART_Transmit_DMA+0xf0>)
 8006170:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006176:	4a25      	ldr	r2, [pc, #148]	@ (800620c <HAL_UART_Transmit_DMA+0xf4>)
 8006178:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617e:	2200      	movs	r2, #0
 8006180:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006182:	f107 0308 	add.w	r3, r7, #8
 8006186:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800618c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800618e:	6819      	ldr	r1, [r3, #0]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3304      	adds	r3, #4
 8006196:	461a      	mov	r2, r3
 8006198:	88fb      	ldrh	r3, [r7, #6]
 800619a:	f7fc fcb9 	bl	8002b10 <HAL_DMA_Start_IT>
 800619e:	4603      	mov	r3, r0
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d008      	beq.n	80061b6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2210      	movs	r2, #16
 80061a8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e021      	b.n	80061fa <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80061be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	3314      	adds	r3, #20
 80061c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	e853 3f00 	ldrex	r3, [r3]
 80061ce:	617b      	str	r3, [r7, #20]
   return(result);
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	3314      	adds	r3, #20
 80061de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80061e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e4:	6a39      	ldr	r1, [r7, #32]
 80061e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061e8:	e841 2300 	strex	r3, r2, [r1]
 80061ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e5      	bne.n	80061c0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80061f4:	2300      	movs	r3, #0
 80061f6:	e000      	b.n	80061fa <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80061f8:	2302      	movs	r3, #2
  }
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3730      	adds	r7, #48	@ 0x30
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	080067cd 	.word	0x080067cd
 8006208:	08006867 	.word	0x08006867
 800620c:	08006883 	.word	0x08006883

08006210 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b0ba      	sub	sp, #232	@ 0xe8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006236:	2300      	movs	r3, #0
 8006238:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800623c:	2300      	movs	r3, #0
 800623e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006246:	f003 030f 	and.w	r3, r3, #15
 800624a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800624e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10f      	bne.n	8006276 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800625a:	f003 0320 	and.w	r3, r3, #32
 800625e:	2b00      	cmp	r3, #0
 8006260:	d009      	beq.n	8006276 <HAL_UART_IRQHandler+0x66>
 8006262:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006266:	f003 0320 	and.w	r3, r3, #32
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 fcae 	bl	8006bd0 <UART_Receive_IT>
      return;
 8006274:	e273      	b.n	800675e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006276:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800627a:	2b00      	cmp	r3, #0
 800627c:	f000 80de 	beq.w	800643c <HAL_UART_IRQHandler+0x22c>
 8006280:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b00      	cmp	r3, #0
 800628a:	d106      	bne.n	800629a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800628c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006290:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 80d1 	beq.w	800643c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800629a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00b      	beq.n	80062be <HAL_UART_IRQHandler+0xae>
 80062a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d005      	beq.n	80062be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062b6:	f043 0201 	orr.w	r2, r3, #1
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062c2:	f003 0304 	and.w	r3, r3, #4
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00b      	beq.n	80062e2 <HAL_UART_IRQHandler+0xd2>
 80062ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d005      	beq.n	80062e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062da:	f043 0202 	orr.w	r2, r3, #2
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062e6:	f003 0302 	and.w	r3, r3, #2
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00b      	beq.n	8006306 <HAL_UART_IRQHandler+0xf6>
 80062ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d005      	beq.n	8006306 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062fe:	f043 0204 	orr.w	r2, r3, #4
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800630a:	f003 0308 	and.w	r3, r3, #8
 800630e:	2b00      	cmp	r3, #0
 8006310:	d011      	beq.n	8006336 <HAL_UART_IRQHandler+0x126>
 8006312:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006316:	f003 0320 	and.w	r3, r3, #32
 800631a:	2b00      	cmp	r3, #0
 800631c:	d105      	bne.n	800632a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800631e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d005      	beq.n	8006336 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800632e:	f043 0208 	orr.w	r2, r3, #8
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	2b00      	cmp	r3, #0
 800633c:	f000 820a 	beq.w	8006754 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006340:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006344:	f003 0320 	and.w	r3, r3, #32
 8006348:	2b00      	cmp	r3, #0
 800634a:	d008      	beq.n	800635e <HAL_UART_IRQHandler+0x14e>
 800634c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006350:	f003 0320 	and.w	r3, r3, #32
 8006354:	2b00      	cmp	r3, #0
 8006356:	d002      	beq.n	800635e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 fc39 	bl	8006bd0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006368:	2b40      	cmp	r3, #64	@ 0x40
 800636a:	bf0c      	ite	eq
 800636c:	2301      	moveq	r3, #1
 800636e:	2300      	movne	r3, #0
 8006370:	b2db      	uxtb	r3, r3
 8006372:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800637a:	f003 0308 	and.w	r3, r3, #8
 800637e:	2b00      	cmp	r3, #0
 8006380:	d103      	bne.n	800638a <HAL_UART_IRQHandler+0x17a>
 8006382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006386:	2b00      	cmp	r3, #0
 8006388:	d04f      	beq.n	800642a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f000 fb44 	bl	8006a18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800639a:	2b40      	cmp	r3, #64	@ 0x40
 800639c:	d141      	bne.n	8006422 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3314      	adds	r3, #20
 80063a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80063b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80063b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3314      	adds	r3, #20
 80063c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80063ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80063ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80063d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80063da:	e841 2300 	strex	r3, r2, [r1]
 80063de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80063e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1d9      	bne.n	800639e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d013      	beq.n	800641a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063f6:	4a8a      	ldr	r2, [pc, #552]	@ (8006620 <HAL_UART_IRQHandler+0x410>)
 80063f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fc fc4e 	bl	8002ca0 <HAL_DMA_Abort_IT>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d016      	beq.n	8006438 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800640e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006414:	4610      	mov	r0, r2
 8006416:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006418:	e00e      	b.n	8006438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f9c0 	bl	80067a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006420:	e00a      	b.n	8006438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f9bc 	bl	80067a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006428:	e006      	b.n	8006438 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f9b8 	bl	80067a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006436:	e18d      	b.n	8006754 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006438:	bf00      	nop
    return;
 800643a:	e18b      	b.n	8006754 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006440:	2b01      	cmp	r3, #1
 8006442:	f040 8167 	bne.w	8006714 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800644a:	f003 0310 	and.w	r3, r3, #16
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 8160 	beq.w	8006714 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006458:	f003 0310 	and.w	r3, r3, #16
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 8159 	beq.w	8006714 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006462:	2300      	movs	r3, #0
 8006464:	60bb      	str	r3, [r7, #8]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	60bb      	str	r3, [r7, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	60bb      	str	r3, [r7, #8]
 8006476:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006482:	2b40      	cmp	r3, #64	@ 0x40
 8006484:	f040 80ce 	bne.w	8006624 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006494:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006498:	2b00      	cmp	r3, #0
 800649a:	f000 80a9 	beq.w	80065f0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064a6:	429a      	cmp	r2, r3
 80064a8:	f080 80a2 	bcs.w	80065f0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064be:	f000 8088 	beq.w	80065d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	330c      	adds	r3, #12
 80064c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064d0:	e853 3f00 	ldrex	r3, [r3]
 80064d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80064d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80064dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	330c      	adds	r3, #12
 80064ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80064ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80064f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80064fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80064fe:	e841 2300 	strex	r3, r2, [r1]
 8006502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800650a:	2b00      	cmp	r3, #0
 800650c:	d1d9      	bne.n	80064c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	3314      	adds	r3, #20
 8006514:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006516:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006518:	e853 3f00 	ldrex	r3, [r3]
 800651c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800651e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006520:	f023 0301 	bic.w	r3, r3, #1
 8006524:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	3314      	adds	r3, #20
 800652e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006532:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006536:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006538:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800653a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800653e:	e841 2300 	strex	r3, r2, [r1]
 8006542:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006544:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1e1      	bne.n	800650e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3314      	adds	r3, #20
 8006550:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006552:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006554:	e853 3f00 	ldrex	r3, [r3]
 8006558:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800655a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800655c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	3314      	adds	r3, #20
 800656a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800656e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006570:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006572:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006574:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006576:	e841 2300 	strex	r3, r2, [r1]
 800657a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800657c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1e3      	bne.n	800654a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2220      	movs	r2, #32
 8006586:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	330c      	adds	r3, #12
 8006596:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065a2:	f023 0310 	bic.w	r3, r3, #16
 80065a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	330c      	adds	r3, #12
 80065b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80065b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80065b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065bc:	e841 2300 	strex	r3, r2, [r1]
 80065c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1e3      	bne.n	8006590 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7fc faf7 	bl	8002bc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2202      	movs	r2, #2
 80065d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	4619      	mov	r1, r3
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 f8e3 	bl	80067b4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80065ee:	e0b3      	b.n	8006758 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065f8:	429a      	cmp	r2, r3
 80065fa:	f040 80ad 	bne.w	8006758 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006602:	69db      	ldr	r3, [r3, #28]
 8006604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006608:	f040 80a6 	bne.w	8006758 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2202      	movs	r2, #2
 8006610:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006616:	4619      	mov	r1, r3
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 f8cb 	bl	80067b4 <HAL_UARTEx_RxEventCallback>
      return;
 800661e:	e09b      	b.n	8006758 <HAL_UART_IRQHandler+0x548>
 8006620:	08006adf 	.word	0x08006adf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800662c:	b29b      	uxth	r3, r3
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 808e 	beq.w	800675c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006640:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 8089 	beq.w	800675c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	330c      	adds	r3, #12
 8006650:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006654:	e853 3f00 	ldrex	r3, [r3]
 8006658:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800665a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800665c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006660:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	330c      	adds	r3, #12
 800666a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800666e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006670:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006672:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006674:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006676:	e841 2300 	strex	r3, r2, [r1]
 800667a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800667c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e3      	bne.n	800664a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	3314      	adds	r3, #20
 8006688:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	e853 3f00 	ldrex	r3, [r3]
 8006690:	623b      	str	r3, [r7, #32]
   return(result);
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	f023 0301 	bic.w	r3, r3, #1
 8006698:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3314      	adds	r3, #20
 80066a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80066a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80066a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066ae:	e841 2300 	strex	r3, r2, [r1]
 80066b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1e3      	bne.n	8006682 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2220      	movs	r2, #32
 80066be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	330c      	adds	r3, #12
 80066ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0310 	bic.w	r3, r3, #16
 80066de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	330c      	adds	r3, #12
 80066e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80066ec:	61fa      	str	r2, [r7, #28]
 80066ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f0:	69b9      	ldr	r1, [r7, #24]
 80066f2:	69fa      	ldr	r2, [r7, #28]
 80066f4:	e841 2300 	strex	r3, r2, [r1]
 80066f8:	617b      	str	r3, [r7, #20]
   return(result);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1e3      	bne.n	80066c8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006706:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800670a:	4619      	mov	r1, r3
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 f851 	bl	80067b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006712:	e023      	b.n	800675c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800671c:	2b00      	cmp	r3, #0
 800671e:	d009      	beq.n	8006734 <HAL_UART_IRQHandler+0x524>
 8006720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006728:	2b00      	cmp	r3, #0
 800672a:	d003      	beq.n	8006734 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f000 f9e7 	bl	8006b00 <UART_Transmit_IT>
    return;
 8006732:	e014      	b.n	800675e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00e      	beq.n	800675e <HAL_UART_IRQHandler+0x54e>
 8006740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006748:	2b00      	cmp	r3, #0
 800674a:	d008      	beq.n	800675e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fa27 	bl	8006ba0 <UART_EndTransmit_IT>
    return;
 8006752:	e004      	b.n	800675e <HAL_UART_IRQHandler+0x54e>
    return;
 8006754:	bf00      	nop
 8006756:	e002      	b.n	800675e <HAL_UART_IRQHandler+0x54e>
      return;
 8006758:	bf00      	nop
 800675a:	e000      	b.n	800675e <HAL_UART_IRQHandler+0x54e>
      return;
 800675c:	bf00      	nop
  }
}
 800675e:	37e8      	adds	r7, #232	@ 0xe8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}

08006764 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b090      	sub	sp, #64	@ 0x40
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d137      	bne.n	8006858 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80067e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067ea:	2200      	movs	r2, #0
 80067ec:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80067ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3314      	adds	r3, #20
 80067f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f8:	e853 3f00 	ldrex	r3, [r3]
 80067fc:	623b      	str	r3, [r7, #32]
   return(result);
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006804:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3314      	adds	r3, #20
 800680c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800680e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006810:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006814:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006816:	e841 2300 	strex	r3, r2, [r1]
 800681a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800681c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1e5      	bne.n	80067ee <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006822:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	330c      	adds	r3, #12
 8006828:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	e853 3f00 	ldrex	r3, [r3]
 8006830:	60fb      	str	r3, [r7, #12]
   return(result);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006838:	637b      	str	r3, [r7, #52]	@ 0x34
 800683a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	330c      	adds	r3, #12
 8006840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006842:	61fa      	str	r2, [r7, #28]
 8006844:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	69b9      	ldr	r1, [r7, #24]
 8006848:	69fa      	ldr	r2, [r7, #28]
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	617b      	str	r3, [r7, #20]
   return(result);
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e5      	bne.n	8006822 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006856:	e002      	b.n	800685e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006858:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800685a:	f7ff ff83 	bl	8006764 <HAL_UART_TxCpltCallback>
}
 800685e:	bf00      	nop
 8006860:	3740      	adds	r7, #64	@ 0x40
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b084      	sub	sp, #16
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006872:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f7ff ff7f 	bl	8006778 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800687a:	bf00      	nop
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b084      	sub	sp, #16
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800688a:	2300      	movs	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006892:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800689e:	2b80      	cmp	r3, #128	@ 0x80
 80068a0:	bf0c      	ite	eq
 80068a2:	2301      	moveq	r3, #1
 80068a4:	2300      	movne	r3, #0
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b21      	cmp	r3, #33	@ 0x21
 80068b4:	d108      	bne.n	80068c8 <UART_DMAError+0x46>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2200      	movs	r2, #0
 80068c0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80068c2:	68b8      	ldr	r0, [r7, #8]
 80068c4:	f000 f880 	bl	80069c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d2:	2b40      	cmp	r3, #64	@ 0x40
 80068d4:	bf0c      	ite	eq
 80068d6:	2301      	moveq	r3, #1
 80068d8:	2300      	movne	r3, #0
 80068da:	b2db      	uxtb	r3, r3
 80068dc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b22      	cmp	r3, #34	@ 0x22
 80068e8:	d108      	bne.n	80068fc <UART_DMAError+0x7a>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d005      	beq.n	80068fc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	2200      	movs	r2, #0
 80068f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80068f6:	68b8      	ldr	r0, [r7, #8]
 80068f8:	f000 f88e 	bl	8006a18 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006900:	f043 0210 	orr.w	r2, r3, #16
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006908:	68b8      	ldr	r0, [r7, #8]
 800690a:	f7ff ff49 	bl	80067a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800690e:	bf00      	nop
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006916:	b580      	push	{r7, lr}
 8006918:	b086      	sub	sp, #24
 800691a:	af00      	add	r7, sp, #0
 800691c:	60f8      	str	r0, [r7, #12]
 800691e:	60b9      	str	r1, [r7, #8]
 8006920:	603b      	str	r3, [r7, #0]
 8006922:	4613      	mov	r3, r2
 8006924:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006926:	e03b      	b.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692e:	d037      	beq.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006930:	f7fb fefe 	bl	8002730 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	6a3a      	ldr	r2, [r7, #32]
 800693c:	429a      	cmp	r2, r3
 800693e:	d302      	bcc.n	8006946 <UART_WaitOnFlagUntilTimeout+0x30>
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d101      	bne.n	800694a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006946:	2303      	movs	r3, #3
 8006948:	e03a      	b.n	80069c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	f003 0304 	and.w	r3, r3, #4
 8006954:	2b00      	cmp	r3, #0
 8006956:	d023      	beq.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2b80      	cmp	r3, #128	@ 0x80
 800695c:	d020      	beq.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	2b40      	cmp	r3, #64	@ 0x40
 8006962:	d01d      	beq.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b08      	cmp	r3, #8
 8006970:	d116      	bne.n	80069a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006972:	2300      	movs	r3, #0
 8006974:	617b      	str	r3, [r7, #20]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	617b      	str	r3, [r7, #20]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 f845 	bl	8006a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2208      	movs	r2, #8
 8006992:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e00f      	b.n	80069c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	4013      	ands	r3, r2
 80069aa:	68ba      	ldr	r2, [r7, #8]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	bf0c      	ite	eq
 80069b0:	2301      	moveq	r3, #1
 80069b2:	2300      	movne	r3, #0
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	461a      	mov	r2, r3
 80069b8:	79fb      	ldrb	r3, [r7, #7]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d0b4      	beq.n	8006928 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3718      	adds	r7, #24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b089      	sub	sp, #36	@ 0x24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	330c      	adds	r3, #12
 80069d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	e853 3f00 	ldrex	r3, [r3]
 80069de:	60bb      	str	r3, [r7, #8]
   return(result);
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80069e6:	61fb      	str	r3, [r7, #28]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	330c      	adds	r3, #12
 80069ee:	69fa      	ldr	r2, [r7, #28]
 80069f0:	61ba      	str	r2, [r7, #24]
 80069f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f4:	6979      	ldr	r1, [r7, #20]
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	e841 2300 	strex	r3, r2, [r1]
 80069fc:	613b      	str	r3, [r7, #16]
   return(result);
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1e5      	bne.n	80069d0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2220      	movs	r2, #32
 8006a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006a0c:	bf00      	nop
 8006a0e:	3724      	adds	r7, #36	@ 0x24
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b095      	sub	sp, #84	@ 0x54
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	330c      	adds	r3, #12
 8006a26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2a:	e853 3f00 	ldrex	r3, [r3]
 8006a2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	330c      	adds	r3, #12
 8006a3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a40:	643a      	str	r2, [r7, #64]	@ 0x40
 8006a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a48:	e841 2300 	strex	r3, r2, [r1]
 8006a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1e5      	bne.n	8006a20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	3314      	adds	r3, #20
 8006a5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	e853 3f00 	ldrex	r3, [r3]
 8006a62:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	f023 0301 	bic.w	r3, r3, #1
 8006a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	3314      	adds	r3, #20
 8006a72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a7c:	e841 2300 	strex	r3, r2, [r1]
 8006a80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1e5      	bne.n	8006a54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d119      	bne.n	8006ac4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	330c      	adds	r3, #12
 8006a96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	e853 3f00 	ldrex	r3, [r3]
 8006a9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f023 0310 	bic.w	r3, r3, #16
 8006aa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	330c      	adds	r3, #12
 8006aae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ab0:	61ba      	str	r2, [r7, #24]
 8006ab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	6979      	ldr	r1, [r7, #20]
 8006ab6:	69ba      	ldr	r2, [r7, #24]
 8006ab8:	e841 2300 	strex	r3, r2, [r1]
 8006abc:	613b      	str	r3, [r7, #16]
   return(result);
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1e5      	bne.n	8006a90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ad2:	bf00      	nop
 8006ad4:	3754      	adds	r7, #84	@ 0x54
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006af2:	68f8      	ldr	r0, [r7, #12]
 8006af4:	f7ff fe54 	bl	80067a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006af8:	bf00      	nop
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	2b21      	cmp	r3, #33	@ 0x21
 8006b12:	d13e      	bne.n	8006b92 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b1c:	d114      	bne.n	8006b48 <UART_Transmit_IT+0x48>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d110      	bne.n	8006b48 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	461a      	mov	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b3a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a1b      	ldr	r3, [r3, #32]
 8006b40:	1c9a      	adds	r2, r3, #2
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	621a      	str	r2, [r3, #32]
 8006b46:	e008      	b.n	8006b5a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	1c59      	adds	r1, r3, #1
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6211      	str	r1, [r2, #32]
 8006b52:	781a      	ldrb	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	3b01      	subs	r3, #1
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	4619      	mov	r1, r3
 8006b68:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d10f      	bne.n	8006b8e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68da      	ldr	r2, [r3, #12]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b7c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68da      	ldr	r2, [r3, #12]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b8c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e000      	b.n	8006b94 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b92:	2302      	movs	r3, #2
  }
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3714      	adds	r7, #20
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68da      	ldr	r2, [r3, #12]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bb6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2220      	movs	r2, #32
 8006bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f7ff fdcf 	bl	8006764 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b08c      	sub	sp, #48	@ 0x30
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006bd8:	2300      	movs	r3, #0
 8006bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b22      	cmp	r3, #34	@ 0x22
 8006bea:	f040 80aa 	bne.w	8006d42 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bf6:	d115      	bne.n	8006c24 <UART_Receive_IT+0x54>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d111      	bne.n	8006c24 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c04:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c1c:	1c9a      	adds	r2, r3, #2
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	629a      	str	r2, [r3, #40]	@ 0x28
 8006c22:	e024      	b.n	8006c6e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c32:	d007      	beq.n	8006c44 <UART_Receive_IT+0x74>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10a      	bne.n	8006c52 <UART_Receive_IT+0x82>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d106      	bne.n	8006c52 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4e:	701a      	strb	r2, [r3, #0]
 8006c50:	e008      	b.n	8006c64 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c62:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d15d      	bne.n	8006d3e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68da      	ldr	r2, [r3, #12]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 0220 	bic.w	r2, r2, #32
 8006c90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ca0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	695a      	ldr	r2, [r3, #20]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0201 	bic.w	r2, r2, #1
 8006cb0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d135      	bne.n	8006d34 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	330c      	adds	r3, #12
 8006cd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	f023 0310 	bic.w	r3, r3, #16
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	330c      	adds	r3, #12
 8006cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cee:	623a      	str	r2, [r7, #32]
 8006cf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf2:	69f9      	ldr	r1, [r7, #28]
 8006cf4:	6a3a      	ldr	r2, [r7, #32]
 8006cf6:	e841 2300 	strex	r3, r2, [r1]
 8006cfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1e5      	bne.n	8006cce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0310 	and.w	r3, r3, #16
 8006d0c:	2b10      	cmp	r3, #16
 8006d0e:	d10a      	bne.n	8006d26 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	60fb      	str	r3, [r7, #12]
 8006d24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f7ff fd41 	bl	80067b4 <HAL_UARTEx_RxEventCallback>
 8006d32:	e002      	b.n	8006d3a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	f7ff fd29 	bl	800678c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	e002      	b.n	8006d44 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	e000      	b.n	8006d44 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006d42:	2302      	movs	r3, #2
  }
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3730      	adds	r7, #48	@ 0x30
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d50:	b0c0      	sub	sp, #256	@ 0x100
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d68:	68d9      	ldr	r1, [r3, #12]
 8006d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	ea40 0301 	orr.w	r3, r0, r1
 8006d74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	431a      	orrs	r2, r3
 8006d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006da4:	f021 010c 	bic.w	r1, r1, #12
 8006da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006db2:	430b      	orrs	r3, r1
 8006db4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dc6:	6999      	ldr	r1, [r3, #24]
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	ea40 0301 	orr.w	r3, r0, r1
 8006dd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	4b8f      	ldr	r3, [pc, #572]	@ (8007018 <UART_SetConfig+0x2cc>)
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d005      	beq.n	8006dec <UART_SetConfig+0xa0>
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	4b8d      	ldr	r3, [pc, #564]	@ (800701c <UART_SetConfig+0x2d0>)
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d104      	bne.n	8006df6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006dec:	f7fd f954 	bl	8004098 <HAL_RCC_GetPCLK2Freq>
 8006df0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006df4:	e003      	b.n	8006dfe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006df6:	f7fd f93b 	bl	8004070 <HAL_RCC_GetPCLK1Freq>
 8006dfa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e08:	f040 810c 	bne.w	8007024 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e10:	2200      	movs	r2, #0
 8006e12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006e16:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006e1a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006e1e:	4622      	mov	r2, r4
 8006e20:	462b      	mov	r3, r5
 8006e22:	1891      	adds	r1, r2, r2
 8006e24:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006e26:	415b      	adcs	r3, r3
 8006e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006e2e:	4621      	mov	r1, r4
 8006e30:	eb12 0801 	adds.w	r8, r2, r1
 8006e34:	4629      	mov	r1, r5
 8006e36:	eb43 0901 	adc.w	r9, r3, r1
 8006e3a:	f04f 0200 	mov.w	r2, #0
 8006e3e:	f04f 0300 	mov.w	r3, #0
 8006e42:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e46:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e4a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e4e:	4690      	mov	r8, r2
 8006e50:	4699      	mov	r9, r3
 8006e52:	4623      	mov	r3, r4
 8006e54:	eb18 0303 	adds.w	r3, r8, r3
 8006e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e5c:	462b      	mov	r3, r5
 8006e5e:	eb49 0303 	adc.w	r3, r9, r3
 8006e62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e72:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006e76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	18db      	adds	r3, r3, r3
 8006e7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e80:	4613      	mov	r3, r2
 8006e82:	eb42 0303 	adc.w	r3, r2, r3
 8006e86:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e88:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006e8c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006e90:	f7f9 fe92 	bl	8000bb8 <__aeabi_uldivmod>
 8006e94:	4602      	mov	r2, r0
 8006e96:	460b      	mov	r3, r1
 8006e98:	4b61      	ldr	r3, [pc, #388]	@ (8007020 <UART_SetConfig+0x2d4>)
 8006e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e9e:	095b      	lsrs	r3, r3, #5
 8006ea0:	011c      	lsls	r4, r3, #4
 8006ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006eac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006eb0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	1891      	adds	r1, r2, r2
 8006eba:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006ebc:	415b      	adcs	r3, r3
 8006ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ec0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006ec4:	4641      	mov	r1, r8
 8006ec6:	eb12 0a01 	adds.w	sl, r2, r1
 8006eca:	4649      	mov	r1, r9
 8006ecc:	eb43 0b01 	adc.w	fp, r3, r1
 8006ed0:	f04f 0200 	mov.w	r2, #0
 8006ed4:	f04f 0300 	mov.w	r3, #0
 8006ed8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006edc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ee0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ee4:	4692      	mov	sl, r2
 8006ee6:	469b      	mov	fp, r3
 8006ee8:	4643      	mov	r3, r8
 8006eea:	eb1a 0303 	adds.w	r3, sl, r3
 8006eee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ef2:	464b      	mov	r3, r9
 8006ef4:	eb4b 0303 	adc.w	r3, fp, r3
 8006ef8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006f0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f10:	460b      	mov	r3, r1
 8006f12:	18db      	adds	r3, r3, r3
 8006f14:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f16:	4613      	mov	r3, r2
 8006f18:	eb42 0303 	adc.w	r3, r2, r3
 8006f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006f22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006f26:	f7f9 fe47 	bl	8000bb8 <__aeabi_uldivmod>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4611      	mov	r1, r2
 8006f30:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <UART_SetConfig+0x2d4>)
 8006f32:	fba3 2301 	umull	r2, r3, r3, r1
 8006f36:	095b      	lsrs	r3, r3, #5
 8006f38:	2264      	movs	r2, #100	@ 0x64
 8006f3a:	fb02 f303 	mul.w	r3, r2, r3
 8006f3e:	1acb      	subs	r3, r1, r3
 8006f40:	00db      	lsls	r3, r3, #3
 8006f42:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006f46:	4b36      	ldr	r3, [pc, #216]	@ (8007020 <UART_SetConfig+0x2d4>)
 8006f48:	fba3 2302 	umull	r2, r3, r3, r2
 8006f4c:	095b      	lsrs	r3, r3, #5
 8006f4e:	005b      	lsls	r3, r3, #1
 8006f50:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006f54:	441c      	add	r4, r3
 8006f56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f60:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006f64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006f68:	4642      	mov	r2, r8
 8006f6a:	464b      	mov	r3, r9
 8006f6c:	1891      	adds	r1, r2, r2
 8006f6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f70:	415b      	adcs	r3, r3
 8006f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006f78:	4641      	mov	r1, r8
 8006f7a:	1851      	adds	r1, r2, r1
 8006f7c:	6339      	str	r1, [r7, #48]	@ 0x30
 8006f7e:	4649      	mov	r1, r9
 8006f80:	414b      	adcs	r3, r1
 8006f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f84:	f04f 0200 	mov.w	r2, #0
 8006f88:	f04f 0300 	mov.w	r3, #0
 8006f8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006f90:	4659      	mov	r1, fp
 8006f92:	00cb      	lsls	r3, r1, #3
 8006f94:	4651      	mov	r1, sl
 8006f96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f9a:	4651      	mov	r1, sl
 8006f9c:	00ca      	lsls	r2, r1, #3
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	4642      	mov	r2, r8
 8006fa6:	189b      	adds	r3, r3, r2
 8006fa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006fac:	464b      	mov	r3, r9
 8006fae:	460a      	mov	r2, r1
 8006fb0:	eb42 0303 	adc.w	r3, r2, r3
 8006fb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fc4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006fc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006fcc:	460b      	mov	r3, r1
 8006fce:	18db      	adds	r3, r3, r3
 8006fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	eb42 0303 	adc.w	r3, r2, r3
 8006fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fde:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006fe2:	f7f9 fde9 	bl	8000bb8 <__aeabi_uldivmod>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4b0d      	ldr	r3, [pc, #52]	@ (8007020 <UART_SetConfig+0x2d4>)
 8006fec:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff0:	095b      	lsrs	r3, r3, #5
 8006ff2:	2164      	movs	r1, #100	@ 0x64
 8006ff4:	fb01 f303 	mul.w	r3, r1, r3
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	00db      	lsls	r3, r3, #3
 8006ffc:	3332      	adds	r3, #50	@ 0x32
 8006ffe:	4a08      	ldr	r2, [pc, #32]	@ (8007020 <UART_SetConfig+0x2d4>)
 8007000:	fba2 2303 	umull	r2, r3, r2, r3
 8007004:	095b      	lsrs	r3, r3, #5
 8007006:	f003 0207 	and.w	r2, r3, #7
 800700a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4422      	add	r2, r4
 8007012:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007014:	e106      	b.n	8007224 <UART_SetConfig+0x4d8>
 8007016:	bf00      	nop
 8007018:	40011000 	.word	0x40011000
 800701c:	40011400 	.word	0x40011400
 8007020:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007028:	2200      	movs	r2, #0
 800702a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800702e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007032:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007036:	4642      	mov	r2, r8
 8007038:	464b      	mov	r3, r9
 800703a:	1891      	adds	r1, r2, r2
 800703c:	6239      	str	r1, [r7, #32]
 800703e:	415b      	adcs	r3, r3
 8007040:	627b      	str	r3, [r7, #36]	@ 0x24
 8007042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007046:	4641      	mov	r1, r8
 8007048:	1854      	adds	r4, r2, r1
 800704a:	4649      	mov	r1, r9
 800704c:	eb43 0501 	adc.w	r5, r3, r1
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	f04f 0300 	mov.w	r3, #0
 8007058:	00eb      	lsls	r3, r5, #3
 800705a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800705e:	00e2      	lsls	r2, r4, #3
 8007060:	4614      	mov	r4, r2
 8007062:	461d      	mov	r5, r3
 8007064:	4643      	mov	r3, r8
 8007066:	18e3      	adds	r3, r4, r3
 8007068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800706c:	464b      	mov	r3, r9
 800706e:	eb45 0303 	adc.w	r3, r5, r3
 8007072:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007082:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007086:	f04f 0200 	mov.w	r2, #0
 800708a:	f04f 0300 	mov.w	r3, #0
 800708e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007092:	4629      	mov	r1, r5
 8007094:	008b      	lsls	r3, r1, #2
 8007096:	4621      	mov	r1, r4
 8007098:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800709c:	4621      	mov	r1, r4
 800709e:	008a      	lsls	r2, r1, #2
 80070a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80070a4:	f7f9 fd88 	bl	8000bb8 <__aeabi_uldivmod>
 80070a8:	4602      	mov	r2, r0
 80070aa:	460b      	mov	r3, r1
 80070ac:	4b60      	ldr	r3, [pc, #384]	@ (8007230 <UART_SetConfig+0x4e4>)
 80070ae:	fba3 2302 	umull	r2, r3, r3, r2
 80070b2:	095b      	lsrs	r3, r3, #5
 80070b4:	011c      	lsls	r4, r3, #4
 80070b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070ba:	2200      	movs	r2, #0
 80070bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80070c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80070c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80070c8:	4642      	mov	r2, r8
 80070ca:	464b      	mov	r3, r9
 80070cc:	1891      	adds	r1, r2, r2
 80070ce:	61b9      	str	r1, [r7, #24]
 80070d0:	415b      	adcs	r3, r3
 80070d2:	61fb      	str	r3, [r7, #28]
 80070d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070d8:	4641      	mov	r1, r8
 80070da:	1851      	adds	r1, r2, r1
 80070dc:	6139      	str	r1, [r7, #16]
 80070de:	4649      	mov	r1, r9
 80070e0:	414b      	adcs	r3, r1
 80070e2:	617b      	str	r3, [r7, #20]
 80070e4:	f04f 0200 	mov.w	r2, #0
 80070e8:	f04f 0300 	mov.w	r3, #0
 80070ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070f0:	4659      	mov	r1, fp
 80070f2:	00cb      	lsls	r3, r1, #3
 80070f4:	4651      	mov	r1, sl
 80070f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070fa:	4651      	mov	r1, sl
 80070fc:	00ca      	lsls	r2, r1, #3
 80070fe:	4610      	mov	r0, r2
 8007100:	4619      	mov	r1, r3
 8007102:	4603      	mov	r3, r0
 8007104:	4642      	mov	r2, r8
 8007106:	189b      	adds	r3, r3, r2
 8007108:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800710c:	464b      	mov	r3, r9
 800710e:	460a      	mov	r2, r1
 8007110:	eb42 0303 	adc.w	r3, r2, r3
 8007114:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007122:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007124:	f04f 0200 	mov.w	r2, #0
 8007128:	f04f 0300 	mov.w	r3, #0
 800712c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007130:	4649      	mov	r1, r9
 8007132:	008b      	lsls	r3, r1, #2
 8007134:	4641      	mov	r1, r8
 8007136:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800713a:	4641      	mov	r1, r8
 800713c:	008a      	lsls	r2, r1, #2
 800713e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007142:	f7f9 fd39 	bl	8000bb8 <__aeabi_uldivmod>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4611      	mov	r1, r2
 800714c:	4b38      	ldr	r3, [pc, #224]	@ (8007230 <UART_SetConfig+0x4e4>)
 800714e:	fba3 2301 	umull	r2, r3, r3, r1
 8007152:	095b      	lsrs	r3, r3, #5
 8007154:	2264      	movs	r2, #100	@ 0x64
 8007156:	fb02 f303 	mul.w	r3, r2, r3
 800715a:	1acb      	subs	r3, r1, r3
 800715c:	011b      	lsls	r3, r3, #4
 800715e:	3332      	adds	r3, #50	@ 0x32
 8007160:	4a33      	ldr	r2, [pc, #204]	@ (8007230 <UART_SetConfig+0x4e4>)
 8007162:	fba2 2303 	umull	r2, r3, r2, r3
 8007166:	095b      	lsrs	r3, r3, #5
 8007168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800716c:	441c      	add	r4, r3
 800716e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007172:	2200      	movs	r2, #0
 8007174:	673b      	str	r3, [r7, #112]	@ 0x70
 8007176:	677a      	str	r2, [r7, #116]	@ 0x74
 8007178:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800717c:	4642      	mov	r2, r8
 800717e:	464b      	mov	r3, r9
 8007180:	1891      	adds	r1, r2, r2
 8007182:	60b9      	str	r1, [r7, #8]
 8007184:	415b      	adcs	r3, r3
 8007186:	60fb      	str	r3, [r7, #12]
 8007188:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800718c:	4641      	mov	r1, r8
 800718e:	1851      	adds	r1, r2, r1
 8007190:	6039      	str	r1, [r7, #0]
 8007192:	4649      	mov	r1, r9
 8007194:	414b      	adcs	r3, r1
 8007196:	607b      	str	r3, [r7, #4]
 8007198:	f04f 0200 	mov.w	r2, #0
 800719c:	f04f 0300 	mov.w	r3, #0
 80071a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80071a4:	4659      	mov	r1, fp
 80071a6:	00cb      	lsls	r3, r1, #3
 80071a8:	4651      	mov	r1, sl
 80071aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071ae:	4651      	mov	r1, sl
 80071b0:	00ca      	lsls	r2, r1, #3
 80071b2:	4610      	mov	r0, r2
 80071b4:	4619      	mov	r1, r3
 80071b6:	4603      	mov	r3, r0
 80071b8:	4642      	mov	r2, r8
 80071ba:	189b      	adds	r3, r3, r2
 80071bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80071be:	464b      	mov	r3, r9
 80071c0:	460a      	mov	r2, r1
 80071c2:	eb42 0303 	adc.w	r3, r2, r3
 80071c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80071c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80071d2:	667a      	str	r2, [r7, #100]	@ 0x64
 80071d4:	f04f 0200 	mov.w	r2, #0
 80071d8:	f04f 0300 	mov.w	r3, #0
 80071dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80071e0:	4649      	mov	r1, r9
 80071e2:	008b      	lsls	r3, r1, #2
 80071e4:	4641      	mov	r1, r8
 80071e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071ea:	4641      	mov	r1, r8
 80071ec:	008a      	lsls	r2, r1, #2
 80071ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80071f2:	f7f9 fce1 	bl	8000bb8 <__aeabi_uldivmod>
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007230 <UART_SetConfig+0x4e4>)
 80071fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007200:	095b      	lsrs	r3, r3, #5
 8007202:	2164      	movs	r1, #100	@ 0x64
 8007204:	fb01 f303 	mul.w	r3, r1, r3
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	011b      	lsls	r3, r3, #4
 800720c:	3332      	adds	r3, #50	@ 0x32
 800720e:	4a08      	ldr	r2, [pc, #32]	@ (8007230 <UART_SetConfig+0x4e4>)
 8007210:	fba2 2303 	umull	r2, r3, r2, r3
 8007214:	095b      	lsrs	r3, r3, #5
 8007216:	f003 020f 	and.w	r2, r3, #15
 800721a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	4422      	add	r2, r4
 8007222:	609a      	str	r2, [r3, #8]
}
 8007224:	bf00      	nop
 8007226:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800722a:	46bd      	mov	sp, r7
 800722c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007230:	51eb851f 	.word	0x51eb851f

08007234 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007234:	b084      	sub	sp, #16
 8007236:	b480      	push	{r7}
 8007238:	b085      	sub	sp, #20
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
 800723e:	f107 001c 	add.w	r0, r7, #28
 8007242:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007246:	2300      	movs	r3, #0
 8007248:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800724a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800724c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800724e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8007252:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8007256:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800725a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800725e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	4313      	orrs	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800726e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	431a      	orrs	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3714      	adds	r7, #20
 8007280:	46bd      	mov	sp, r7
 8007282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007286:	b004      	add	sp, #16
 8007288:	4770      	bx	lr

0800728a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007298:	4618      	mov	r0, r3
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80072c6:	b480      	push	{r7}
 80072c8:	b083      	sub	sp, #12
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2203      	movs	r2, #3
 80072d2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0303 	and.w	r3, r3, #3
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr

080072fe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80072fe:	b480      	push	{r7}
 8007300:	b085      	sub	sp, #20
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
 8007306:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007308:	2300      	movs	r3, #0
 800730a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800731c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007322:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007328:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	4313      	orrs	r3, r2
 800732e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007338:	f023 030f 	bic.w	r3, r3, #15
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	431a      	orrs	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	b2db      	uxtb	r3, r3
}
 8007360:	4618      	mov	r0, r3
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	3314      	adds	r3, #20
 800737a:	461a      	mov	r2, r3
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	4413      	add	r3, r2
 8007380:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
}  
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007392:	b480      	push	{r7}
 8007394:	b085      	sub	sp, #20
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800739c:	2300      	movs	r3, #0
 800739e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073b8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80073be:	431a      	orrs	r2, r3
                       Data->DPSM);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80073c4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0

}
 80073de:	4618      	mov	r0, r3
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr

080073ea <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b088      	sub	sp, #32
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
 80073f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80073f8:	2310      	movs	r3, #16
 80073fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80073fc:	2340      	movs	r3, #64	@ 0x40
 80073fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007400:	2300      	movs	r3, #0
 8007402:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007404:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007408:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800740a:	f107 0308 	add.w	r3, r7, #8
 800740e:	4619      	mov	r1, r3
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7ff ff74 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800741a:	2110      	movs	r1, #16
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f000 f9d5 	bl	80077cc <SDMMC_GetCmdResp1>
 8007422:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007424:	69fb      	ldr	r3, [r7, #28]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3720      	adds	r7, #32
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800742e:	b580      	push	{r7, lr}
 8007430:	b088      	sub	sp, #32
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
 8007436:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800743c:	2318      	movs	r3, #24
 800743e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007440:	2340      	movs	r3, #64	@ 0x40
 8007442:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007444:	2300      	movs	r3, #0
 8007446:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007448:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800744c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800744e:	f107 0308 	add.w	r3, r7, #8
 8007452:	4619      	mov	r1, r3
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff ff52 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800745a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800745e:	2118      	movs	r1, #24
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f9b3 	bl	80077cc <SDMMC_GetCmdResp1>
 8007466:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007468:	69fb      	ldr	r3, [r7, #28]
}
 800746a:	4618      	mov	r0, r3
 800746c:	3720      	adds	r7, #32
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007472:	b580      	push	{r7, lr}
 8007474:	b088      	sub	sp, #32
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
 800747a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007480:	2319      	movs	r3, #25
 8007482:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007484:	2340      	movs	r3, #64	@ 0x40
 8007486:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007488:	2300      	movs	r3, #0
 800748a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800748c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007490:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007492:	f107 0308 	add.w	r3, r7, #8
 8007496:	4619      	mov	r1, r3
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f7ff ff30 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800749e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074a2:	2119      	movs	r1, #25
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f991 	bl	80077cc <SDMMC_GetCmdResp1>
 80074aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074ac:	69fb      	ldr	r3, [r7, #28]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3720      	adds	r7, #32
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
	...

080074b8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80074c0:	2300      	movs	r3, #0
 80074c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80074c4:	230c      	movs	r3, #12
 80074c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074c8:	2340      	movs	r3, #64	@ 0x40
 80074ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074cc:	2300      	movs	r3, #0
 80074ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074d6:	f107 0308 	add.w	r3, r7, #8
 80074da:	4619      	mov	r1, r3
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f7ff ff0e 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80074e2:	4a05      	ldr	r2, [pc, #20]	@ (80074f8 <SDMMC_CmdStopTransfer+0x40>)
 80074e4:	210c      	movs	r1, #12
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f000 f970 	bl	80077cc <SDMMC_GetCmdResp1>
 80074ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074ee:	69fb      	ldr	r3, [r7, #28]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3720      	adds	r7, #32
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	05f5e100 	.word	0x05f5e100

080074fc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08a      	sub	sp, #40	@ 0x28
 8007500:	af00      	add	r7, sp, #0
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800750c:	2307      	movs	r3, #7
 800750e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007510:	2340      	movs	r3, #64	@ 0x40
 8007512:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007514:	2300      	movs	r3, #0
 8007516:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007518:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800751c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800751e:	f107 0310 	add.w	r3, r7, #16
 8007522:	4619      	mov	r1, r3
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f7ff feea 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800752a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800752e:	2107      	movs	r1, #7
 8007530:	68f8      	ldr	r0, [r7, #12]
 8007532:	f000 f94b 	bl	80077cc <SDMMC_GetCmdResp1>
 8007536:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800753a:	4618      	mov	r0, r3
 800753c:	3728      	adds	r7, #40	@ 0x28
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}

08007542 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007542:	b580      	push	{r7, lr}
 8007544:	b088      	sub	sp, #32
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800754a:	2300      	movs	r3, #0
 800754c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800754e:	2300      	movs	r3, #0
 8007550:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007552:	2300      	movs	r3, #0
 8007554:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007556:	2300      	movs	r3, #0
 8007558:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800755a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800755e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007560:	f107 0308 	add.w	r3, r7, #8
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7ff fec9 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fb65 	bl	8007c3c <SDMMC_GetCmdError>
 8007572:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007574:	69fb      	ldr	r3, [r7, #28]
}
 8007576:	4618      	mov	r0, r3
 8007578:	3720      	adds	r7, #32
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b088      	sub	sp, #32
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007586:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800758a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800758c:	2308      	movs	r3, #8
 800758e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007590:	2340      	movs	r3, #64	@ 0x40
 8007592:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007594:	2300      	movs	r3, #0
 8007596:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007598:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800759c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800759e:	f107 0308 	add.w	r3, r7, #8
 80075a2:	4619      	mov	r1, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f7ff feaa 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 faf8 	bl	8007ba0 <SDMMC_GetCmdResp7>
 80075b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075b2:	69fb      	ldr	r3, [r7, #28]
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3720      	adds	r7, #32
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b088      	sub	sp, #32
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80075ca:	2337      	movs	r3, #55	@ 0x37
 80075cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075ce:	2340      	movs	r3, #64	@ 0x40
 80075d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075d2:	2300      	movs	r3, #0
 80075d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075dc:	f107 0308 	add.w	r3, r7, #8
 80075e0:	4619      	mov	r1, r3
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f7ff fe8b 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80075e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075ec:	2137      	movs	r1, #55	@ 0x37
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f8ec 	bl	80077cc <SDMMC_GetCmdResp1>
 80075f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075f6:	69fb      	ldr	r3, [r7, #28]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3720      	adds	r7, #32
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b088      	sub	sp, #32
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007610:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007614:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007616:	2329      	movs	r3, #41	@ 0x29
 8007618:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800761a:	2340      	movs	r3, #64	@ 0x40
 800761c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800761e:	2300      	movs	r3, #0
 8007620:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007622:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007626:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007628:	f107 0308 	add.w	r3, r7, #8
 800762c:	4619      	mov	r1, r3
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f7ff fe65 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f000 f9ff 	bl	8007a38 <SDMMC_GetCmdResp3>
 800763a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800763c:	69fb      	ldr	r3, [r7, #28]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3720      	adds	r7, #32
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007646:	b580      	push	{r7, lr}
 8007648:	b088      	sub	sp, #32
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
 800764e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007654:	2306      	movs	r3, #6
 8007656:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007658:	2340      	movs	r3, #64	@ 0x40
 800765a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800765c:	2300      	movs	r3, #0
 800765e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007660:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007664:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007666:	f107 0308 	add.w	r3, r7, #8
 800766a:	4619      	mov	r1, r3
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f7ff fe46 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007676:	2106      	movs	r1, #6
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f8a7 	bl	80077cc <SDMMC_GetCmdResp1>
 800767e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007680:	69fb      	ldr	r3, [r7, #28]
}
 8007682:	4618      	mov	r0, r3
 8007684:	3720      	adds	r7, #32
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b088      	sub	sp, #32
 800768e:	af00      	add	r7, sp, #0
 8007690:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007692:	2300      	movs	r3, #0
 8007694:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007696:	2333      	movs	r3, #51	@ 0x33
 8007698:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800769a:	2340      	movs	r3, #64	@ 0x40
 800769c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800769e:	2300      	movs	r3, #0
 80076a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076a8:	f107 0308 	add.w	r3, r7, #8
 80076ac:	4619      	mov	r1, r3
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fe25 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80076b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076b8:	2133      	movs	r1, #51	@ 0x33
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 f886 	bl	80077cc <SDMMC_GetCmdResp1>
 80076c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076c2:	69fb      	ldr	r3, [r7, #28]
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3720      	adds	r7, #32
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b088      	sub	sp, #32
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80076d4:	2300      	movs	r3, #0
 80076d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80076d8:	2302      	movs	r3, #2
 80076da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80076dc:	23c0      	movs	r3, #192	@ 0xc0
 80076de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076e0:	2300      	movs	r3, #0
 80076e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076ea:	f107 0308 	add.w	r3, r7, #8
 80076ee:	4619      	mov	r1, r3
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff fe04 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f956 	bl	80079a8 <SDMMC_GetCmdResp2>
 80076fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076fe:	69fb      	ldr	r3, [r7, #28]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3720      	adds	r7, #32
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b088      	sub	sp, #32
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007716:	2309      	movs	r3, #9
 8007718:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800771a:	23c0      	movs	r3, #192	@ 0xc0
 800771c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800771e:	2300      	movs	r3, #0
 8007720:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007726:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007728:	f107 0308 	add.w	r3, r7, #8
 800772c:	4619      	mov	r1, r3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f7ff fde5 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f937 	bl	80079a8 <SDMMC_GetCmdResp2>
 800773a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800773c:	69fb      	ldr	r3, [r7, #28]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3720      	adds	r7, #32
 8007742:	46bd      	mov	sp, r7
 8007744:	bd80      	pop	{r7, pc}

08007746 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007746:	b580      	push	{r7, lr}
 8007748:	b088      	sub	sp, #32
 800774a:	af00      	add	r7, sp, #0
 800774c:	6078      	str	r0, [r7, #4]
 800774e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007750:	2300      	movs	r3, #0
 8007752:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007754:	2303      	movs	r3, #3
 8007756:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007758:	2340      	movs	r3, #64	@ 0x40
 800775a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800775c:	2300      	movs	r3, #0
 800775e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007760:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007764:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007766:	f107 0308 	add.w	r3, r7, #8
 800776a:	4619      	mov	r1, r3
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7ff fdc6 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007772:	683a      	ldr	r2, [r7, #0]
 8007774:	2103      	movs	r1, #3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f99c 	bl	8007ab4 <SDMMC_GetCmdResp6>
 800777c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800777e:	69fb      	ldr	r3, [r7, #28]
}
 8007780:	4618      	mov	r0, r3
 8007782:	3720      	adds	r7, #32
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b088      	sub	sp, #32
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007796:	230d      	movs	r3, #13
 8007798:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800779a:	2340      	movs	r3, #64	@ 0x40
 800779c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800779e:	2300      	movs	r3, #0
 80077a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80077a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077a8:	f107 0308 	add.w	r3, r7, #8
 80077ac:	4619      	mov	r1, r3
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7ff fda5 	bl	80072fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80077b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077b8:	210d      	movs	r1, #13
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f000 f806 	bl	80077cc <SDMMC_GetCmdResp1>
 80077c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077c2:	69fb      	ldr	r3, [r7, #28]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3720      	adds	r7, #32
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b088      	sub	sp, #32
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	60f8      	str	r0, [r7, #12]
 80077d4:	460b      	mov	r3, r1
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80077da:	4b70      	ldr	r3, [pc, #448]	@ (800799c <SDMMC_GetCmdResp1+0x1d0>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a70      	ldr	r2, [pc, #448]	@ (80079a0 <SDMMC_GetCmdResp1+0x1d4>)
 80077e0:	fba2 2303 	umull	r2, r3, r2, r3
 80077e4:	0a5a      	lsrs	r2, r3, #9
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	fb02 f303 	mul.w	r3, r2, r3
 80077ec:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	1e5a      	subs	r2, r3, #1
 80077f2:	61fa      	str	r2, [r7, #28]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d102      	bne.n	80077fe <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80077f8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80077fc:	e0c9      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007802:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007804:	69bb      	ldr	r3, [r7, #24]
 8007806:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800780a:	2b00      	cmp	r3, #0
 800780c:	d0ef      	beq.n	80077ee <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800780e:	69bb      	ldr	r3, [r7, #24]
 8007810:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1ea      	bne.n	80077ee <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800781c:	f003 0304 	and.w	r3, r3, #4
 8007820:	2b00      	cmp	r3, #0
 8007822:	d004      	beq.n	800782e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2204      	movs	r2, #4
 8007828:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800782a:	2304      	movs	r3, #4
 800782c:	e0b1      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007832:	f003 0301 	and.w	r3, r3, #1
 8007836:	2b00      	cmp	r3, #0
 8007838:	d004      	beq.n	8007844 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2201      	movs	r2, #1
 800783e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007840:	2301      	movs	r3, #1
 8007842:	e0a6      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	22c5      	movs	r2, #197	@ 0xc5
 8007848:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f7ff fd81 	bl	8007352 <SDIO_GetCommandResponse>
 8007850:	4603      	mov	r3, r0
 8007852:	461a      	mov	r2, r3
 8007854:	7afb      	ldrb	r3, [r7, #11]
 8007856:	4293      	cmp	r3, r2
 8007858:	d001      	beq.n	800785e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800785a:	2301      	movs	r3, #1
 800785c:	e099      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800785e:	2100      	movs	r1, #0
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f7ff fd83 	bl	800736c <SDIO_GetResponse>
 8007866:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	4b4e      	ldr	r3, [pc, #312]	@ (80079a4 <SDMMC_GetCmdResp1+0x1d8>)
 800786c:	4013      	ands	r3, r2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007872:	2300      	movs	r3, #0
 8007874:	e08d      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	2b00      	cmp	r3, #0
 800787a:	da02      	bge.n	8007882 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800787c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007880:	e087      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800788c:	2340      	movs	r3, #64	@ 0x40
 800788e:	e080      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800789a:	2380      	movs	r3, #128	@ 0x80
 800789c:	e079      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80078a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80078ac:	e071      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80078b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078bc:	e069      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80078c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80078cc:	e061      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80078d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80078dc:	e059      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80078de:	697b      	ldr	r3, [r7, #20]
 80078e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d002      	beq.n	80078ee <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80078e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80078ec:	e051      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80078f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80078fc:	e049      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d002      	beq.n	800790e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007908:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800790c:	e041      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007918:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800791c:	e039      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007928:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800792c:	e031      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d002      	beq.n	800793e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007938:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800793c:	e029      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007948:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800794c:	e021      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007958:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800795c:	e019      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d002      	beq.n	800796e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007968:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800796c:	e011      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d002      	beq.n	800797e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007978:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800797c:	e009      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	f003 0308 	and.w	r3, r3, #8
 8007984:	2b00      	cmp	r3, #0
 8007986:	d002      	beq.n	800798e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007988:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800798c:	e001      	b.n	8007992 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800798e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007992:	4618      	mov	r0, r3
 8007994:	3720      	adds	r7, #32
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	20000008 	.word	0x20000008
 80079a0:	10624dd3 	.word	0x10624dd3
 80079a4:	fdffe008 	.word	0xfdffe008

080079a8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079b0:	4b1f      	ldr	r3, [pc, #124]	@ (8007a30 <SDMMC_GetCmdResp2+0x88>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a1f      	ldr	r2, [pc, #124]	@ (8007a34 <SDMMC_GetCmdResp2+0x8c>)
 80079b6:	fba2 2303 	umull	r2, r3, r2, r3
 80079ba:	0a5b      	lsrs	r3, r3, #9
 80079bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079c0:	fb02 f303 	mul.w	r3, r2, r3
 80079c4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	1e5a      	subs	r2, r3, #1
 80079ca:	60fa      	str	r2, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d102      	bne.n	80079d6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80079d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80079d4:	e026      	b.n	8007a24 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079da:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d0ef      	beq.n	80079c6 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1ea      	bne.n	80079c6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f4:	f003 0304 	and.w	r3, r3, #4
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d004      	beq.n	8007a06 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2204      	movs	r2, #4
 8007a00:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a02:	2304      	movs	r3, #4
 8007a04:	e00e      	b.n	8007a24 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a0a:	f003 0301 	and.w	r3, r3, #1
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d004      	beq.n	8007a1c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2201      	movs	r2, #1
 8007a16:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	e003      	b.n	8007a24 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	22c5      	movs	r2, #197	@ 0xc5
 8007a20:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	20000008 	.word	0x20000008
 8007a34:	10624dd3 	.word	0x10624dd3

08007a38 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a40:	4b1a      	ldr	r3, [pc, #104]	@ (8007aac <SDMMC_GetCmdResp3+0x74>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a1a      	ldr	r2, [pc, #104]	@ (8007ab0 <SDMMC_GetCmdResp3+0x78>)
 8007a46:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4a:	0a5b      	lsrs	r3, r3, #9
 8007a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a50:	fb02 f303 	mul.w	r3, r2, r3
 8007a54:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	1e5a      	subs	r2, r3, #1
 8007a5a:	60fa      	str	r2, [r7, #12]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d102      	bne.n	8007a66 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a60:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007a64:	e01b      	b.n	8007a9e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a6a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d0ef      	beq.n	8007a56 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1ea      	bne.n	8007a56 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a84:	f003 0304 	and.w	r3, r3, #4
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d004      	beq.n	8007a96 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2204      	movs	r2, #4
 8007a90:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a92:	2304      	movs	r3, #4
 8007a94:	e003      	b.n	8007a9e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	22c5      	movs	r2, #197	@ 0xc5
 8007a9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3714      	adds	r7, #20
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	20000008 	.word	0x20000008
 8007ab0:	10624dd3 	.word	0x10624dd3

08007ab4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b088      	sub	sp, #32
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	460b      	mov	r3, r1
 8007abe:	607a      	str	r2, [r7, #4]
 8007ac0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ac2:	4b35      	ldr	r3, [pc, #212]	@ (8007b98 <SDMMC_GetCmdResp6+0xe4>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a35      	ldr	r2, [pc, #212]	@ (8007b9c <SDMMC_GetCmdResp6+0xe8>)
 8007ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8007acc:	0a5b      	lsrs	r3, r3, #9
 8007ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ad2:	fb02 f303 	mul.w	r3, r2, r3
 8007ad6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	1e5a      	subs	r2, r3, #1
 8007adc:	61fa      	str	r2, [r7, #28]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d102      	bne.n	8007ae8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ae2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ae6:	e052      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aec:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0ef      	beq.n	8007ad8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1ea      	bne.n	8007ad8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b06:	f003 0304 	and.w	r3, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d004      	beq.n	8007b18 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2204      	movs	r2, #4
 8007b12:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b14:	2304      	movs	r3, #4
 8007b16:	e03a      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d004      	beq.n	8007b2e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2201      	movs	r2, #1
 8007b28:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e02f      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f7ff fc0f 	bl	8007352 <SDIO_GetCommandResponse>
 8007b34:	4603      	mov	r3, r0
 8007b36:	461a      	mov	r2, r3
 8007b38:	7afb      	ldrb	r3, [r7, #11]
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d001      	beq.n	8007b42 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e025      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	22c5      	movs	r2, #197	@ 0xc5
 8007b46:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007b48:	2100      	movs	r1, #0
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f7ff fc0e 	bl	800736c <SDIO_GetResponse>
 8007b50:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d106      	bne.n	8007b6a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	0c1b      	lsrs	r3, r3, #16
 8007b60:	b29a      	uxth	r2, r3
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007b66:	2300      	movs	r3, #0
 8007b68:	e011      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d002      	beq.n	8007b7a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007b74:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007b78:	e009      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d002      	beq.n	8007b8a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007b84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b88:	e001      	b.n	8007b8e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007b8a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3720      	adds	r7, #32
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	20000008 	.word	0x20000008
 8007b9c:	10624dd3 	.word	0x10624dd3

08007ba0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ba8:	4b22      	ldr	r3, [pc, #136]	@ (8007c34 <SDMMC_GetCmdResp7+0x94>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a22      	ldr	r2, [pc, #136]	@ (8007c38 <SDMMC_GetCmdResp7+0x98>)
 8007bae:	fba2 2303 	umull	r2, r3, r2, r3
 8007bb2:	0a5b      	lsrs	r3, r3, #9
 8007bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bb8:	fb02 f303 	mul.w	r3, r2, r3
 8007bbc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	1e5a      	subs	r2, r3, #1
 8007bc2:	60fa      	str	r2, [r7, #12]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d102      	bne.n	8007bce <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bc8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007bcc:	e02c      	b.n	8007c28 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bd2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d0ef      	beq.n	8007bbe <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1ea      	bne.n	8007bbe <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bec:	f003 0304 	and.w	r3, r3, #4
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d004      	beq.n	8007bfe <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007bfa:	2304      	movs	r3, #4
 8007bfc:	e014      	b.n	8007c28 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c02:	f003 0301 	and.w	r3, r3, #1
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d004      	beq.n	8007c14 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e009      	b.n	8007c28 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d002      	beq.n	8007c26 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2240      	movs	r2, #64	@ 0x40
 8007c24:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007c26:	2300      	movs	r3, #0
  
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3714      	adds	r7, #20
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr
 8007c34:	20000008 	.word	0x20000008
 8007c38:	10624dd3 	.word	0x10624dd3

08007c3c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007c3c:	b480      	push	{r7}
 8007c3e:	b085      	sub	sp, #20
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007c44:	4b11      	ldr	r3, [pc, #68]	@ (8007c8c <SDMMC_GetCmdError+0x50>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a11      	ldr	r2, [pc, #68]	@ (8007c90 <SDMMC_GetCmdError+0x54>)
 8007c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4e:	0a5b      	lsrs	r3, r3, #9
 8007c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c54:	fb02 f303 	mul.w	r3, r2, r3
 8007c58:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	1e5a      	subs	r2, r3, #1
 8007c5e:	60fa      	str	r2, [r7, #12]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c64:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c68:	e009      	b.n	8007c7e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d0f1      	beq.n	8007c5a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	22c5      	movs	r2, #197	@ 0xc5
 8007c7a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3714      	adds	r7, #20
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	20000008 	.word	0x20000008
 8007c90:	10624dd3 	.word	0x10624dd3

08007c94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c94:	b084      	sub	sp, #16
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
 8007c9e:	f107 001c 	add.w	r0, r7, #28
 8007ca2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007ca6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d123      	bne.n	8007cf6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007cc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007cd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d105      	bne.n	8007cea <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 faa0 	bl	8008230 <USB_CoreReset>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	73fb      	strb	r3, [r7, #15]
 8007cf4:	e01b      	b.n	8007d2e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fa94 	bl	8008230 <USB_CoreReset>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d0c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d106      	bne.n	8007d22 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007d20:	e005      	b.n	8007d2e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d2e:	7fbb      	ldrb	r3, [r7, #30]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d10b      	bne.n	8007d4c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f043 0206 	orr.w	r2, r3, #6
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f043 0220 	orr.w	r2, r3, #32
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d58:	b004      	add	sp, #16
 8007d5a:	4770      	bx	lr

08007d5c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f023 0201 	bic.w	r2, r3, #1
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	370c      	adds	r7, #12
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr

08007d7e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b084      	sub	sp, #16
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	6078      	str	r0, [r7, #4]
 8007d86:	460b      	mov	r3, r1
 8007d88:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d9a:	78fb      	ldrb	r3, [r7, #3]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d115      	bne.n	8007dcc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007dac:	200a      	movs	r0, #10
 8007dae:	f7fa fccb 	bl	8002748 <HAL_Delay>
      ms += 10U;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	330a      	adds	r3, #10
 8007db6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 fa2b 	bl	8008214 <USB_GetMode>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d01e      	beq.n	8007e02 <USB_SetCurrentMode+0x84>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2bc7      	cmp	r3, #199	@ 0xc7
 8007dc8:	d9f0      	bls.n	8007dac <USB_SetCurrentMode+0x2e>
 8007dca:	e01a      	b.n	8007e02 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007dcc:	78fb      	ldrb	r3, [r7, #3]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d115      	bne.n	8007dfe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007dde:	200a      	movs	r0, #10
 8007de0:	f7fa fcb2 	bl	8002748 <HAL_Delay>
      ms += 10U;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	330a      	adds	r3, #10
 8007de8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fa12 	bl	8008214 <USB_GetMode>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d005      	beq.n	8007e02 <USB_SetCurrentMode+0x84>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2bc7      	cmp	r3, #199	@ 0xc7
 8007dfa:	d9f0      	bls.n	8007dde <USB_SetCurrentMode+0x60>
 8007dfc:	e001      	b.n	8007e02 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e005      	b.n	8007e0e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2bc8      	cmp	r3, #200	@ 0xc8
 8007e06:	d101      	bne.n	8007e0c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e000      	b.n	8007e0e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
	...

08007e18 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007e18:	b084      	sub	sp, #16
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b086      	sub	sp, #24
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
 8007e22:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007e26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007e32:	2300      	movs	r3, #0
 8007e34:	613b      	str	r3, [r7, #16]
 8007e36:	e009      	b.n	8007e4c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	3340      	adds	r3, #64	@ 0x40
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	4413      	add	r3, r2
 8007e42:	2200      	movs	r2, #0
 8007e44:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	613b      	str	r3, [r7, #16]
 8007e4c:	693b      	ldr	r3, [r7, #16]
 8007e4e:	2b0e      	cmp	r3, #14
 8007e50:	d9f2      	bls.n	8007e38 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007e52:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d11c      	bne.n	8007e94 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e68:	f043 0302 	orr.w	r3, r3, #2
 8007e6c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e72:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e8a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	639a      	str	r2, [r3, #56]	@ 0x38
 8007e92:	e00b      	b.n	8007eac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e98:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007eb8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d10d      	bne.n	8007edc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d104      	bne.n	8007ed2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007ec8:	2100      	movs	r1, #0
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f968 	bl	80081a0 <USB_SetDevSpeed>
 8007ed0:	e008      	b.n	8007ee4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007ed2:	2101      	movs	r1, #1
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 f963 	bl	80081a0 <USB_SetDevSpeed>
 8007eda:	e003      	b.n	8007ee4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007edc:	2103      	movs	r1, #3
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 f95e 	bl	80081a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007ee4:	2110      	movs	r1, #16
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 f8fa 	bl	80080e0 <USB_FlushTxFifo>
 8007eec:	4603      	mov	r3, r0
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d001      	beq.n	8007ef6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f924 	bl	8008144 <USB_FlushRxFifo>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d001      	beq.n	8007f06 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	2300      	movs	r3, #0
 8007f10:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f18:	461a      	mov	r2, r3
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f24:	461a      	mov	r2, r3
 8007f26:	2300      	movs	r3, #0
 8007f28:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	613b      	str	r3, [r7, #16]
 8007f2e:	e043      	b.n	8007fb8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f46:	d118      	bne.n	8007f7a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10a      	bne.n	8007f64 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	015a      	lsls	r2, r3, #5
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	4413      	add	r3, r2
 8007f56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f60:	6013      	str	r3, [r2, #0]
 8007f62:	e013      	b.n	8007f8c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	015a      	lsls	r2, r3, #5
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	4413      	add	r3, r2
 8007f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f70:	461a      	mov	r2, r3
 8007f72:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	e008      	b.n	8007f8c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	015a      	lsls	r2, r3, #5
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f86:	461a      	mov	r2, r3
 8007f88:	2300      	movs	r3, #0
 8007f8a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	015a      	lsls	r2, r3, #5
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	4413      	add	r3, r2
 8007f94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f98:	461a      	mov	r2, r3
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	015a      	lsls	r2, r3, #5
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007faa:	461a      	mov	r2, r3
 8007fac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007fb0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	613b      	str	r3, [r7, #16]
 8007fb8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d3b5      	bcc.n	8007f30 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	613b      	str	r3, [r7, #16]
 8007fc8:	e043      	b.n	8008052 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fca:	693b      	ldr	r3, [r7, #16]
 8007fcc:	015a      	lsls	r2, r3, #5
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fe0:	d118      	bne.n	8008014 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10a      	bne.n	8007ffe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ffa:	6013      	str	r3, [r2, #0]
 8007ffc:	e013      	b.n	8008026 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	4413      	add	r3, r2
 8008006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800a:	461a      	mov	r2, r3
 800800c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	e008      	b.n	8008026 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	015a      	lsls	r2, r3, #5
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	4413      	add	r3, r2
 800801c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008020:	461a      	mov	r2, r3
 8008022:	2300      	movs	r3, #0
 8008024:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	015a      	lsls	r2, r3, #5
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	4413      	add	r3, r2
 800802e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008032:	461a      	mov	r2, r3
 8008034:	2300      	movs	r3, #0
 8008036:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008044:	461a      	mov	r2, r3
 8008046:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800804a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	3301      	adds	r3, #1
 8008050:	613b      	str	r3, [r7, #16]
 8008052:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008056:	461a      	mov	r2, r3
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	4293      	cmp	r3, r2
 800805c:	d3b5      	bcc.n	8007fca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008064:	691b      	ldr	r3, [r3, #16]
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800806c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008070:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800807e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008080:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008084:	2b00      	cmp	r3, #0
 8008086:	d105      	bne.n	8008094 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	f043 0210 	orr.w	r2, r3, #16
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	699a      	ldr	r2, [r3, #24]
 8008098:	4b10      	ldr	r3, [pc, #64]	@ (80080dc <USB_DevInit+0x2c4>)
 800809a:	4313      	orrs	r3, r2
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80080a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d005      	beq.n	80080b4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	f043 0208 	orr.w	r2, r3, #8
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80080b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d107      	bne.n	80080cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80080c4:	f043 0304 	orr.w	r3, r3, #4
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80080cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3718      	adds	r7, #24
 80080d2:	46bd      	mov	sp, r7
 80080d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80080d8:	b004      	add	sp, #16
 80080da:	4770      	bx	lr
 80080dc:	803c3800 	.word	0x803c3800

080080e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80080ea:	2300      	movs	r3, #0
 80080ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3301      	adds	r3, #1
 80080f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080fa:	d901      	bls.n	8008100 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80080fc:	2303      	movs	r3, #3
 80080fe:	e01b      	b.n	8008138 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	2b00      	cmp	r3, #0
 8008106:	daf2      	bge.n	80080ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	019b      	lsls	r3, r3, #6
 8008110:	f043 0220 	orr.w	r2, r3, #32
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3301      	adds	r3, #1
 800811c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008124:	d901      	bls.n	800812a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e006      	b.n	8008138 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	f003 0320 	and.w	r3, r3, #32
 8008132:	2b20      	cmp	r3, #32
 8008134:	d0f0      	beq.n	8008118 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008144:	b480      	push	{r7}
 8008146:	b085      	sub	sp, #20
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	3301      	adds	r3, #1
 8008154:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800815c:	d901      	bls.n	8008162 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e018      	b.n	8008194 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	691b      	ldr	r3, [r3, #16]
 8008166:	2b00      	cmp	r3, #0
 8008168:	daf2      	bge.n	8008150 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2210      	movs	r2, #16
 8008172:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3301      	adds	r3, #1
 8008178:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008180:	d901      	bls.n	8008186 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e006      	b.n	8008194 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b10      	cmp	r3, #16
 8008190:	d0f0      	beq.n	8008174 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3714      	adds	r7, #20
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	460b      	mov	r3, r1
 80081aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	78fb      	ldrb	r3, [r7, #3]
 80081ba:	68f9      	ldr	r1, [r7, #12]
 80081bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081c0:	4313      	orrs	r3, r2
 80081c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80081c4:	2300      	movs	r3, #0
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80081d2:	b480      	push	{r7}
 80081d4:	b085      	sub	sp, #20
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80081ec:	f023 0303 	bic.w	r3, r3, #3
 80081f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008200:	f043 0302 	orr.w	r3, r3, #2
 8008204:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3714      	adds	r7, #20
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	f003 0301 	and.w	r3, r3, #1
}
 8008224:	4618      	mov	r0, r3
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008238:	2300      	movs	r3, #0
 800823a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3301      	adds	r3, #1
 8008240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008248:	d901      	bls.n	800824e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e022      	b.n	8008294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	daf2      	bge.n	800823c <USB_CoreReset+0xc>

  count = 10U;
 8008256:	230a      	movs	r3, #10
 8008258:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800825a:	e002      	b.n	8008262 <USB_CoreReset+0x32>
  {
    count--;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	3b01      	subs	r3, #1
 8008260:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1f9      	bne.n	800825c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	f043 0201 	orr.w	r2, r3, #1
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	3301      	adds	r3, #1
 8008278:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008280:	d901      	bls.n	8008286 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008282:	2303      	movs	r3, #3
 8008284:	e006      	b.n	8008294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	691b      	ldr	r3, [r3, #16]
 800828a:	f003 0301 	and.w	r3, r3, #1
 800828e:	2b01      	cmp	r3, #1
 8008290:	d0f0      	beq.n	8008274 <USB_CoreReset+0x44>

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	4603      	mov	r3, r0
 80082a8:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80082aa:	bf00      	nop
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 80082b6:	b480      	push	{r7}
 80082b8:	b083      	sub	sp, #12
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	4603      	mov	r3, r0
 80082be:	460a      	mov	r2, r1
 80082c0:	71fb      	strb	r3, [r7, #7]
 80082c2:	4613      	mov	r3, r2
 80082c4:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80082c6:	bf00      	nop
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 80082d2:	b480      	push	{r7}
 80082d4:	b083      	sub	sp, #12
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	4603      	mov	r3, r0
 80082da:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	4603      	mov	r3, r0
 80082f0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80082f2:	bf00      	nop
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80082fe:	b480      	push	{r7}
 8008300:	b083      	sub	sp, #12
 8008302:	af00      	add	r7, sp, #0
 8008304:	4603      	mov	r3, r0
 8008306:	71fb      	strb	r3, [r7, #7]
 8008308:	460b      	mov	r3, r1
 800830a:	71bb      	strb	r3, [r7, #6]
 800830c:	4613      	mov	r3, r2
 800830e:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	4603      	mov	r3, r0
 8008324:	6039      	str	r1, [r7, #0]
 8008326:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8008328:	bf00      	nop
 800832a:	370c      	adds	r7, #12
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
 800833a:	4603      	mov	r3, r0
 800833c:	460a      	mov	r2, r1
 800833e:	71fb      	strb	r3, [r7, #7]
 8008340:	4613      	mov	r3, r2
 8008342:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800835a:	79fb      	ldrb	r3, [r7, #7]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d001      	beq.n	8008364 <tud_cdc_n_connected+0x14>
 8008360:	2300      	movs	r3, #0
 8008362:	e034      	b.n	80083ce <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8008364:	f003 ffbe 	bl	800c2e4 <tud_mounted>
 8008368:	4603      	mov	r3, r0
 800836a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800836c:	f003 ffcc 	bl	800c308 <tud_suspended>
 8008370:	4603      	mov	r3, r0
 8008372:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8008374:	7dfb      	ldrb	r3, [r7, #23]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d007      	beq.n	800838a <tud_cdc_n_connected+0x3a>
 800837a:	7dbb      	ldrb	r3, [r7, #22]
 800837c:	f083 0301 	eor.w	r3, r3, #1
 8008380:	b2db      	uxtb	r3, r3
 8008382:	2b00      	cmp	r3, #0
 8008384:	d001      	beq.n	800838a <tud_cdc_n_connected+0x3a>
 8008386:	2301      	movs	r3, #1
 8008388:	e000      	b.n	800838c <tud_cdc_n_connected+0x3c>
 800838a:	2300      	movs	r3, #0
 800838c:	f003 0301 	and.w	r3, r3, #1
 8008390:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8008392:	f083 0301 	eor.w	r3, r3, #1
 8008396:	b2db      	uxtb	r3, r3
 8008398:	2b00      	cmp	r3, #0
 800839a:	d001      	beq.n	80083a0 <tud_cdc_n_connected+0x50>
 800839c:	2300      	movs	r3, #0
 800839e:	e016      	b.n	80083ce <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 80083a0:	79fb      	ldrb	r3, [r7, #7]
 80083a2:	4a0d      	ldr	r2, [pc, #52]	@ (80083d8 <tud_cdc_n_connected+0x88>)
 80083a4:	21b4      	movs	r1, #180	@ 0xb4
 80083a6:	fb01 f303 	mul.w	r3, r1, r3
 80083aa:	4413      	add	r3, r2
 80083ac:	3303      	adds	r3, #3
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	613b      	str	r3, [r7, #16]
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	fa22 f303 	lsr.w	r3, r2, r3
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	bf14      	ite	ne
 80083c6:	2301      	movne	r3, #1
 80083c8:	2300      	moveq	r3, #0
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	bf00      	nop
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3718      	adds	r7, #24
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
 80083d6:	bf00      	nop
 80083d8:	20014e08 	.word	0x20014e08

080083dc <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 80083dc:	b480      	push	{r7}
 80083de:	b089      	sub	sp, #36	@ 0x24
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	4603      	mov	r3, r0
 80083e4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80083e6:	79fb      	ldrb	r3, [r7, #7]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d001      	beq.n	80083f0 <tud_cdc_n_available+0x14>
 80083ec:	2300      	movs	r3, #0
 80083ee:	e034      	b.n	800845a <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 80083f0:	79fb      	ldrb	r3, [r7, #7]
 80083f2:	22b4      	movs	r2, #180	@ 0xb4
 80083f4:	fb02 f303 	mul.w	r3, r2, r3
 80083f8:	3318      	adds	r3, #24
 80083fa:	4a1b      	ldr	r2, [pc, #108]	@ (8008468 <tud_cdc_n_available+0x8c>)
 80083fc:	4413      	add	r3, r2
 80083fe:	3308      	adds	r3, #8
 8008400:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	3308      	adds	r3, #8
 8008406:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	8899      	ldrh	r1, [r3, #4]
 800840c:	69bb      	ldr	r3, [r7, #24]
 800840e:	891b      	ldrh	r3, [r3, #8]
 8008410:	b29a      	uxth	r2, r3
 8008412:	69bb      	ldr	r3, [r7, #24]
 8008414:	895b      	ldrh	r3, [r3, #10]
 8008416:	b29b      	uxth	r3, r3
 8008418:	82f9      	strh	r1, [r7, #22]
 800841a:	82ba      	strh	r2, [r7, #20]
 800841c:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 800841e:	8aba      	ldrh	r2, [r7, #20]
 8008420:	8a7b      	ldrh	r3, [r7, #18]
 8008422:	429a      	cmp	r2, r3
 8008424:	d304      	bcc.n	8008430 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8008426:	8aba      	ldrh	r2, [r7, #20]
 8008428:	8a7b      	ldrh	r3, [r7, #18]
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	b29b      	uxth	r3, r3
 800842e:	e008      	b.n	8008442 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008430:	8afb      	ldrh	r3, [r7, #22]
 8008432:	005b      	lsls	r3, r3, #1
 8008434:	b29a      	uxth	r2, r3
 8008436:	8ab9      	ldrh	r1, [r7, #20]
 8008438:	8a7b      	ldrh	r3, [r7, #18]
 800843a:	1acb      	subs	r3, r1, r3
 800843c:	b29b      	uxth	r3, r3
 800843e:	4413      	add	r3, r2
 8008440:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	8892      	ldrh	r2, [r2, #4]
 8008446:	823b      	strh	r3, [r7, #16]
 8008448:	4613      	mov	r3, r2
 800844a:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800844c:	8a3a      	ldrh	r2, [r7, #16]
 800844e:	89fb      	ldrh	r3, [r7, #14]
 8008450:	4293      	cmp	r3, r2
 8008452:	bf28      	it	cs
 8008454:	4613      	movcs	r3, r2
 8008456:	b29b      	uxth	r3, r3
 8008458:	bf00      	nop
}
 800845a:	4618      	mov	r0, r3
 800845c:	3724      	adds	r7, #36	@ 0x24
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	20014e08 	.word	0x20014e08

0800846c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	4603      	mov	r3, r0
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
 8008478:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800847a:	7bfb      	ldrb	r3, [r7, #15]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d001      	beq.n	8008484 <tud_cdc_n_read+0x18>
 8008480:	2300      	movs	r3, #0
 8008482:	e010      	b.n	80084a6 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8008484:	7bfb      	ldrb	r3, [r7, #15]
 8008486:	22b4      	movs	r2, #180	@ 0xb4
 8008488:	fb02 f303 	mul.w	r3, r2, r3
 800848c:	4a08      	ldr	r2, [pc, #32]	@ (80084b0 <tud_cdc_n_read+0x44>)
 800848e:	4413      	add	r3, r2
 8008490:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	7818      	ldrb	r0, [r3, #0]
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f103 0120 	add.w	r1, r3, #32
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	f008 fee0 	bl	8011264 <tu_edpt_stream_read>
 80084a4:	4603      	mov	r3, r0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3718      	adds	r7, #24
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}
 80084ae:	bf00      	nop
 80084b0:	20014e08 	.word	0x20014e08

080084b4 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b088      	sub	sp, #32
 80084b8:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80084ba:	22b4      	movs	r2, #180	@ 0xb4
 80084bc:	2100      	movs	r1, #0
 80084be:	4829      	ldr	r0, [pc, #164]	@ (8008564 <cdcd_init+0xb0>)
 80084c0:	f009 fc9b 	bl	8011dfa <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80084c4:	2300      	movs	r3, #0
 80084c6:	73fb      	strb	r3, [r7, #15]
 80084c8:	e044      	b.n	8008554 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80084ca:	7bfb      	ldrb	r3, [r7, #15]
 80084cc:	22b4      	movs	r2, #180	@ 0xb4
 80084ce:	fb02 f303 	mul.w	r3, r2, r3
 80084d2:	4a24      	ldr	r2, [pc, #144]	@ (8008564 <cdcd_init+0xb0>)
 80084d4:	4413      	add	r3, r2
 80084d6:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	22ff      	movs	r2, #255	@ 0xff
 80084dc:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80084e4:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	2200      	movs	r2, #0
 80084ea:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2200      	movs	r2, #0
 80084f0:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2208      	movs	r2, #8
 80084f6:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80084f8:	2300      	movs	r3, #0
 80084fa:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80084fc:	2300      	movs	r3, #0
 80084fe:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f103 0020 	add.w	r0, r3, #32
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	3374      	adds	r3, #116	@ 0x74
 800850a:	2240      	movs	r2, #64	@ 0x40
 800850c:	9203      	str	r2, [sp, #12]
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	9202      	str	r2, [sp, #8]
 8008512:	2240      	movs	r2, #64	@ 0x40
 8008514:	9201      	str	r2, [sp, #4]
 8008516:	9300      	str	r3, [sp, #0]
 8008518:	2300      	movs	r3, #0
 800851a:	2200      	movs	r2, #0
 800851c:	2100      	movs	r1, #0
 800851e:	f008 fa10 	bl	8010942 <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	f103 000c 	add.w	r0, r3, #12
 8008528:	4b0f      	ldr	r3, [pc, #60]	@ (8008568 <cdcd_init+0xb4>)
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008530:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8008536:	2240      	movs	r2, #64	@ 0x40
 8008538:	9203      	str	r2, [sp, #12]
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	9202      	str	r2, [sp, #8]
 800853e:	2240      	movs	r2, #64	@ 0x40
 8008540:	9201      	str	r2, [sp, #4]
 8008542:	9300      	str	r3, [sp, #0]
 8008544:	460b      	mov	r3, r1
 8008546:	2201      	movs	r2, #1
 8008548:	2100      	movs	r1, #0
 800854a:	f008 f9fa 	bl	8010942 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800854e:	7bfb      	ldrb	r3, [r7, #15]
 8008550:	3301      	adds	r3, #1
 8008552:	73fb      	strb	r3, [r7, #15]
 8008554:	7bfb      	ldrb	r3, [r7, #15]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0b7      	beq.n	80084ca <cdcd_init+0x16>
  }
}
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	20014e08 	.word	0x20014e08
 8008568:	2000002c 	.word	0x2000002c

0800856c <cdcd_deinit>:

bool cdcd_deinit(void) {
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008572:	2300      	movs	r3, #0
 8008574:	71fb      	strb	r3, [r7, #7]
 8008576:	e013      	b.n	80085a0 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8008578:	79fb      	ldrb	r3, [r7, #7]
 800857a:	22b4      	movs	r2, #180	@ 0xb4
 800857c:	fb02 f303 	mul.w	r3, r2, r3
 8008580:	4a0b      	ldr	r2, [pc, #44]	@ (80085b0 <cdcd_deinit+0x44>)
 8008582:	4413      	add	r3, r2
 8008584:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	3320      	adds	r3, #32
 800858a:	4618      	mov	r0, r3
 800858c:	f008 fa01 	bl	8010992 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	4618      	mov	r0, r3
 8008596:	f008 f9fc 	bl	8010992 <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800859a:	79fb      	ldrb	r3, [r7, #7]
 800859c:	3301      	adds	r3, #1
 800859e:	71fb      	strb	r3, [r7, #7]
 80085a0:	79fb      	ldrb	r3, [r7, #7]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0e8      	beq.n	8008578 <cdcd_deinit+0xc>
  }
  return true;
 80085a6:	2301      	movs	r3, #1
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3708      	adds	r7, #8
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	20014e08 	.word	0x20014e08

080085b4 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b086      	sub	sp, #24
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	4603      	mov	r3, r0
 80085bc:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80085be:	2300      	movs	r3, #0
 80085c0:	75fb      	strb	r3, [r7, #23]
 80085c2:	e028      	b.n	8008616 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80085c4:	7dfb      	ldrb	r3, [r7, #23]
 80085c6:	22b4      	movs	r2, #180	@ 0xb4
 80085c8:	fb02 f303 	mul.w	r3, r2, r3
 80085cc:	4a16      	ldr	r2, [pc, #88]	@ (8008628 <cdcd_reset+0x74>)
 80085ce:	4413      	add	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80085d2:	2204      	movs	r2, #4
 80085d4:	2100      	movs	r1, #0
 80085d6:	6938      	ldr	r0, [r7, #16]
 80085d8:	f009 fc0f 	bl	8011dfa <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	f103 0214 	add.w	r2, r3, #20
 80085e2:	4b12      	ldr	r3, [pc, #72]	@ (800862c <cdcd_reset+0x78>)
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	4619      	mov	r1, r3
 80085ee:	4610      	mov	r0, r2
 80085f0:	f002 ffd6 	bl	800b5a0 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	3320      	adds	r3, #32
 80085f8:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	2200      	movs	r2, #0
 80085fe:	705a      	strb	r2, [r3, #1]
}
 8008600:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	330c      	adds	r3, #12
 8008606:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	705a      	strb	r2, [r3, #1]
}
 800860e:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008610:	7dfb      	ldrb	r3, [r7, #23]
 8008612:	3301      	adds	r3, #1
 8008614:	75fb      	strb	r3, [r7, #23]
 8008616:	7dfb      	ldrb	r3, [r7, #23]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d0d3      	beq.n	80085c4 <cdcd_reset+0x10>
  }
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	3718      	adds	r7, #24
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}
 8008626:	bf00      	nop
 8008628:	20014e08 	.word	0x20014e08
 800862c:	2000002c 	.word	0x2000002c

08008630 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8008630:	b580      	push	{r7, lr}
 8008632:	b0b0      	sub	sp, #192	@ 0xc0
 8008634:	af00      	add	r7, sp, #0
 8008636:	4603      	mov	r3, r0
 8008638:	6039      	str	r1, [r7, #0]
 800863a:	71fb      	strb	r3, [r7, #7]
 800863c:	4613      	mov	r3, r2
 800863e:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	795b      	ldrb	r3, [r3, #5]
 8008644:	2b02      	cmp	r3, #2
 8008646:	d103      	bne.n	8008650 <cdcd_open+0x20>
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	799b      	ldrb	r3, [r3, #6]
 800864c:	2b02      	cmp	r3, #2
 800864e:	d001      	beq.n	8008654 <cdcd_open+0x24>
 8008650:	2300      	movs	r3, #0
 8008652:	e207      	b.n	8008a64 <cdcd_open+0x434>
 8008654:	2300      	movs	r3, #0
 8008656:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800865a:	2300      	movs	r3, #0
 800865c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8008660:	e02a      	b.n	80086b8 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8008662:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8008666:	22b4      	movs	r2, #180	@ 0xb4
 8008668:	fb02 f303 	mul.w	r3, r2, r3
 800866c:	4aa3      	ldr	r2, [pc, #652]	@ (80088fc <cdcd_open+0x2cc>)
 800866e:	4413      	add	r3, r2
 8008670:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008674:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008678:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800867c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008680:	429a      	cmp	r2, r3
 8008682:	d011      	beq.n	80086a8 <cdcd_open+0x78>
 8008684:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008688:	7b5b      	ldrb	r3, [r3, #13]
 800868a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800868e:	429a      	cmp	r2, r3
 8008690:	d00a      	beq.n	80086a8 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8008692:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008696:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008698:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800869c:	429a      	cmp	r2, r3
 800869e:	d106      	bne.n	80086ae <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80086a0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <cdcd_open+0x7e>
      return idx;
 80086a8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80086ac:	e009      	b.n	80086c2 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80086ae:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80086b2:	3301      	adds	r3, #1
 80086b4:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80086b8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d0d0      	beq.n	8008662 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80086c0:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80086c2:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80086c6:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d00c      	beq.n	80086e8 <cdcd_open+0xb8>
 80086ce:	4b8c      	ldr	r3, [pc, #560]	@ (8008900 <cdcd_open+0x2d0>)
 80086d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80086d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d000      	beq.n	80086e4 <cdcd_open+0xb4>
 80086e2:	be00      	bkpt	0x0000
 80086e4:	2300      	movs	r3, #0
 80086e6:	e1bd      	b.n	8008a64 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80086e8:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80086ec:	22b4      	movs	r2, #180	@ 0xb4
 80086ee:	fb02 f303 	mul.w	r3, r2, r3
 80086f2:	4a82      	ldr	r2, [pc, #520]	@ (80088fc <cdcd_open+0x2cc>)
 80086f4:	4413      	add	r3, r2
 80086f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80086fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80086fe:	79fa      	ldrb	r2, [r7, #7]
 8008700:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	789a      	ldrb	r2, [r3, #2]
 8008706:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800870a:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8008712:	88bb      	ldrh	r3, [r7, #4]
 8008714:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8008718:	4413      	add	r3, r2
 800871a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008722:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008724:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008726:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	461a      	mov	r2, r3
 800872c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800872e:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8008730:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8008734:	e00b      	b.n	800874e <cdcd_open+0x11e>
 8008736:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800873a:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 800873c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800873e:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008740:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	461a      	mov	r2, r3
 8008746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008748:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 800874a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800874e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008752:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008754:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008758:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 800875a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800875c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800875e:	429a      	cmp	r2, r3
 8008760:	d301      	bcc.n	8008766 <cdcd_open+0x136>
    return false;
 8008762:	2300      	movs	r3, #0
 8008764:	e00e      	b.n	8008784 <cdcd_open+0x154>
 8008766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008768:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 800876a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800876c:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 800876e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	461a      	mov	r2, r3
 8008774:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008776:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8008778:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800877a:	429a      	cmp	r2, r3
 800877c:	bf2c      	ite	cs
 800877e:	2301      	movcs	r3, #1
 8008780:	2300      	movcc	r3, #0
 8008782:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8008784:	2b00      	cmp	r3, #0
 8008786:	d007      	beq.n	8008798 <cdcd_open+0x168>
 8008788:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800878c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800878e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008790:	3301      	adds	r3, #1
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	2b24      	cmp	r3, #36	@ 0x24
 8008796:	d0ce      	beq.n	8008736 <cdcd_open+0x106>
 8008798:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800879c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800879e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087a0:	3301      	adds	r3, #1
 80087a2:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80087a4:	2b05      	cmp	r3, #5
 80087a6:	d12e      	bne.n	8008806 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 80087a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80087b0:	79fb      	ldrb	r3, [r7, #7]
 80087b2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 80087b6:	4618      	mov	r0, r3
 80087b8:	f005 f986 	bl	800dac8 <usbd_edpt_open>
 80087bc:	4603      	mov	r3, r0
 80087be:	f083 0301 	eor.w	r3, r3, #1
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d00c      	beq.n	80087e2 <cdcd_open+0x1b2>
 80087c8:	4b4d      	ldr	r3, [pc, #308]	@ (8008900 <cdcd_open+0x2d0>)
 80087ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80087ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f003 0301 	and.w	r3, r3, #1
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d000      	beq.n	80087de <cdcd_open+0x1ae>
 80087dc:	be00      	bkpt	0x0000
 80087de:	2300      	movs	r3, #0
 80087e0:	e140      	b.n	8008a64 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80087e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087e6:	789a      	ldrb	r2, [r3, #2]
 80087e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80087ec:	709a      	strb	r2, [r3, #2]
 80087ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80087f2:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 80087f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087f6:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 80087f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	461a      	mov	r2, r3
 80087fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008800:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8008802:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008806:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800880a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800880c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800880e:	3301      	adds	r3, #1
 8008810:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8008812:	2b04      	cmp	r3, #4
 8008814:	f040 8121 	bne.w	8008a5a <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8008818:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800881c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8008820:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008824:	795b      	ldrb	r3, [r3, #5]
 8008826:	2b0a      	cmp	r3, #10
 8008828:	f040 8117 	bne.w	8008a5a <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 800882c:	2300      	movs	r3, #0
 800882e:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8008832:	e0fc      	b.n	8008a2e <cdcd_open+0x3fe>
 8008834:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008838:	64bb      	str	r3, [r7, #72]	@ 0x48
 800883a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800883e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8008840:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008842:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008844:	429a      	cmp	r2, r3
 8008846:	d301      	bcc.n	800884c <cdcd_open+0x21c>
    return false;
 8008848:	2300      	movs	r3, #0
 800884a:	e00e      	b.n	800886a <cdcd_open+0x23a>
 800884c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800884e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008852:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800885c:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800885e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008860:	429a      	cmp	r2, r3
 8008862:	bf2c      	ite	cs
 8008864:	2301      	movcs	r3, #1
 8008866:	2300      	movcc	r3, #0
 8008868:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 800886a:	f083 0301 	eor.w	r3, r3, #1
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	f040 80e5 	bne.w	8008a40 <cdcd_open+0x410>
 8008876:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800887a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 800887c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887e:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	461a      	mov	r2, r3
 8008886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008888:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 800888a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 800888e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008892:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8008896:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800889a:	785b      	ldrb	r3, [r3, #1]
 800889c:	2b05      	cmp	r3, #5
 800889e:	d107      	bne.n	80088b0 <cdcd_open+0x280>
 80088a0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088a4:	78db      	ldrb	r3, [r3, #3]
 80088a6:	f003 0303 	and.w	r3, r3, #3
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	2b02      	cmp	r3, #2
 80088ae:	d00c      	beq.n	80088ca <cdcd_open+0x29a>
 80088b0:	4b13      	ldr	r3, [pc, #76]	@ (8008900 <cdcd_open+0x2d0>)
 80088b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d000      	beq.n	80088c6 <cdcd_open+0x296>
 80088c4:	be00      	bkpt	0x0000
 80088c6:	2300      	movs	r3, #0
 80088c8:	e0cc      	b.n	8008a64 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 80088ca:	79fb      	ldrb	r3, [r7, #7]
 80088cc:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80088d0:	4618      	mov	r0, r3
 80088d2:	f005 f8f9 	bl	800dac8 <usbd_edpt_open>
 80088d6:	4603      	mov	r3, r0
 80088d8:	f083 0301 	eor.w	r3, r3, #1
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d010      	beq.n	8008904 <cdcd_open+0x2d4>
 80088e2:	4b07      	ldr	r3, [pc, #28]	@ (8008900 <cdcd_open+0x2d0>)
 80088e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80088e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f003 0301 	and.w	r3, r3, #1
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d000      	beq.n	80088f8 <cdcd_open+0x2c8>
 80088f6:	be00      	bkpt	0x0000
 80088f8:	2300      	movs	r3, #0
 80088fa:	e0b3      	b.n	8008a64 <cdcd_open+0x434>
 80088fc:	20014e08 	.word	0x20014e08
 8008900:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8008904:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008908:	789b      	ldrb	r3, [r3, #2]
 800890a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800890e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008912:	09db      	lsrs	r3, r3, #7
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b01      	cmp	r3, #1
 8008918:	d139      	bne.n	800898e <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800891a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800891e:	330c      	adds	r3, #12
 8008920:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008924:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800892a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800892e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8008930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008932:	789a      	ldrb	r2, [r3, #2]
 8008934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008936:	705a      	strb	r2, [r3, #1]
 8008938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800893a:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800893c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893e:	889b      	ldrh	r3, [r3, #4]
 8008940:	b29b      	uxth	r3, r3
 8008942:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008946:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8008948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800894c:	bf0c      	ite	eq
 800894e:	2301      	moveq	r3, #1
 8008950:	2300      	movne	r3, #0
 8008952:	b2d9      	uxtb	r1, r3
 8008954:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008956:	7813      	ldrb	r3, [r2, #0]
 8008958:	f361 0341 	bfi	r3, r1, #1, #1
 800895c:	7013      	strb	r3, [r2, #0]
}
 800895e:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8008960:	4b42      	ldr	r3, [pc, #264]	@ (8008a6c <cdcd_open+0x43c>)
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	f003 0302 	and.w	r3, r3, #2
 8008968:	b2db      	uxtb	r3, r3
 800896a:	2b00      	cmp	r3, #0
 800896c:	d006      	beq.n	800897c <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800896e:	79fb      	ldrb	r3, [r7, #7]
 8008970:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8008974:	4618      	mov	r0, r3
 8008976:	f008 f8b1 	bl	8010adc <tu_edpt_stream_write_xfer>
 800897a:	e053      	b.n	8008a24 <cdcd_open+0x3f4>
 800897c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008980:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8008982:	6a3b      	ldr	r3, [r7, #32]
 8008984:	3308      	adds	r3, #8
 8008986:	4618      	mov	r0, r3
 8008988:	f002 fdf9 	bl	800b57e <tu_fifo_clear>
 800898c:	e04a      	b.n	8008a24 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 800898e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008992:	3320      	adds	r3, #32
 8008994:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008998:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800899c:	61fb      	str	r3, [r7, #28]
 800899e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089a2:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	789a      	ldrb	r2, [r3, #2]
 80089a8:	69fb      	ldr	r3, [r7, #28]
 80089aa:	705a      	strb	r2, [r3, #1]
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	889b      	ldrh	r3, [r3, #4]
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089ba:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80089bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c0:	bf0c      	ite	eq
 80089c2:	2301      	moveq	r3, #1
 80089c4:	2300      	movne	r3, #0
 80089c6:	b2d9      	uxtb	r1, r3
 80089c8:	69fa      	ldr	r2, [r7, #28]
 80089ca:	7813      	ldrb	r3, [r2, #0]
 80089cc:	f361 0341 	bfi	r3, r1, #1, #1
 80089d0:	7013      	strb	r3, [r2, #0]
}
 80089d2:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 80089d4:	4b25      	ldr	r3, [pc, #148]	@ (8008a6c <cdcd_open+0x43c>)
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	f083 0301 	eor.w	r3, r3, #1
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d007      	beq.n	80089f8 <cdcd_open+0x3c8>
 80089e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80089ec:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	3308      	adds	r3, #8
 80089f2:	4618      	mov	r0, r3
 80089f4:	f002 fdc3 	bl	800b57e <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 80089f8:	79fb      	ldrb	r3, [r7, #7]
 80089fa:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80089fe:	4618      	mov	r0, r3
 8008a00:	f008 fa94 	bl	8010f2c <tu_edpt_stream_read_xfer>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d10c      	bne.n	8008a24 <cdcd_open+0x3f4>
 8008a0a:	4b19      	ldr	r3, [pc, #100]	@ (8008a70 <cdcd_open+0x440>)
 8008a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008a10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d000      	beq.n	8008a20 <cdcd_open+0x3f0>
 8008a1e:	be00      	bkpt	0x0000
 8008a20:	2300      	movs	r3, #0
 8008a22:	e01f      	b.n	8008a64 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8008a24:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8008a28:	3301      	adds	r3, #1
 8008a2a:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8008a2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008a32:	791b      	ldrb	r3, [r3, #4]
 8008a34:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	f4ff aefb 	bcc.w	8008834 <cdcd_open+0x204>
 8008a3e:	e000      	b.n	8008a42 <cdcd_open+0x412>
          break;
 8008a40:	bf00      	nop
 8008a42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008a46:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	461a      	mov	r2, r3
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8008a56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8008a5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	b29b      	uxth	r3, r3
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	37c0      	adds	r7, #192	@ 0xc0
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	2000002c 	.word	0x2000002c
 8008a70:	e000edf0 	.word	0xe000edf0

08008a74 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b08a      	sub	sp, #40	@ 0x28
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	603a      	str	r2, [r7, #0]
 8008a7e:	71fb      	strb	r3, [r7, #7]
 8008a80:	460b      	mov	r3, r1
 8008a82:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	2b20      	cmp	r3, #32
 8008a90:	d001      	beq.n	8008a96 <cdcd_control_xfer_cb+0x22>
 8008a92:	2300      	movs	r3, #0
 8008a94:	e0d9      	b.n	8008c4a <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8008a96:	2300      	movs	r3, #0
 8008a98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008a9c:	e014      	b.n	8008ac8 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8008a9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008aa2:	22b4      	movs	r2, #180	@ 0xb4
 8008aa4:	fb02 f303 	mul.w	r3, r2, r3
 8008aa8:	4a6a      	ldr	r2, [pc, #424]	@ (8008c54 <cdcd_control_xfer_cb+0x1e0>)
 8008aaa:	4413      	add	r3, r2
 8008aac:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	785b      	ldrb	r3, [r3, #1]
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	889b      	ldrh	r3, [r3, #4]
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d009      	beq.n	8008ad2 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8008abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0e6      	beq.n	8008a9e <cdcd_control_xfer_cb+0x2a>
 8008ad0:	e000      	b.n	8008ad4 <cdcd_control_xfer_cb+0x60>
      break;
 8008ad2:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8008ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d001      	beq.n	8008ae0 <cdcd_control_xfer_cb+0x6c>
 8008adc:	2300      	movs	r3, #0
 8008ade:	e0b4      	b.n	8008c4a <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	785b      	ldrb	r3, [r3, #1]
 8008ae4:	3b20      	subs	r3, #32
 8008ae6:	2b03      	cmp	r3, #3
 8008ae8:	f200 80a5 	bhi.w	8008c36 <cdcd_control_xfer_cb+0x1c2>
 8008aec:	a201      	add	r2, pc, #4	@ (adr r2, 8008af4 <cdcd_control_xfer_cb+0x80>)
 8008aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af2:	bf00      	nop
 8008af4:	08008b05 	.word	0x08008b05
 8008af8:	08008b35 	.word	0x08008b35
 8008afc:	08008b4d 	.word	0x08008b4d
 8008b00:	08008c0b 	.word	0x08008c0b
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8008b04:	79bb      	ldrb	r3, [r7, #6]
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d107      	bne.n	8008b1a <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8008b0a:	6a3b      	ldr	r3, [r7, #32]
 8008b0c:	1d1a      	adds	r2, r3, #4
 8008b0e:	79f8      	ldrb	r0, [r7, #7]
 8008b10:	2307      	movs	r3, #7
 8008b12:	6839      	ldr	r1, [r7, #0]
 8008b14:	f005 fae8 	bl	800e0e8 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8008b18:	e08f      	b.n	8008c3a <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8008b1a:	79bb      	ldrb	r3, [r7, #6]
 8008b1c:	2b03      	cmp	r3, #3
 8008b1e:	f040 808c 	bne.w	8008c3a <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8008b22:	6a3b      	ldr	r3, [r7, #32]
 8008b24:	1d1a      	adds	r2, r3, #4
 8008b26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff fbf5 	bl	800831c <tud_cdc_line_coding_cb>
      break;
 8008b32:	e082      	b.n	8008c3a <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8008b34:	79bb      	ldrb	r3, [r7, #6]
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	f040 8081 	bne.w	8008c3e <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8008b3c:	6a3b      	ldr	r3, [r7, #32]
 8008b3e:	1d1a      	adds	r2, r3, #4
 8008b40:	79f8      	ldrb	r0, [r7, #7]
 8008b42:	2307      	movs	r3, #7
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	f005 facf 	bl	800e0e8 <tud_control_xfer>
      }
      break;
 8008b4a:	e078      	b.n	8008c3e <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8008b4c:	79bb      	ldrb	r3, [r7, #6]
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d105      	bne.n	8008b5e <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8008b52:	79fb      	ldrb	r3, [r7, #7]
 8008b54:	6839      	ldr	r1, [r7, #0]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f005 fa42 	bl	800dfe0 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8008b5c:	e071      	b.n	8008c42 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8008b5e:	79bb      	ldrb	r3, [r7, #6]
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	d16e      	bne.n	8008c42 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	885b      	ldrh	r3, [r3, #2]
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	613b      	str	r3, [r7, #16]
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008b70:	7bfb      	ldrb	r3, [r7, #15]
 8008b72:	693a      	ldr	r2, [r7, #16]
 8008b74:	fa22 f303 	lsr.w	r3, r2, r3
 8008b78:	f003 0301 	and.w	r3, r3, #1
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	bf14      	ite	ne
 8008b80:	2301      	movne	r3, #1
 8008b82:	2300      	moveq	r3, #0
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	885b      	ldrh	r3, [r3, #2]
 8008b8c:	b29b      	uxth	r3, r3
 8008b8e:	61bb      	str	r3, [r7, #24]
 8008b90:	2301      	movs	r3, #1
 8008b92:	75fb      	strb	r3, [r7, #23]
 8008b94:	7dfb      	ldrb	r3, [r7, #23]
 8008b96:	69ba      	ldr	r2, [r7, #24]
 8008b98:	fa22 f303 	lsr.w	r3, r2, r3
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	bf14      	ite	ne
 8008ba4:	2301      	movne	r3, #1
 8008ba6:	2300      	moveq	r3, #0
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	885b      	ldrh	r3, [r3, #2]
 8008bb0:	b29b      	uxth	r3, r3
 8008bb2:	b2da      	uxtb	r2, r3
 8008bb4:	6a3b      	ldr	r3, [r7, #32]
 8008bb6:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8008bb8:	4b27      	ldr	r3, [pc, #156]	@ (8008c58 <cdcd_control_xfer_cb+0x1e4>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	f003 0304 	and.w	r3, r3, #4
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d013      	beq.n	8008bee <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8008bc6:	6a3b      	ldr	r3, [r7, #32]
 8008bc8:	f103 0214 	add.w	r2, r3, #20
 8008bcc:	7ffb      	ldrb	r3, [r7, #31]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	bf14      	ite	ne
 8008bd2:	2301      	movne	r3, #1
 8008bd4:	2300      	moveq	r3, #0
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	f083 0301 	eor.w	r3, r3, #1
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	f003 0301 	and.w	r3, r3, #1
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	4619      	mov	r1, r3
 8008be6:	4610      	mov	r0, r2
 8008be8:	f002 fcda 	bl	800b5a0 <tu_fifo_set_overwritable>
 8008bec:	e005      	b.n	8008bfa <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8008bee:	6a3b      	ldr	r3, [r7, #32]
 8008bf0:	3314      	adds	r3, #20
 8008bf2:	2100      	movs	r1, #0
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f002 fcd3 	bl	800b5a0 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8008bfa:	7fba      	ldrb	r2, [r7, #30]
 8008bfc:	7ff9      	ldrb	r1, [r7, #31]
 8008bfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7ff fb7b 	bl	80082fe <tud_cdc_line_state_cb>
      break;
 8008c08:	e01b      	b.n	8008c42 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8008c0a:	79bb      	ldrb	r3, [r7, #6]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d105      	bne.n	8008c1c <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8008c10:	79fb      	ldrb	r3, [r7, #7]
 8008c12:	6839      	ldr	r1, [r7, #0]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f005 f9e3 	bl	800dfe0 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8008c1a:	e014      	b.n	8008c46 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8008c1c:	79bb      	ldrb	r3, [r7, #6]
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	d111      	bne.n	8008c46 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	885b      	ldrh	r3, [r3, #2]
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7ff fb80 	bl	8008334 <tud_cdc_send_break_cb>
      break;
 8008c34:	e007      	b.n	8008c46 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8008c36:	2300      	movs	r3, #0
 8008c38:	e007      	b.n	8008c4a <cdcd_control_xfer_cb+0x1d6>
      break;
 8008c3a:	bf00      	nop
 8008c3c:	e004      	b.n	8008c48 <cdcd_control_xfer_cb+0x1d4>
      break;
 8008c3e:	bf00      	nop
 8008c40:	e002      	b.n	8008c48 <cdcd_control_xfer_cb+0x1d4>
      break;
 8008c42:	bf00      	nop
 8008c44:	e000      	b.n	8008c48 <cdcd_control_xfer_cb+0x1d4>
      break;
 8008c46:	bf00      	nop
  }

  return true;
 8008c48:	2301      	movs	r3, #1
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3728      	adds	r7, #40	@ 0x28
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}
 8008c52:	bf00      	nop
 8008c54:	20014e08 	.word	0x20014e08
 8008c58:	2000002c 	.word	0x2000002c

08008c5c <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b098      	sub	sp, #96	@ 0x60
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	603b      	str	r3, [r7, #0]
 8008c64:	4603      	mov	r3, r0
 8008c66:	71fb      	strb	r3, [r7, #7]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	71bb      	strb	r3, [r7, #6]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	717b      	strb	r3, [r7, #5]
 8008c70:	79bb      	ldrb	r3, [r7, #6]
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8008c76:	2300      	movs	r3, #0
 8008c78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008c7c:	e026      	b.n	8008ccc <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8008c7e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8008c82:	22b4      	movs	r2, #180	@ 0xb4
 8008c84:	fb02 f303 	mul.w	r3, r2, r3
 8008c88:	4a81      	ldr	r2, [pc, #516]	@ (8008e90 <cdcd_xfer_cb+0x234>)
 8008c8a:	4413      	add	r3, r2
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008c8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008c94:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d00f      	beq.n	8008cbc <cdcd_xfer_cb+0x60>
 8008c9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c9e:	7b5b      	ldrb	r3, [r3, #13]
 8008ca0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d009      	beq.n	8008cbc <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8008ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008caa:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008cac:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d106      	bne.n	8008cc2 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8008cb4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d002      	beq.n	8008cc2 <cdcd_xfer_cb+0x66>
      return idx;
 8008cbc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8008cc0:	e009      	b.n	8008cd6 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8008cc2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008ccc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d0d4      	beq.n	8008c7e <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8008cd4:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8008cd6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8008cda:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d00a      	beq.n	8008cf8 <cdcd_xfer_cb+0x9c>
 8008ce2:	4b6c      	ldr	r3, [pc, #432]	@ (8008e94 <cdcd_xfer_cb+0x238>)
 8008ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 0301 	and.w	r3, r3, #1
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d000      	beq.n	8008cf4 <cdcd_xfer_cb+0x98>
 8008cf2:	be00      	bkpt	0x0000
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	e0c7      	b.n	8008e88 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8008cf8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008cfc:	22b4      	movs	r2, #180	@ 0xb4
 8008cfe:	fb02 f303 	mul.w	r3, r2, r3
 8008d02:	4a63      	ldr	r2, [pc, #396]	@ (8008e90 <cdcd_xfer_cb+0x234>)
 8008d04:	4413      	add	r3, r2
 8008d06:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8008d08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d0a:	3320      	adds	r3, #32
 8008d0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8008d0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d10:	330c      	adds	r3, #12
 8008d12:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8008d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d16:	785b      	ldrb	r3, [r3, #1]
 8008d18:	79ba      	ldrb	r2, [r7, #6]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	f040 8091 	bne.w	8008e42 <cdcd_xfer_cb+0x1e6>
 8008d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8008d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2a:	3308      	adds	r3, #8
 8008d2c:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8008d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d30:	889b      	ldrh	r3, [r3, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d014      	beq.n	8008d60 <cdcd_xfer_cb+0x104>
 8008d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d010      	beq.n	8008d60 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8008d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d40:	f103 0208 	add.w	r2, r3, #8
 8008d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008d4a:	b289      	uxth	r1, r1
 8008d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d50:	460b      	mov	r3, r1
 8008d52:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8008d54:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d56:	2300      	movs	r3, #0
 8008d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008d5c:	f002 ff5c 	bl	800bc18 <tu_fifo_write_n_access_mode>
}
 8008d60:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8008d62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d64:	7adb      	ldrb	r3, [r3, #11]
 8008d66:	2bff      	cmp	r3, #255	@ 0xff
 8008d68:	d04a      	beq.n	8008e00 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8008d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d6c:	3308      	adds	r3, #8
 8008d6e:	f107 0208 	add.w	r2, r7, #8
 8008d72:	4611      	mov	r1, r2
 8008d74:	4618      	mov	r0, r3
 8008d76:	f003 f996 	bl	800c0a6 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8008d7a:	8a3b      	ldrh	r3, [r7, #16]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d005      	beq.n	8008d8c <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8008d80:	697a      	ldr	r2, [r7, #20]
 8008d82:	8a3b      	ldrh	r3, [r7, #16]
 8008d84:	3b01      	subs	r3, #1
 8008d86:	4413      	add	r3, r2
 8008d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d8a:	e00a      	b.n	8008da2 <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8008d8c:	893b      	ldrh	r3, [r7, #8]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d005      	beq.n	8008d9e <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	893b      	ldrh	r3, [r7, #8]
 8008d96:	3b01      	subs	r3, #1
 8008d98:	4413      	add	r3, r2
 8008d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d9c:	e001      	b.n	8008da2 <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 8008d9e:	2300      	movs	r3, #0
 8008da0:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8008da2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d02b      	beq.n	8008e00 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8008da8:	2300      	movs	r3, #0
 8008daa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008dac:	e022      	b.n	8008df4 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 8008dae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008db0:	7ada      	ldrb	r2, [r3, #11]
 8008db2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	429a      	cmp	r2, r3
 8008db8:	d108      	bne.n	8008dcc <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8008dba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dbc:	7ada      	ldrb	r2, [r3, #11]
 8008dbe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7ff fa76 	bl	80082b6 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8008dca:	e019      	b.n	8008e00 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d105      	bne.n	8008de0 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	893b      	ldrh	r3, [r7, #8]
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	4413      	add	r3, r2
 8008ddc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008dde:	e006      	b.n	8008dee <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d00a      	beq.n	8008dfe <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8008de8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dea:	3b01      	subs	r3, #1
 8008dec:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8008dee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008df0:	3301      	adds	r3, #1
 8008df2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008df4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d3d8      	bcc.n	8008dae <cdcd_xfer_cb+0x152>
 8008dfc:	e000      	b.n	8008e00 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 8008dfe:	bf00      	nop
 8008e00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e02:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8008e04:	6a3b      	ldr	r3, [r7, #32]
 8008e06:	3308      	adds	r3, #8
 8008e08:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	891b      	ldrh	r3, [r3, #8]
 8008e0e:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	895b      	ldrh	r3, [r3, #10]
 8008e14:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8008e16:	8b7a      	ldrh	r2, [r7, #26]
 8008e18:	8b3b      	ldrh	r3, [r7, #24]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	bf0c      	ite	eq
 8008e1e:	2301      	moveq	r3, #1
 8008e20:	2300      	movne	r3, #0
 8008e22:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8008e24:	f083 0301 	eor.w	r3, r3, #1
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d004      	beq.n	8008e38 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 8008e2e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e32:	4618      	mov	r0, r3
 8008e34:	f7ff fa34 	bl	80082a0 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f008 f875 	bl	8010f2c <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8008e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e44:	785b      	ldrb	r3, [r3, #1]
 8008e46:	79ba      	ldrb	r2, [r7, #6]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d112      	bne.n	8008e72 <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8008e4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e50:	4618      	mov	r0, r3
 8008e52:	f7ff fa3e 	bl	80082d2 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 8008e56:	79fb      	ldrb	r3, [r7, #7]
 8008e58:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f007 fe3e 	bl	8010adc <tu_edpt_stream_write_xfer>
 8008e60:	4603      	mov	r3, r0
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d105      	bne.n	8008e72 <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 8008e66:	79fb      	ldrb	r3, [r7, #7]
 8008e68:	683a      	ldr	r2, [r7, #0]
 8008e6a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f007 fd9b 	bl	80109a8 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 8008e72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e74:	789b      	ldrb	r3, [r3, #2]
 8008e76:	79ba      	ldrb	r2, [r7, #6]
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d104      	bne.n	8008e86 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8008e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7ff fa31 	bl	80082e8 <tud_cdc_notify_complete_cb>
  }

  return true;
 8008e86:	2301      	movs	r3, #1
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3760      	adds	r7, #96	@ 0x60
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	20014e08 	.word	0x20014e08
 8008e94:	e000edf0 	.word	0xe000edf0

08008e98 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	460a      	mov	r2, r1
 8008ea2:	71fb      	strb	r3, [r7, #7]
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr

08008eb4 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8008eb4:	b480      	push	{r7}
 8008eb6:	b083      	sub	sp, #12
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	4603      	mov	r3, r0
 8008ebc:	460a      	mov	r2, r1
 8008ebe:	71fb      	strb	r3, [r7, #7]
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8008ec4:	2301      	movs	r3, #1
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 8008ed2:	b480      	push	{r7}
 8008ed4:	b083      	sub	sp, #12
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	4603      	mov	r3, r0
 8008eda:	6039      	str	r1, [r7, #0]
 8008edc:	71fb      	strb	r3, [r7, #7]
 8008ede:	4613      	mov	r3, r2
 8008ee0:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 8008ee2:	bf00      	nop
 8008ee4:	370c      	adds	r7, #12
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	603a      	str	r2, [r7, #0]
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	4603      	mov	r3, r0
 8008efa:	71fb      	strb	r3, [r7, #7]
 8008efc:	460b      	mov	r3, r1
 8008efe:	71bb      	strb	r3, [r7, #6]
 8008f00:	4613      	mov	r3, r2
 8008f02:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8008f04:	bf00      	nop
 8008f06:	370c      	adds	r7, #12
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr

08008f10 <tud_hid_n_ready>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_hid_n_ready(uint8_t instance) {
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	4603      	mov	r3, r0
 8008f18:	71fb      	strb	r3, [r7, #7]
  uint8_t const rhport = 0;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	73fb      	strb	r3, [r7, #15]
  uint8_t const ep_in = _hidd_itf[instance].ep_in;
 8008f1e:	79fa      	ldrb	r2, [r7, #7]
 8008f20:	491d      	ldr	r1, [pc, #116]	@ (8008f98 <tud_hid_n_ready+0x88>)
 8008f22:	4613      	mov	r3, r2
 8008f24:	005b      	lsls	r3, r3, #1
 8008f26:	4413      	add	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	440b      	add	r3, r1
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	73bb      	strb	r3, [r7, #14]
  const bool is_mounted = tud_mounted();
 8008f32:	f003 f9d7 	bl	800c2e4 <tud_mounted>
 8008f36:	4603      	mov	r3, r0
 8008f38:	737b      	strb	r3, [r7, #13]
  const bool is_suspended = tud_suspended();
 8008f3a:	f003 f9e5 	bl	800c308 <tud_suspended>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	733b      	strb	r3, [r7, #12]
  return is_mounted && !is_suspended;
 8008f42:	7b7b      	ldrb	r3, [r7, #13]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d007      	beq.n	8008f58 <tud_hid_n_ready+0x48>
 8008f48:	7b3b      	ldrb	r3, [r7, #12]
 8008f4a:	f083 0301 	eor.w	r3, r3, #1
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d001      	beq.n	8008f58 <tud_hid_n_ready+0x48>
 8008f54:	2301      	movs	r3, #1
 8008f56:	e000      	b.n	8008f5a <tud_hid_n_ready+0x4a>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	f003 0301 	and.w	r3, r3, #1
 8008f5e:	b2db      	uxtb	r3, r3
  return tud_ready() && (ep_in != 0) && !usbd_edpt_busy(rhport, ep_in);
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d010      	beq.n	8008f86 <tud_hid_n_ready+0x76>
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d00d      	beq.n	8008f86 <tud_hid_n_ready+0x76>
 8008f6a:	7bba      	ldrb	r2, [r7, #14]
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
 8008f6e:	4611      	mov	r1, r2
 8008f70:	4618      	mov	r0, r3
 8008f72:	f004 ff33 	bl	800dddc <usbd_edpt_busy>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f083 0301 	eor.w	r3, r3, #1
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d001      	beq.n	8008f86 <tud_hid_n_ready+0x76>
 8008f82:	2301      	movs	r3, #1
 8008f84:	e000      	b.n	8008f88 <tud_hid_n_ready+0x78>
 8008f86:	2300      	movs	r3, #0
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	b2db      	uxtb	r3, r3
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	20014ebc 	.word	0x20014ebc

08008f9c <tud_hid_n_report>:

bool tud_hid_n_report(uint8_t instance, uint8_t report_id, void const *report, uint16_t len) {
 8008f9c:	b590      	push	{r4, r7, lr}
 8008f9e:	b091      	sub	sp, #68	@ 0x44
 8008fa0:	af02      	add	r7, sp, #8
 8008fa2:	603a      	str	r2, [r7, #0]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	71fb      	strb	r3, [r7, #7]
 8008faa:	460b      	mov	r3, r1
 8008fac:	71bb      	strb	r3, [r7, #6]
 8008fae:	4613      	mov	r3, r2
 8008fb0:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(instance < CFG_TUD_HID);
 8008fb2:	79fb      	ldrb	r3, [r7, #7]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d001      	beq.n	8008fbc <tud_hid_n_report+0x20>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	e091      	b.n	80090e0 <tud_hid_n_report+0x144>
  const uint8_t rhport = 0;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  hidd_interface_t *p_hid = &_hidd_itf[instance];
 8008fc2:	79fa      	ldrb	r2, [r7, #7]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	005b      	lsls	r3, r3, #1
 8008fc8:	4413      	add	r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	4a46      	ldr	r2, [pc, #280]	@ (80090e8 <tud_hid_n_report+0x14c>)
 8008fce:	4413      	add	r3, r2
 8008fd0:	633b      	str	r3, [r7, #48]	@ 0x30
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8008fd2:	79fa      	ldrb	r2, [r7, #7]
 8008fd4:	4613      	mov	r3, r2
 8008fd6:	005b      	lsls	r3, r3, #1
 8008fd8:	4413      	add	r3, r2
 8008fda:	011b      	lsls	r3, r3, #4
 8008fdc:	4a43      	ldr	r2, [pc, #268]	@ (80090ec <tud_hid_n_report+0x150>)
 8008fde:	4413      	add	r3, r2
 8008fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // claim endpoint
  TU_VERIFY(usbd_edpt_claim(rhport, p_hid->ep_in));
 8008fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe4:	785a      	ldrb	r2, [r3, #1]
 8008fe6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008fea:	4611      	mov	r1, r2
 8008fec:	4618      	mov	r0, r3
 8008fee:	f004 fdb1 	bl	800db54 <usbd_edpt_claim>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	f083 0301 	eor.w	r3, r3, #1
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d001      	beq.n	8009002 <tud_hid_n_report+0x66>
 8008ffe:	2300      	movs	r3, #0
 8009000:	e06e      	b.n	80090e0 <tud_hid_n_report+0x144>

  // prepare data
  if (report_id) {
 8009002:	79bb      	ldrb	r3, [r7, #6]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d032      	beq.n	800906e <tud_hid_n_report+0xd2>
    p_epbuf->epin[0] = report_id;
 8009008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900a:	79ba      	ldrb	r2, [r7, #6]
 800900c:	741a      	strb	r2, [r3, #16]
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin + 1, CFG_TUD_HID_EP_BUFSIZE - 1, report, len));
 800900e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009010:	3310      	adds	r3, #16
 8009012:	1c5a      	adds	r2, r3, #1
 8009014:	88bb      	ldrh	r3, [r7, #4]
 8009016:	62ba      	str	r2, [r7, #40]	@ 0x28
 8009018:	220f      	movs	r2, #15
 800901a:	627a      	str	r2, [r7, #36]	@ 0x24
 800901c:	683a      	ldr	r2, [r7, #0]
 800901e:	623a      	str	r2, [r7, #32]
 8009020:	61fb      	str	r3, [r7, #28]
  if (dest == NULL) {
 8009022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009024:	2b00      	cmp	r3, #0
 8009026:	d102      	bne.n	800902e <tud_hid_n_report+0x92>
    return -1;
 8009028:	f04f 33ff 	mov.w	r3, #4294967295
 800902c:	e017      	b.n	800905e <tud_hid_n_report+0xc2>
  if (count == 0u) {
 800902e:	69fb      	ldr	r3, [r7, #28]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d101      	bne.n	8009038 <tud_hid_n_report+0x9c>
    return 0;
 8009034:	2300      	movs	r3, #0
 8009036:	e012      	b.n	800905e <tud_hid_n_report+0xc2>
  if (src == NULL) {
 8009038:	6a3b      	ldr	r3, [r7, #32]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d102      	bne.n	8009044 <tud_hid_n_report+0xa8>
    return -1;
 800903e:	f04f 33ff 	mov.w	r3, #4294967295
 8009042:	e00c      	b.n	800905e <tud_hid_n_report+0xc2>
  if (count > destsz) {
 8009044:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	429a      	cmp	r2, r3
 800904a:	d202      	bcs.n	8009052 <tud_hid_n_report+0xb6>
    return -1;
 800904c:	f04f 33ff 	mov.w	r3, #4294967295
 8009050:	e005      	b.n	800905e <tud_hid_n_report+0xc2>
  (void) memcpy(dest, src, count);
 8009052:	69fa      	ldr	r2, [r7, #28]
 8009054:	6a39      	ldr	r1, [r7, #32]
 8009056:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009058:	f008 ff4f 	bl	8011efa <memcpy>
  return 0;
 800905c:	2300      	movs	r3, #0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d001      	beq.n	8009066 <tud_hid_n_report+0xca>
 8009062:	2300      	movs	r3, #0
 8009064:	e03c      	b.n	80090e0 <tud_hid_n_report+0x144>
    len++;
 8009066:	88bb      	ldrh	r3, [r7, #4]
 8009068:	3301      	adds	r3, #1
 800906a:	80bb      	strh	r3, [r7, #4]
 800906c:	e02b      	b.n	80090c6 <tud_hid_n_report+0x12a>
  } else {
    TU_VERIFY(0 == tu_memcpy_s(p_epbuf->epin, CFG_TUD_HID_EP_BUFSIZE, report, len));
 800906e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009070:	f103 0210 	add.w	r2, r3, #16
 8009074:	88bb      	ldrh	r3, [r7, #4]
 8009076:	61ba      	str	r2, [r7, #24]
 8009078:	2210      	movs	r2, #16
 800907a:	617a      	str	r2, [r7, #20]
 800907c:	683a      	ldr	r2, [r7, #0]
 800907e:	613a      	str	r2, [r7, #16]
 8009080:	60fb      	str	r3, [r7, #12]
  if (dest == NULL) {
 8009082:	69bb      	ldr	r3, [r7, #24]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d102      	bne.n	800908e <tud_hid_n_report+0xf2>
    return -1;
 8009088:	f04f 33ff 	mov.w	r3, #4294967295
 800908c:	e017      	b.n	80090be <tud_hid_n_report+0x122>
  if (count == 0u) {
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d101      	bne.n	8009098 <tud_hid_n_report+0xfc>
    return 0;
 8009094:	2300      	movs	r3, #0
 8009096:	e012      	b.n	80090be <tud_hid_n_report+0x122>
  if (src == NULL) {
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d102      	bne.n	80090a4 <tud_hid_n_report+0x108>
    return -1;
 800909e:	f04f 33ff 	mov.w	r3, #4294967295
 80090a2:	e00c      	b.n	80090be <tud_hid_n_report+0x122>
  if (count > destsz) {
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d202      	bcs.n	80090b2 <tud_hid_n_report+0x116>
    return -1;
 80090ac:	f04f 33ff 	mov.w	r3, #4294967295
 80090b0:	e005      	b.n	80090be <tud_hid_n_report+0x122>
  (void) memcpy(dest, src, count);
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	6939      	ldr	r1, [r7, #16]
 80090b6:	69b8      	ldr	r0, [r7, #24]
 80090b8:	f008 ff1f 	bl	8011efa <memcpy>
  return 0;
 80090bc:	2300      	movs	r3, #0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d001      	beq.n	80090c6 <tud_hid_n_report+0x12a>
 80090c2:	2300      	movs	r3, #0
 80090c4:	e00c      	b.n	80090e0 <tud_hid_n_report+0x144>
  }

  return usbd_edpt_xfer(rhport, p_hid->ep_in, p_epbuf->epin, len, false);
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	7859      	ldrb	r1, [r3, #1]
 80090ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090cc:	f103 0210 	add.w	r2, r3, #16
 80090d0:	88bb      	ldrh	r3, [r7, #4]
 80090d2:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80090d6:	2400      	movs	r4, #0
 80090d8:	9400      	str	r4, [sp, #0]
 80090da:	f004 fd8b 	bl	800dbf4 <usbd_edpt_xfer>
 80090de:	4603      	mov	r3, r0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	373c      	adds	r7, #60	@ 0x3c
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd90      	pop	{r4, r7, pc}
 80090e8:	20014ebc 	.word	0x20014ebc
 80090ec:	20014ec8 	.word	0x20014ec8

080090f0 <tud_hid_n_keyboard_report>:

uint8_t tud_hid_n_get_protocol(uint8_t instance) {
  return _hidd_itf[instance].protocol_mode;
}

bool tud_hid_n_keyboard_report(uint8_t instance, uint8_t report_id, uint8_t modifier, const uint8_t keycode[6]) {
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b084      	sub	sp, #16
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	4603      	mov	r3, r0
 80090fa:	71fb      	strb	r3, [r7, #7]
 80090fc:	460b      	mov	r3, r1
 80090fe:	71bb      	strb	r3, [r7, #6]
 8009100:	4613      	mov	r3, r2
 8009102:	717b      	strb	r3, [r7, #5]
  hid_keyboard_report_t report;
  report.modifier = modifier;
 8009104:	797b      	ldrb	r3, [r7, #5]
 8009106:	723b      	strb	r3, [r7, #8]
  report.reserved = 0;
 8009108:	2300      	movs	r3, #0
 800910a:	727b      	strb	r3, [r7, #9]

  if (keycode) {
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d007      	beq.n	8009122 <tud_hid_n_keyboard_report+0x32>
    memcpy(report.keycode, keycode, sizeof(report.keycode));
 8009112:	683a      	ldr	r2, [r7, #0]
 8009114:	f107 030a 	add.w	r3, r7, #10
 8009118:	6811      	ldr	r1, [r2, #0]
 800911a:	6019      	str	r1, [r3, #0]
 800911c:	8892      	ldrh	r2, [r2, #4]
 800911e:	809a      	strh	r2, [r3, #4]
 8009120:	e007      	b.n	8009132 <tud_hid_n_keyboard_report+0x42>
  } else {
    tu_memclr(report.keycode, 6);
 8009122:	f107 0308 	add.w	r3, r7, #8
 8009126:	3302      	adds	r3, #2
 8009128:	2206      	movs	r2, #6
 800912a:	2100      	movs	r1, #0
 800912c:	4618      	mov	r0, r3
 800912e:	f008 fe64 	bl	8011dfa <memset>
  }

  return tud_hid_n_report(instance, report_id, &report, sizeof(report));
 8009132:	f107 0208 	add.w	r2, r7, #8
 8009136:	79b9      	ldrb	r1, [r7, #6]
 8009138:	79f8      	ldrb	r0, [r7, #7]
 800913a:	2308      	movs	r3, #8
 800913c:	f7ff ff2e 	bl	8008f9c <tud_hid_n_report>
 8009140:	4603      	mov	r3, r0
}
 8009142:	4618      	mov	r0, r3
 8009144:	3710      	adds	r7, #16
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}

0800914a <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800914a:	b580      	push	{r7, lr}
 800914c:	af00      	add	r7, sp, #0
  hidd_reset(0);
 800914e:	2000      	movs	r0, #0
 8009150:	f000 f80a 	bl	8009168 <hidd_reset>
}
 8009154:	bf00      	nop
 8009156:	bd80      	pop	{r7, pc}

08009158 <hidd_deinit>:

bool hidd_deinit(void) {
 8009158:	b480      	push	{r7}
 800915a:	af00      	add	r7, sp, #0
  return true;
 800915c:	2301      	movs	r3, #1
}
 800915e:	4618      	mov	r0, r3
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 8009168:	b580      	push	{r7, lr}
 800916a:	b082      	sub	sp, #8
 800916c:	af00      	add	r7, sp, #0
 800916e:	4603      	mov	r3, r0
 8009170:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8009172:	220c      	movs	r2, #12
 8009174:	2100      	movs	r1, #0
 8009176:	4803      	ldr	r0, [pc, #12]	@ (8009184 <hidd_reset+0x1c>)
 8009178:	f008 fe3f 	bl	8011dfa <memset>
}
 800917c:	bf00      	nop
 800917e:	3708      	adds	r7, #8
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}
 8009184:	20014ebc 	.word	0x20014ebc

08009188 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 8009188:	b580      	push	{r7, lr}
 800918a:	b094      	sub	sp, #80	@ 0x50
 800918c:	af02      	add	r7, sp, #8
 800918e:	4603      	mov	r3, r0
 8009190:	6039      	str	r1, [r7, #0]
 8009192:	71fb      	strb	r3, [r7, #7]
 8009194:	4613      	mov	r3, r2
 8009196:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	795b      	ldrb	r3, [r3, #5]
 800919c:	2b03      	cmp	r3, #3
 800919e:	d001      	beq.n	80091a4 <hidd_open+0x1c>
 80091a0:	2300      	movs	r3, #0
 80091a2:	e0d0      	b.n	8009346 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	791b      	ldrb	r3, [r3, #4]
 80091a8:	461a      	mov	r2, r3
 80091aa:	00d2      	lsls	r2, r2, #3
 80091ac:	1ad3      	subs	r3, r2, r3
 80091ae:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 80091b0:	3312      	adds	r3, #18
 80091b2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 80091b6:	88ba      	ldrh	r2, [r7, #4]
 80091b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80091bc:	429a      	cmp	r2, r3
 80091be:	d20a      	bcs.n	80091d6 <hidd_open+0x4e>
 80091c0:	4b63      	ldr	r3, [pc, #396]	@ (8009350 <hidd_open+0x1c8>)
 80091c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 0301 	and.w	r3, r3, #1
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d000      	beq.n	80091d2 <hidd_open+0x4a>
 80091d0:	be00      	bkpt	0x0000
 80091d2:	2300      	movs	r3, #0
 80091d4:	e0b7      	b.n	8009346 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 80091d6:	2300      	movs	r3, #0
 80091d8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091dc:	e011      	b.n	8009202 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 80091de:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80091e2:	4613      	mov	r3, r2
 80091e4:	005b      	lsls	r3, r3, #1
 80091e6:	4413      	add	r3, r2
 80091e8:	009b      	lsls	r3, r3, #2
 80091ea:	4a5a      	ldr	r2, [pc, #360]	@ (8009354 <hidd_open+0x1cc>)
 80091ec:	4413      	add	r3, r2
 80091ee:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 80091f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091f2:	785b      	ldrb	r3, [r3, #1]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d009      	beq.n	800920c <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 80091f8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80091fc:	3301      	adds	r3, #1
 80091fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009202:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009206:	2b00      	cmp	r3, #0
 8009208:	d0e9      	beq.n	80091de <hidd_open+0x56>
 800920a:	e000      	b.n	800920e <hidd_open+0x86>
      break;
 800920c:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 800920e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00a      	beq.n	800922c <hidd_open+0xa4>
 8009216:	4b4e      	ldr	r3, [pc, #312]	@ (8009350 <hidd_open+0x1c8>)
 8009218:	62bb      	str	r3, [r7, #40]	@ 0x28
 800921a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f003 0301 	and.w	r3, r3, #1
 8009222:	2b00      	cmp	r3, #0
 8009224:	d000      	beq.n	8009228 <hidd_open+0xa0>
 8009226:	be00      	bkpt	0x0000
 8009228:	2300      	movs	r3, #0
 800922a:	e08c      	b.n	8009346 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 800922c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009230:	4613      	mov	r3, r2
 8009232:	005b      	lsls	r3, r3, #1
 8009234:	4413      	add	r3, r2
 8009236:	011b      	lsls	r3, r3, #4
 8009238:	4a47      	ldr	r2, [pc, #284]	@ (8009358 <hidd_open+0x1d0>)
 800923a:	4413      	add	r3, r2
 800923c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009242:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009244:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800924a:	69bb      	ldr	r3, [r7, #24]
 800924c:	781b      	ldrb	r3, [r3, #0]
 800924e:	461a      	mov	r2, r3
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8009254:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009258:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800925a:	6a3b      	ldr	r3, [r7, #32]
 800925c:	3301      	adds	r3, #1
 800925e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8009260:	2b21      	cmp	r3, #33	@ 0x21
 8009262:	d00a      	beq.n	800927a <hidd_open+0xf2>
 8009264:	4b3a      	ldr	r3, [pc, #232]	@ (8009350 <hidd_open+0x1c8>)
 8009266:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	2b00      	cmp	r3, #0
 8009272:	d000      	beq.n	8009276 <hidd_open+0xee>
 8009274:	be00      	bkpt	0x0000
 8009276:	2300      	movs	r3, #0
 8009278:	e065      	b.n	8009346 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800927a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800927c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800927e:	609a      	str	r2, [r3, #8]
 8009280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009282:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	461a      	mov	r2, r3
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8009292:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	7919      	ldrb	r1, [r3, #4]
 8009298:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800929a:	3302      	adds	r3, #2
 800929c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800929e:	3201      	adds	r2, #1
 80092a0:	79f8      	ldrb	r0, [r7, #7]
 80092a2:	9201      	str	r2, [sp, #4]
 80092a4:	9300      	str	r3, [sp, #0]
 80092a6:	2303      	movs	r3, #3
 80092a8:	460a      	mov	r2, r1
 80092aa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80092ac:	f004 fba4 	bl	800d9f8 <usbd_open_edpt_pair>
 80092b0:	4603      	mov	r3, r0
 80092b2:	f083 0301 	eor.w	r3, r3, #1
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d00a      	beq.n	80092d2 <hidd_open+0x14a>
 80092bc:	4b24      	ldr	r3, [pc, #144]	@ (8009350 <hidd_open+0x1c8>)
 80092be:	633b      	str	r3, [r7, #48]	@ 0x30
 80092c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f003 0301 	and.w	r3, r3, #1
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d000      	beq.n	80092ce <hidd_open+0x146>
 80092cc:	be00      	bkpt	0x0000
 80092ce:	2300      	movs	r3, #0
 80092d0:	e039      	b.n	8009346 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	799b      	ldrb	r3, [r3, #6]
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d103      	bne.n	80092e2 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	79da      	ldrb	r2, [r3, #7]
 80092de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092e0:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 80092e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092e4:	2201      	movs	r2, #1
 80092e6:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	789a      	ldrb	r2, [r3, #2]
 80092ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092ee:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 80092f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	3307      	adds	r3, #7
 80092f6:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	881a      	ldrh	r2, [r3, #0]
 80092fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092fe:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8009300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009302:	789b      	ldrb	r3, [r3, #2]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d01c      	beq.n	8009342 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 8009308:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800930a:	7899      	ldrb	r1, [r3, #2]
 800930c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800930e:	f103 0220 	add.w	r2, r3, #32
 8009312:	79f8      	ldrb	r0, [r7, #7]
 8009314:	2300      	movs	r3, #0
 8009316:	9300      	str	r3, [sp, #0]
 8009318:	2310      	movs	r3, #16
 800931a:	f004 fc6b 	bl	800dbf4 <usbd_edpt_xfer>
 800931e:	4603      	mov	r3, r0
 8009320:	f083 0301 	eor.w	r3, r3, #1
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00b      	beq.n	8009342 <hidd_open+0x1ba>
 800932a:	4b09      	ldr	r3, [pc, #36]	@ (8009350 <hidd_open+0x1c8>)
 800932c:	637b      	str	r3, [r7, #52]	@ 0x34
 800932e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	2b00      	cmp	r3, #0
 8009338:	d000      	beq.n	800933c <hidd_open+0x1b4>
 800933a:	be00      	bkpt	0x0000
 800933c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009340:	e001      	b.n	8009346 <hidd_open+0x1be>
  }

  return drv_len;
 8009342:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 8009346:	4618      	mov	r0, r3
 8009348:	3748      	adds	r7, #72	@ 0x48
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop
 8009350:	e000edf0 	.word	0xe000edf0
 8009354:	20014ebc 	.word	0x20014ebc
 8009358:	20014ec8 	.word	0x20014ec8

0800935c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800935c:	b580      	push	{r7, lr}
 800935e:	b094      	sub	sp, #80	@ 0x50
 8009360:	af02      	add	r7, sp, #8
 8009362:	4603      	mov	r3, r0
 8009364:	603a      	str	r2, [r7, #0]
 8009366:	71fb      	strb	r3, [r7, #7]
 8009368:	460b      	mov	r3, r1
 800936a:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	f003 031f 	and.w	r3, r3, #31
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b01      	cmp	r3, #1
 8009378:	d001      	beq.n	800937e <hidd_control_xfer_cb+0x22>
 800937a:	2300      	movs	r3, #0
 800937c:	e1d6      	b.n	800972c <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	889b      	ldrh	r3, [r3, #4]
 8009382:	b29b      	uxth	r3, r3
 8009384:	b2db      	uxtb	r3, r3
 8009386:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 8009388:	2300      	movs	r3, #0
 800938a:	77bb      	strb	r3, [r7, #30]
 800938c:	e00f      	b.n	80093ae <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800938e:	7fba      	ldrb	r2, [r7, #30]
 8009390:	498f      	ldr	r1, [pc, #572]	@ (80095d0 <hidd_control_xfer_cb+0x274>)
 8009392:	4613      	mov	r3, r2
 8009394:	005b      	lsls	r3, r3, #1
 8009396:	4413      	add	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	440b      	add	r3, r1
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	7ffa      	ldrb	r2, [r7, #31]
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d101      	bne.n	80093a8 <hidd_control_xfer_cb+0x4c>
      return i;
 80093a4:	7fbb      	ldrb	r3, [r7, #30]
 80093a6:	e006      	b.n	80093b6 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80093a8:	7fbb      	ldrb	r3, [r7, #30]
 80093aa:	3301      	adds	r3, #1
 80093ac:	77bb      	strb	r3, [r7, #30]
 80093ae:	7fbb      	ldrb	r3, [r7, #30]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d0ec      	beq.n	800938e <hidd_control_xfer_cb+0x32>
  return 0xFF;
 80093b4:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80093b6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 80093ba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d001      	beq.n	80093c6 <hidd_control_xfer_cb+0x6a>
 80093c2:	2300      	movs	r3, #0
 80093c4:	e1b2      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 80093c6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80093ca:	4613      	mov	r3, r2
 80093cc:	005b      	lsls	r3, r3, #1
 80093ce:	4413      	add	r3, r2
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4a7f      	ldr	r2, [pc, #508]	@ (80095d0 <hidd_control_xfer_cb+0x274>)
 80093d4:	4413      	add	r3, r2
 80093d6:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 80093d8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80093dc:	4613      	mov	r3, r2
 80093de:	005b      	lsls	r3, r3, #1
 80093e0:	4413      	add	r3, r2
 80093e2:	011b      	lsls	r3, r3, #4
 80093e4:	4a7b      	ldr	r2, [pc, #492]	@ (80095d4 <hidd_control_xfer_cb+0x278>)
 80093e6:	4413      	add	r3, r2
 80093e8:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d145      	bne.n	8009484 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 80093f8:	79bb      	ldrb	r3, [r7, #6]
 80093fa:	2b01      	cmp	r3, #1
 80093fc:	f040 8195 	bne.w	800972a <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	885b      	ldrh	r3, [r3, #2]
 8009404:	b29b      	uxth	r3, r3
 8009406:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009408:	8bbb      	ldrh	r3, [r7, #28]
 800940a:	0a1b      	lsrs	r3, r3, #8
 800940c:	b29b      	uxth	r3, r3
 800940e:	b2db      	uxtb	r3, r3
 8009410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	785b      	ldrb	r3, [r3, #1]
 8009418:	2b06      	cmp	r3, #6
 800941a:	d11b      	bne.n	8009454 <hidd_control_xfer_cb+0xf8>
 800941c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009420:	2b21      	cmp	r3, #33	@ 0x21
 8009422:	d117      	bne.n	8009454 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8009424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d101      	bne.n	8009430 <hidd_control_xfer_cb+0xd4>
 800942c:	2300      	movs	r3, #0
 800942e:	e17d      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8009430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009432:	689a      	ldr	r2, [r3, #8]
 8009434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	79f8      	ldrb	r0, [r7, #7]
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	f004 fe53 	bl	800e0e8 <tud_control_xfer>
 8009442:	4603      	mov	r3, r0
 8009444:	f083 0301 	eor.w	r3, r3, #1
 8009448:	b2db      	uxtb	r3, r3
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 816d 	beq.w	800972a <hidd_control_xfer_cb+0x3ce>
 8009450:	2300      	movs	r3, #0
 8009452:	e16b      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	785b      	ldrb	r3, [r3, #1]
 8009458:	2b06      	cmp	r3, #6
 800945a:	d111      	bne.n	8009480 <hidd_control_xfer_cb+0x124>
 800945c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009460:	2b22      	cmp	r3, #34	@ 0x22
 8009462:	d10d      	bne.n	8009480 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8009464:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009468:	4618      	mov	r0, r3
 800946a:	f7f8 fec7 	bl	80021fc <tud_hid_descriptor_report_cb>
 800946e:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8009470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009472:	889b      	ldrh	r3, [r3, #4]
 8009474:	79f8      	ldrb	r0, [r7, #7]
 8009476:	6a3a      	ldr	r2, [r7, #32]
 8009478:	6839      	ldr	r1, [r7, #0]
 800947a:	f004 fe35 	bl	800e0e8 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800947e:	e154      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8009480:	2300      	movs	r3, #0
 8009482:	e153      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800948c:	b2db      	uxtb	r3, r3
 800948e:	2b20      	cmp	r3, #32
 8009490:	f040 813e 	bne.w	8009710 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	785b      	ldrb	r3, [r3, #1]
 8009498:	3b01      	subs	r3, #1
 800949a:	2b0a      	cmp	r3, #10
 800949c:	f200 8136 	bhi.w	800970c <hidd_control_xfer_cb+0x3b0>
 80094a0:	a201      	add	r2, pc, #4	@ (adr r2, 80094a8 <hidd_control_xfer_cb+0x14c>)
 80094a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a6:	bf00      	nop
 80094a8:	080094d5 	.word	0x080094d5
 80094ac:	080096ab 	.word	0x080096ab
 80094b0:	080096c1 	.word	0x080096c1
 80094b4:	0800970d 	.word	0x0800970d
 80094b8:	0800970d 	.word	0x0800970d
 80094bc:	0800970d 	.word	0x0800970d
 80094c0:	0800970d 	.word	0x0800970d
 80094c4:	0800970d 	.word	0x0800970d
 80094c8:	080095ab 	.word	0x080095ab
 80094cc:	08009665 	.word	0x08009665
 80094d0:	080096d7 	.word	0x080096d7
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80094d4:	79bb      	ldrb	r3, [r7, #6]
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	f040 811c 	bne.w	8009714 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	885b      	ldrh	r3, [r3, #2]
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	82bb      	strh	r3, [r7, #20]
 80094e4:	8abb      	ldrh	r3, [r7, #20]
 80094e6:	0a1b      	lsrs	r3, r3, #8
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	885b      	ldrh	r3, [r3, #2]
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80094f8:	8afb      	ldrh	r3, [r7, #22]
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8009500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009502:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	88db      	ldrh	r3, [r3, #6]
 8009508:	b29b      	uxth	r3, r3
 800950a:	837b      	strh	r3, [r7, #26]
 800950c:	2310      	movs	r3, #16
 800950e:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009510:	8b7a      	ldrh	r2, [r7, #26]
 8009512:	8b3b      	ldrh	r3, [r7, #24]
 8009514:	4293      	cmp	r3, r2
 8009516:	bf28      	it	cs
 8009518:	4613      	movcs	r3, r2
 800951a:	b29b      	uxth	r3, r3
 800951c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8009520:	2300      	movs	r3, #0
 8009522:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8009526:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800952a:	2b00      	cmp	r3, #0
 800952c:	d013      	beq.n	8009556 <hidd_control_xfer_cb+0x1fa>
 800952e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009532:	2b01      	cmp	r3, #1
 8009534:	d90f      	bls.n	8009556 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8009536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	647a      	str	r2, [r7, #68]	@ 0x44
 800953c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8009540:	701a      	strb	r2, [r3, #0]
            req_len--;
 8009542:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009546:	3b01      	subs	r3, #1
 8009548:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800954c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009550:	3301      	adds	r3, #1
 8009552:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8009556:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800955a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800955e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8009562:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009566:	9300      	str	r3, [sp, #0]
 8009568:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800956a:	f7f7 fd2b 	bl	8000fc4 <tud_hid_get_report_cb>
 800956e:	4603      	mov	r3, r0
 8009570:	461a      	mov	r2, r3
 8009572:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009576:	4413      	add	r3, r2
 8009578:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 800957c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10a      	bne.n	800959a <hidd_control_xfer_cb+0x23e>
 8009584:	4b14      	ldr	r3, [pc, #80]	@ (80095d8 <hidd_control_xfer_cb+0x27c>)
 8009586:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f003 0301 	and.w	r3, r3, #1
 8009590:	2b00      	cmp	r3, #0
 8009592:	d000      	beq.n	8009596 <hidd_control_xfer_cb+0x23a>
 8009594:	be00      	bkpt	0x0000
 8009596:	2300      	movs	r3, #0
 8009598:	e0c8      	b.n	800972c <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800959a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800959c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80095a0:	79f8      	ldrb	r0, [r7, #7]
 80095a2:	6839      	ldr	r1, [r7, #0]
 80095a4:	f004 fda0 	bl	800e0e8 <tud_control_xfer>
        }
        break;
 80095a8:	e0b4      	b.n	8009714 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 80095aa:	79bb      	ldrb	r3, [r7, #6]
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d115      	bne.n	80095dc <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	88db      	ldrh	r3, [r3, #6]
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	2b10      	cmp	r3, #16
 80095b8:	d901      	bls.n	80095be <hidd_control_xfer_cb+0x262>
 80095ba:	2300      	movs	r3, #0
 80095bc:	e0b6      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 80095be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	88db      	ldrh	r3, [r3, #6]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	79f8      	ldrb	r0, [r7, #7]
 80095c8:	6839      	ldr	r1, [r7, #0]
 80095ca:	f004 fd8d 	bl	800e0e8 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 80095ce:	e0a3      	b.n	8009718 <hidd_control_xfer_cb+0x3bc>
 80095d0:	20014ebc 	.word	0x20014ebc
 80095d4:	20014ec8 	.word	0x20014ec8
 80095d8:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 80095dc:	79bb      	ldrb	r3, [r7, #6]
 80095de:	2b03      	cmp	r3, #3
 80095e0:	f040 809a 	bne.w	8009718 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	885b      	ldrh	r3, [r3, #2]
 80095e8:	b29b      	uxth	r3, r3
 80095ea:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80095ec:	89bb      	ldrh	r3, [r7, #12]
 80095ee:	0a1b      	lsrs	r3, r3, #8
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	885b      	ldrh	r3, [r3, #2]
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009600:	89fb      	ldrh	r3, [r7, #14]
 8009602:	b2db      	uxtb	r3, r3
 8009604:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 8009608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	88db      	ldrh	r3, [r3, #6]
 8009610:	b29b      	uxth	r3, r3
 8009612:	827b      	strh	r3, [r7, #18]
 8009614:	2310      	movs	r3, #16
 8009616:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009618:	8a7a      	ldrh	r2, [r7, #18]
 800961a:	8a3b      	ldrh	r3, [r7, #16]
 800961c:	4293      	cmp	r3, r2
 800961e:	bf28      	it	cs
 8009620:	4613      	movcs	r3, r2
 8009622:	b29b      	uxth	r3, r3
 8009624:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 8009626:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00e      	beq.n	800964c <hidd_control_xfer_cb+0x2f0>
 800962e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009630:	2b01      	cmp	r3, #1
 8009632:	d90b      	bls.n	800964c <hidd_control_xfer_cb+0x2f0>
 8009634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800963c:	429a      	cmp	r2, r3
 800963e:	d105      	bne.n	800964c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8009640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009642:	3301      	adds	r3, #1
 8009644:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8009646:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009648:	3b01      	subs	r3, #1
 800964a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800964c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009650:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8009654:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8009658:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800965e:	f7f7 fca1 	bl	8000fa4 <tud_hid_set_report_cb>
        break;
 8009662:	e059      	b.n	8009718 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8009664:	79bb      	ldrb	r3, [r7, #6]
 8009666:	2b01      	cmp	r3, #1
 8009668:	d158      	bne.n	800971c <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	885b      	ldrh	r3, [r3, #2]
 800966e:	b29b      	uxth	r3, r3
 8009670:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009672:	897b      	ldrh	r3, [r7, #10]
 8009674:	0a1b      	lsrs	r3, r3, #8
 8009676:	b29b      	uxth	r3, r3
 8009678:	b2da      	uxtb	r2, r3
 800967a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800967c:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800967e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009680:	79da      	ldrb	r2, [r3, #7]
 8009682:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009686:	4611      	mov	r1, r2
 8009688:	4618      	mov	r0, r3
 800968a:	f7ff fc13 	bl	8008eb4 <tud_hid_set_idle_cb>
 800968e:	4603      	mov	r3, r0
 8009690:	f083 0301 	eor.w	r3, r3, #1
 8009694:	b2db      	uxtb	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d001      	beq.n	800969e <hidd_control_xfer_cb+0x342>
 800969a:	2300      	movs	r3, #0
 800969c:	e046      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800969e:	79fb      	ldrb	r3, [r7, #7]
 80096a0:	6839      	ldr	r1, [r7, #0]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f004 fc9c 	bl	800dfe0 <tud_control_status>
        }
        break;
 80096a8:	e038      	b.n	800971c <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80096aa:	79bb      	ldrb	r3, [r7, #6]
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d137      	bne.n	8009720 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 80096b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096b2:	1dda      	adds	r2, r3, #7
 80096b4:	79f8      	ldrb	r0, [r7, #7]
 80096b6:	2301      	movs	r3, #1
 80096b8:	6839      	ldr	r1, [r7, #0]
 80096ba:	f004 fd15 	bl	800e0e8 <tud_control_xfer>
        }
        break;
 80096be:	e02f      	b.n	8009720 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 80096c0:	79bb      	ldrb	r3, [r7, #6]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d12e      	bne.n	8009724 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 80096c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096c8:	1d9a      	adds	r2, r3, #6
 80096ca:	79f8      	ldrb	r0, [r7, #7]
 80096cc:	2301      	movs	r3, #1
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	f004 fd0a 	bl	800e0e8 <tud_control_xfer>
        }
        break;
 80096d4:	e026      	b.n	8009724 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 80096d6:	79bb      	ldrb	r3, [r7, #6]
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d105      	bne.n	80096e8 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 80096dc:	79fb      	ldrb	r3, [r7, #7]
 80096de:	6839      	ldr	r1, [r7, #0]
 80096e0:	4618      	mov	r0, r3
 80096e2:	f004 fc7d 	bl	800dfe0 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 80096e6:	e01f      	b.n	8009728 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 80096e8:	79bb      	ldrb	r3, [r7, #6]
 80096ea:	2b03      	cmp	r3, #3
 80096ec:	d11c      	bne.n	8009728 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	885b      	ldrh	r3, [r3, #2]
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	b2da      	uxtb	r2, r3
 80096f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096f8:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 80096fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096fc:	799a      	ldrb	r2, [r3, #6]
 80096fe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009702:	4611      	mov	r1, r2
 8009704:	4618      	mov	r0, r3
 8009706:	f7ff fbc7 	bl	8008e98 <tud_hid_set_protocol_cb>
        break;
 800970a:	e00d      	b.n	8009728 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800970c:	2300      	movs	r3, #0
 800970e:	e00d      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8009710:	2300      	movs	r3, #0
 8009712:	e00b      	b.n	800972c <hidd_control_xfer_cb+0x3d0>
        break;
 8009714:	bf00      	nop
 8009716:	e008      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
        break;
 8009718:	bf00      	nop
 800971a:	e006      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
        break;
 800971c:	bf00      	nop
 800971e:	e004      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
        break;
 8009720:	bf00      	nop
 8009722:	e002      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
        break;
 8009724:	bf00      	nop
 8009726:	e000      	b.n	800972a <hidd_control_xfer_cb+0x3ce>
        break;
 8009728:	bf00      	nop
  }

  return true;
 800972a:	2301      	movs	r3, #1
}
 800972c:	4618      	mov	r0, r3
 800972e:	3748      	adds	r7, #72	@ 0x48
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}

08009734 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	@ 0x28
 8009738:	af02      	add	r7, sp, #8
 800973a:	603b      	str	r3, [r7, #0]
 800973c:	4603      	mov	r3, r0
 800973e:	71fb      	strb	r3, [r7, #7]
 8009740:	460b      	mov	r3, r1
 8009742:	71bb      	strb	r3, [r7, #6]
 8009744:	4613      	mov	r3, r2
 8009746:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8009748:	2300      	movs	r3, #0
 800974a:	77fb      	strb	r3, [r7, #31]
 800974c:	e014      	b.n	8009778 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800974e:	7ffa      	ldrb	r2, [r7, #31]
 8009750:	4613      	mov	r3, r2
 8009752:	005b      	lsls	r3, r3, #1
 8009754:	4413      	add	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4a3f      	ldr	r2, [pc, #252]	@ (8009858 <hidd_xfer_cb+0x124>)
 800975a:	4413      	add	r3, r2
 800975c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	789b      	ldrb	r3, [r3, #2]
 8009762:	79ba      	ldrb	r2, [r7, #6]
 8009764:	429a      	cmp	r2, r3
 8009766:	d00a      	beq.n	800977e <hidd_xfer_cb+0x4a>
 8009768:	69bb      	ldr	r3, [r7, #24]
 800976a:	785b      	ldrb	r3, [r3, #1]
 800976c:	79ba      	ldrb	r2, [r7, #6]
 800976e:	429a      	cmp	r2, r3
 8009770:	d005      	beq.n	800977e <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8009772:	7ffb      	ldrb	r3, [r7, #31]
 8009774:	3301      	adds	r3, #1
 8009776:	77fb      	strb	r3, [r7, #31]
 8009778:	7ffb      	ldrb	r3, [r7, #31]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d0e7      	beq.n	800974e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800977e:	7ffb      	ldrb	r3, [r7, #31]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00a      	beq.n	800979a <hidd_xfer_cb+0x66>
 8009784:	4b35      	ldr	r3, [pc, #212]	@ (800985c <hidd_xfer_cb+0x128>)
 8009786:	60fb      	str	r3, [r7, #12]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 0301 	and.w	r3, r3, #1
 8009790:	2b00      	cmp	r3, #0
 8009792:	d000      	beq.n	8009796 <hidd_xfer_cb+0x62>
 8009794:	be00      	bkpt	0x0000
 8009796:	2300      	movs	r3, #0
 8009798:	e059      	b.n	800984e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800979a:	7ffa      	ldrb	r2, [r7, #31]
 800979c:	4613      	mov	r3, r2
 800979e:	005b      	lsls	r3, r3, #1
 80097a0:	4413      	add	r3, r2
 80097a2:	011b      	lsls	r3, r3, #4
 80097a4:	4a2e      	ldr	r2, [pc, #184]	@ (8009860 <hidd_xfer_cb+0x12c>)
 80097a6:	4413      	add	r3, r2
 80097a8:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	785b      	ldrb	r3, [r3, #1]
 80097ae:	79ba      	ldrb	r2, [r7, #6]
 80097b0:	429a      	cmp	r2, r3
 80097b2:	d116      	bne.n	80097e2 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 80097b4:	797b      	ldrb	r3, [r7, #5]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d109      	bne.n	80097ce <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f103 0110 	add.w	r1, r3, #16
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	b29a      	uxth	r2, r3
 80097c4:	7ffb      	ldrb	r3, [r7, #31]
 80097c6:	4618      	mov	r0, r3
 80097c8:	f7ff fb83 	bl	8008ed2 <tud_hid_report_complete_cb>
 80097cc:	e03e      	b.n	800984c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	f103 0210 	add.w	r2, r3, #16
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	7ff8      	ldrb	r0, [r7, #31]
 80097da:	2101      	movs	r1, #1
 80097dc:	f7ff fb87 	bl	8008eee <tud_hid_report_failed_cb>
 80097e0:	e034      	b.n	800984c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 80097e2:	797b      	ldrb	r3, [r7, #5]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10c      	bne.n	8009802 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f103 0220 	add.w	r2, r3, #32
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	7ff8      	ldrb	r0, [r7, #31]
 80097f4:	9300      	str	r3, [sp, #0]
 80097f6:	4613      	mov	r3, r2
 80097f8:	2202      	movs	r2, #2
 80097fa:	2100      	movs	r1, #0
 80097fc:	f7f7 fbd2 	bl	8000fa4 <tud_hid_set_report_cb>
 8009800:	e008      	b.n	8009814 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	f103 0220 	add.w	r2, r3, #32
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	b29b      	uxth	r3, r3
 800980c:	7ff8      	ldrb	r0, [r7, #31]
 800980e:	2102      	movs	r1, #2
 8009810:	f7ff fb6d 	bl	8008eee <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	7899      	ldrb	r1, [r3, #2]
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	f103 0220 	add.w	r2, r3, #32
 800981e:	79f8      	ldrb	r0, [r7, #7]
 8009820:	2300      	movs	r3, #0
 8009822:	9300      	str	r3, [sp, #0]
 8009824:	2310      	movs	r3, #16
 8009826:	f004 f9e5 	bl	800dbf4 <usbd_edpt_xfer>
 800982a:	4603      	mov	r3, r0
 800982c:	f083 0301 	eor.w	r3, r3, #1
 8009830:	b2db      	uxtb	r3, r3
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00a      	beq.n	800984c <hidd_xfer_cb+0x118>
 8009836:	4b09      	ldr	r3, [pc, #36]	@ (800985c <hidd_xfer_cb+0x128>)
 8009838:	613b      	str	r3, [r7, #16]
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f003 0301 	and.w	r3, r3, #1
 8009842:	2b00      	cmp	r3, #0
 8009844:	d000      	beq.n	8009848 <hidd_xfer_cb+0x114>
 8009846:	be00      	bkpt	0x0000
 8009848:	2300      	movs	r3, #0
 800984a:	e000      	b.n	800984e <hidd_xfer_cb+0x11a>
  }

  return true;
 800984c:	2301      	movs	r3, #1
}
 800984e:	4618      	mov	r0, r3
 8009850:	3720      	adds	r7, #32
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}
 8009856:	bf00      	nop
 8009858:	20014ebc 	.word	0x20014ebc
 800985c:	e000edf0 	.word	0xe000edf0
 8009860:	20014ec8 	.word	0x20014ec8

08009864 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8009864:	b480      	push	{r7}
 8009866:	b085      	sub	sp, #20
 8009868:	af00      	add	r7, sp, #0
 800986a:	4603      	mov	r3, r0
 800986c:	60b9      	str	r1, [r7, #8]
 800986e:	607a      	str	r2, [r7, #4]
 8009870:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	460b      	mov	r3, r1
 800988a:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	3320      	adds	r3, #32
 8009894:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	7fdb      	ldrb	r3, [r3, #31]
 800989a:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	78fa      	ldrb	r2, [r7, #3]
 80098a0:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	689a      	ldr	r2, [r3, #8]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098aa:	1ad2      	subs	r2, r2, r3
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2202      	movs	r2, #2
 80098b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d106      	bne.n	80098d0 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	7b58      	ldrb	r0, [r3, #13]
 80098c6:	2300      	movs	r3, #0
 80098c8:	2220      	movs	r2, #32
 80098ca:	2105      	movs	r1, #5
 80098cc:	f000 f984 	bl	8009bd8 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d028      	beq.n	800992a <fail_scsi_op+0xaa>
 80098d8:	69bb      	ldr	r3, [r7, #24]
 80098da:	689b      	ldr	r3, [r3, #8]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d024      	beq.n	800992a <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	7b1b      	ldrb	r3, [r3, #12]
 80098e4:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 80098e6:	7dbb      	ldrb	r3, [r7, #22]
 80098e8:	613b      	str	r3, [r7, #16]
 80098ea:	2307      	movs	r3, #7
 80098ec:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80098ee:	7bfb      	ldrb	r3, [r7, #15]
 80098f0:	693a      	ldr	r2, [r7, #16]
 80098f2:	fa22 f303 	lsr.w	r3, r2, r3
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	bf14      	ite	ne
 80098fe:	2301      	movne	r3, #1
 8009900:	2300      	moveq	r3, #0
 8009902:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8009904:	2b00      	cmp	r3, #0
 8009906:	d008      	beq.n	800991a <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	4611      	mov	r1, r2
 8009912:	4618      	mov	r0, r3
 8009914:	f004 fa90 	bl	800de38 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8009918:	e007      	b.n	800992a <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009920:	7dfb      	ldrb	r3, [r7, #23]
 8009922:	4611      	mov	r1, r2
 8009924:	4618      	mov	r0, r3
 8009926:	f004 fa87 	bl	800de38 <usbd_edpt_stall>
}
 800992a:	bf00      	nop
 800992c:	3720      	adds	r7, #32
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}

08009932 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8009932:	b480      	push	{r7}
 8009934:	b08b      	sub	sp, #44	@ 0x2c
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 800993a:	2300      	movs	r3, #0
 800993c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8009944:	6a3b      	ldr	r3, [r7, #32]
 8009946:	330f      	adds	r3, #15
 8009948:	3307      	adds	r3, #7
 800994a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	881b      	ldrh	r3, [r3, #0]
 8009950:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8009952:	8b7b      	ldrh	r3, [r7, #26]
 8009954:	ba5b      	rev16	r3, r3
 8009956:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8009958:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d106      	bne.n	8009970 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8009962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009964:	2b00      	cmp	r3, #0
 8009966:	d04d      	beq.n	8009a04 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8009968:	2302      	movs	r3, #2
 800996a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800996e:	e049      	b.n	8009a04 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	7bdb      	ldrb	r3, [r3, #15]
 8009974:	2b28      	cmp	r3, #40	@ 0x28
 8009976:	d11a      	bne.n	80099ae <rdwr10_validate_cmd+0x7c>
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	7b1b      	ldrb	r3, [r3, #12]
 800997c:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800997e:	7e7b      	ldrb	r3, [r7, #25]
 8009980:	617b      	str	r3, [r7, #20]
 8009982:	2307      	movs	r3, #7
 8009984:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009986:	7cfb      	ldrb	r3, [r7, #19]
 8009988:	697a      	ldr	r2, [r7, #20]
 800998a:	fa22 f303 	lsr.w	r3, r2, r3
 800998e:	f003 0301 	and.w	r3, r3, #1
 8009992:	2b00      	cmp	r3, #0
 8009994:	bf14      	ite	ne
 8009996:	2301      	movne	r3, #1
 8009998:	2300      	moveq	r3, #0
 800999a:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800999c:	f083 0301 	eor.w	r3, r3, #1
 80099a0:	b2db      	uxtb	r3, r3
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d003      	beq.n	80099ae <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80099a6:	2302      	movs	r3, #2
 80099a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80099ac:	e02a      	b.n	8009a04 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	7bdb      	ldrb	r3, [r3, #15]
 80099b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80099b4:	d117      	bne.n	80099e6 <rdwr10_validate_cmd+0xb4>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	7b1b      	ldrb	r3, [r3, #12]
 80099ba:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 80099bc:	7cbb      	ldrb	r3, [r7, #18]
 80099be:	60fb      	str	r3, [r7, #12]
 80099c0:	2307      	movs	r3, #7
 80099c2:	72fb      	strb	r3, [r7, #11]
 80099c4:	7afb      	ldrb	r3, [r7, #11]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	fa22 f303 	lsr.w	r3, r2, r3
 80099cc:	f003 0301 	and.w	r3, r3, #1
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	bf14      	ite	ne
 80099d4:	2301      	movne	r3, #1
 80099d6:	2300      	moveq	r3, #0
 80099d8:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d003      	beq.n	80099e6 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80099de:	2302      	movs	r3, #2
 80099e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80099e4:	e00e      	b.n	8009a04 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 80099e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d103      	bne.n	80099f4 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 80099ec:	2301      	movs	r3, #1
 80099ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80099f2:	e007      	b.n	8009a04 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	689a      	ldr	r2, [r3, #8]
 80099f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d202      	bcs.n	8009a04 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80099fe:	2302      	movs	r3, #2
 8009a00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8009a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	372c      	adds	r7, #44	@ 0x2c
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr

08009a14 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b08c      	sub	sp, #48	@ 0x30
 8009a18:	af02      	add	r7, sp, #8
 8009a1a:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	7fdb      	ldrb	r3, [r3, #31]
 8009a20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a32:	4611      	mov	r1, r2
 8009a34:	4618      	mov	r0, r3
 8009a36:	f004 fa7b 	bl	800df30 <usbd_edpt_stalled>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	f083 0301 	eor.w	r3, r3, #1
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d055      	beq.n	8009af2 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8009a46:	6a3b      	ldr	r3, [r7, #32]
 8009a48:	689a      	ldr	r2, [r3, #8]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d91d      	bls.n	8009a8e <proc_stage_status+0x7a>
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	7b1b      	ldrb	r3, [r3, #12]
 8009a56:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8009a58:	7efb      	ldrb	r3, [r7, #27]
 8009a5a:	617b      	str	r3, [r7, #20]
 8009a5c:	2307      	movs	r3, #7
 8009a5e:	74fb      	strb	r3, [r7, #19]
 8009a60:	7cfb      	ldrb	r3, [r7, #19]
 8009a62:	697a      	ldr	r2, [r7, #20]
 8009a64:	fa22 f303 	lsr.w	r3, r2, r3
 8009a68:	f003 0301 	and.w	r3, r3, #1
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	bf14      	ite	ne
 8009a70:	2301      	movne	r3, #1
 8009a72:	2300      	moveq	r3, #0
 8009a74:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d009      	beq.n	8009a8e <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a84:	4611      	mov	r1, r2
 8009a86:	4618      	mov	r0, r3
 8009a88:	f004 f9d6 	bl	800de38 <usbd_edpt_stall>
 8009a8c:	e031      	b.n	8009af2 <proc_stage_status+0xde>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	7fdb      	ldrb	r3, [r3, #31]
 8009a96:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	689a      	ldr	r2, [r3, #8]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aa0:	1ad2      	subs	r2, r2, r3
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2203      	movs	r2, #3
 8009aaa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	3320      	adds	r3, #32
 8009ab2:	220d      	movs	r2, #13
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	4811      	ldr	r0, [pc, #68]	@ (8009afc <proc_stage_status+0xe8>)
 8009ab8:	f008 fa1f 	bl	8011efa <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8009ac2:	7af8      	ldrb	r0, [r7, #11]
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	9300      	str	r3, [sp, #0]
 8009ac8:	230d      	movs	r3, #13
 8009aca:	4a0c      	ldr	r2, [pc, #48]	@ (8009afc <proc_stage_status+0xe8>)
 8009acc:	f004 f892 	bl	800dbf4 <usbd_edpt_xfer>
 8009ad0:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8009ad2:	f083 0301 	eor.w	r3, r3, #1
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d00a      	beq.n	8009af2 <proc_stage_status+0xde>
 8009adc:	4b08      	ldr	r3, [pc, #32]	@ (8009b00 <proc_stage_status+0xec>)
 8009ade:	61fb      	str	r3, [r7, #28]
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f003 0301 	and.w	r3, r3, #1
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d000      	beq.n	8009aee <proc_stage_status+0xda>
 8009aec:	be00      	bkpt	0x0000
 8009aee:	2300      	movs	r3, #0
 8009af0:	e000      	b.n	8009af4 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8009af2:	2301      	movs	r3, #1
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3728      	adds	r7, #40	@ 0x28
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	20014f38 	.word	0x20014f38
 8009b00:	e000edf0 	.word	0xe000edf0

08009b04 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8009b0e:	bf00      	nop
 8009b10:	370c      	adds	r7, #12
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr

08009b1a <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 8009b1a:	b480      	push	{r7}
 8009b1c:	b083      	sub	sp, #12
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	4603      	mov	r3, r0
 8009b22:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8009b24:	bf00      	nop
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr

08009b30 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	4603      	mov	r3, r0
 8009b38:	6039      	str	r1, [r7, #0]
 8009b3a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8009b3c:	bf00      	nop
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8009b48:	b480      	push	{r7}
 8009b4a:	af00      	add	r7, sp, #0
  return 1;
 8009b4c:	2301      	movs	r3, #1
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8009b58:	b490      	push	{r4, r7}
 8009b5a:	b082      	sub	sp, #8
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	4604      	mov	r4, r0
 8009b60:	4608      	mov	r0, r1
 8009b62:	4611      	mov	r1, r2
 8009b64:	461a      	mov	r2, r3
 8009b66:	4623      	mov	r3, r4
 8009b68:	71fb      	strb	r3, [r7, #7]
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	71bb      	strb	r3, [r7, #6]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	717b      	strb	r3, [r7, #5]
 8009b72:	4613      	mov	r3, r2
 8009b74:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8009b76:	2301      	movs	r3, #1
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bc90      	pop	{r4, r7}
 8009b80:	4770      	bx	lr

08009b82 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8009b82:	b480      	push	{r7}
 8009b84:	b083      	sub	sp, #12
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	4603      	mov	r3, r0
 8009b8a:	71fb      	strb	r3, [r7, #7]
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	71bb      	strb	r3, [r7, #6]
 8009b90:	4613      	mov	r3, r2
 8009b92:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8009b94:	2301      	movs	r3, #1
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	370c      	adds	r7, #12
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr

08009ba2 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8009ba2:	b480      	push	{r7}
 8009ba4:	b083      	sub	sp, #12
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	4603      	mov	r3, r0
 8009baa:	6039      	str	r1, [r7, #0]
 8009bac:	71fb      	strb	r3, [r7, #7]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8009bb2:	2312      	movs	r3, #18
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8009bca:	2301      	movs	r3, #1
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	370c      	adds	r7, #12
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr

08009bd8 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8009bd8:	b490      	push	{r4, r7}
 8009bda:	b082      	sub	sp, #8
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	4604      	mov	r4, r0
 8009be0:	4608      	mov	r0, r1
 8009be2:	4611      	mov	r1, r2
 8009be4:	461a      	mov	r2, r3
 8009be6:	4623      	mov	r3, r4
 8009be8:	71fb      	strb	r3, [r7, #7]
 8009bea:	4603      	mov	r3, r0
 8009bec:	71bb      	strb	r3, [r7, #6]
 8009bee:	460b      	mov	r3, r1
 8009bf0:	717b      	strb	r3, [r7, #5]
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8009bf6:	4a09      	ldr	r2, [pc, #36]	@ (8009c1c <tud_msc_set_sense+0x44>)
 8009bf8:	79bb      	ldrb	r3, [r7, #6]
 8009bfa:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8009bfe:	4a07      	ldr	r2, [pc, #28]	@ (8009c1c <tud_msc_set_sense+0x44>)
 8009c00:	797b      	ldrb	r3, [r7, #5]
 8009c02:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8009c06:	4a05      	ldr	r2, [pc, #20]	@ (8009c1c <tud_msc_set_sense+0x44>)
 8009c08:	793b      	ldrb	r3, [r7, #4]
 8009c0a:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8009c0e:	2301      	movs	r3, #1
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3708      	adds	r7, #8
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bc90      	pop	{r4, r7}
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	20014ef8 	.word	0x20014ef8

08009c20 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8009c20:	b580      	push	{r7, lr}
 8009c22:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8009c24:	2240      	movs	r2, #64	@ 0x40
 8009c26:	2100      	movs	r1, #0
 8009c28:	4802      	ldr	r0, [pc, #8]	@ (8009c34 <mscd_init+0x14>)
 8009c2a:	f008 f8e6 	bl	8011dfa <memset>
}
 8009c2e:	bf00      	nop
 8009c30:	bd80      	pop	{r7, pc}
 8009c32:	bf00      	nop
 8009c34:	20014ef8 	.word	0x20014ef8

08009c38 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8009c42:	2240      	movs	r2, #64	@ 0x40
 8009c44:	2100      	movs	r1, #0
 8009c46:	4803      	ldr	r0, [pc, #12]	@ (8009c54 <mscd_reset+0x1c>)
 8009c48:	f008 f8d7 	bl	8011dfa <memset>
}
 8009c4c:	bf00      	nop
 8009c4e:	3708      	adds	r7, #8
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bd80      	pop	{r7, pc}
 8009c54:	20014ef8 	.word	0x20014ef8

08009c58 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b08e      	sub	sp, #56	@ 0x38
 8009c5c:	af02      	add	r7, sp, #8
 8009c5e:	4603      	mov	r3, r0
 8009c60:	6039      	str	r1, [r7, #0]
 8009c62:	71fb      	strb	r3, [r7, #7]
 8009c64:	4613      	mov	r3, r2
 8009c66:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	795b      	ldrb	r3, [r3, #5]
 8009c6c:	2b08      	cmp	r3, #8
 8009c6e:	d107      	bne.n	8009c80 <mscd_open+0x28>
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	799b      	ldrb	r3, [r3, #6]
 8009c74:	2b06      	cmp	r3, #6
 8009c76:	d103      	bne.n	8009c80 <mscd_open+0x28>
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	79db      	ldrb	r3, [r3, #7]
 8009c7c:	2b50      	cmp	r3, #80	@ 0x50
 8009c7e:	d001      	beq.n	8009c84 <mscd_open+0x2c>
 8009c80:	2300      	movs	r3, #0
 8009c82:	e064      	b.n	8009d4e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8009c84:	2317      	movs	r3, #23
 8009c86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8009c88:	88ba      	ldrh	r2, [r7, #4]
 8009c8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d20a      	bcs.n	8009ca6 <mscd_open+0x4e>
 8009c90:	4b31      	ldr	r3, [pc, #196]	@ (8009d58 <mscd_open+0x100>)
 8009c92:	61fb      	str	r3, [r7, #28]
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d000      	beq.n	8009ca2 <mscd_open+0x4a>
 8009ca0:	be00      	bkpt	0x0000
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	e053      	b.n	8009d4e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8009ca6:	4b2d      	ldr	r3, [pc, #180]	@ (8009d5c <mscd_open+0x104>)
 8009ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	789a      	ldrb	r2, [r3, #2]
 8009cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8009cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb6:	79fa      	ldrb	r2, [r7, #7]
 8009cb8:	77da      	strb	r2, [r3, #31]
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8009ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cce:	332f      	adds	r3, #47	@ 0x2f
 8009cd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cd2:	322e      	adds	r2, #46	@ 0x2e
 8009cd4:	79f8      	ldrb	r0, [r7, #7]
 8009cd6:	9201      	str	r2, [sp, #4]
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	2302      	movs	r3, #2
 8009cdc:	2202      	movs	r2, #2
 8009cde:	f003 fe8b 	bl	800d9f8 <usbd_open_edpt_pair>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	f083 0301 	eor.w	r3, r3, #1
 8009ce8:	b2db      	uxtb	r3, r3
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00a      	beq.n	8009d04 <mscd_open+0xac>
 8009cee:	4b1a      	ldr	r3, [pc, #104]	@ (8009d58 <mscd_open+0x100>)
 8009cf0:	623b      	str	r3, [r7, #32]
 8009cf2:	6a3b      	ldr	r3, [r7, #32]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f003 0301 	and.w	r3, r3, #1
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d000      	beq.n	8009d00 <mscd_open+0xa8>
 8009cfe:	be00      	bkpt	0x0000
 8009d00:	2300      	movs	r3, #0
 8009d02:	e024      	b.n	8009d4e <mscd_open+0xf6>
 8009d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d06:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	7fdb      	ldrb	r3, [r3, #31]
 8009d0c:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8009d1c:	7bf8      	ldrb	r0, [r7, #15]
 8009d1e:	2300      	movs	r3, #0
 8009d20:	9300      	str	r3, [sp, #0]
 8009d22:	231f      	movs	r3, #31
 8009d24:	4a0e      	ldr	r2, [pc, #56]	@ (8009d60 <mscd_open+0x108>)
 8009d26:	f003 ff65 	bl	800dbf4 <usbd_edpt_xfer>
 8009d2a:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8009d2c:	f083 0301 	eor.w	r3, r3, #1
 8009d30:	b2db      	uxtb	r3, r3
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00a      	beq.n	8009d4c <mscd_open+0xf4>
 8009d36:	4b08      	ldr	r3, [pc, #32]	@ (8009d58 <mscd_open+0x100>)
 8009d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d000      	beq.n	8009d48 <mscd_open+0xf0>
 8009d46:	be00      	bkpt	0x0000
 8009d48:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009d4a:	e000      	b.n	8009d4e <mscd_open+0xf6>

  return drv_len;
 8009d4c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3730      	adds	r7, #48	@ 0x30
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
 8009d56:	bf00      	nop
 8009d58:	e000edf0 	.word	0xe000edf0
 8009d5c:	20014ef8 	.word	0x20014ef8
 8009d60:	20014f38 	.word	0x20014f38

08009d64 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8009d64:	b480      	push	{r7}
 8009d66:	b083      	sub	sp, #12
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8009d98:	bf00      	nop
 8009d9a:	370c      	adds	r7, #12
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da2:	4770      	bx	lr

08009da4 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b08e      	sub	sp, #56	@ 0x38
 8009da8:	af02      	add	r7, sp, #8
 8009daa:	4603      	mov	r3, r0
 8009dac:	603a      	str	r2, [r7, #0]
 8009dae:	71fb      	strb	r3, [r7, #7]
 8009db0:	460b      	mov	r3, r1
 8009db2:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8009db4:	79bb      	ldrb	r3, [r7, #6]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d001      	beq.n	8009dbe <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8009dba:	2301      	movs	r3, #1
 8009dbc:	e115      	b.n	8009fea <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8009dbe:	4b8d      	ldr	r3, [pc, #564]	@ (8009ff4 <mscd_control_xfer_cb+0x250>)
 8009dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	781b      	ldrb	r3, [r3, #0]
 8009dc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dca:	b2db      	uxtb	r3, r3
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f040 80c4 	bne.w	8009f5a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	f003 031f 	and.w	r3, r3, #31
 8009dda:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	f040 80bc 	bne.w	8009f5a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	f040 80b7 	bne.w	8009f5a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	885b      	ldrh	r3, [r3, #2]
 8009df0:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f040 80b1 	bne.w	8009f5a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	889b      	ldrh	r3, [r3, #4]
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009e00:	8bfb      	ldrh	r3, [r7, #30]
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8009e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009e0e:	2b04      	cmp	r3, #4
 8009e10:	d107      	bne.n	8009e22 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8009e12:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8009e16:	79fb      	ldrb	r3, [r7, #7]
 8009e18:	4611      	mov	r1, r2
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f004 f80c 	bl	800de38 <usbd_edpt_stall>
 8009e20:	e099      	b.n	8009f56 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8009e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e24:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8009e28:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d137      	bne.n	8009ea0 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8009e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e32:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009e36:	2b02      	cmp	r3, #2
 8009e38:	f040 808d 	bne.w	8009f56 <mscd_control_xfer_cb+0x1b2>
 8009e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e3e:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	7fdb      	ldrb	r3, [r3, #31]
 8009e44:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	689a      	ldr	r2, [r3, #8]
 8009e4a:	69bb      	ldr	r3, [r7, #24]
 8009e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e4e:	1ad2      	subs	r2, r2, r3
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8009e54:	69bb      	ldr	r3, [r7, #24]
 8009e56:	2203      	movs	r2, #3
 8009e58:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8009e5c:	69bb      	ldr	r3, [r7, #24]
 8009e5e:	3320      	adds	r3, #32
 8009e60:	220d      	movs	r2, #13
 8009e62:	4619      	mov	r1, r3
 8009e64:	4864      	ldr	r0, [pc, #400]	@ (8009ff8 <mscd_control_xfer_cb+0x254>)
 8009e66:	f008 f848 	bl	8011efa <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8009e6a:	69bb      	ldr	r3, [r7, #24]
 8009e6c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8009e70:	7df8      	ldrb	r0, [r7, #23]
 8009e72:	2300      	movs	r3, #0
 8009e74:	9300      	str	r3, [sp, #0]
 8009e76:	230d      	movs	r3, #13
 8009e78:	4a5f      	ldr	r2, [pc, #380]	@ (8009ff8 <mscd_control_xfer_cb+0x254>)
 8009e7a:	f003 febb 	bl	800dbf4 <usbd_edpt_xfer>
 8009e7e:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8009e80:	f083 0301 	eor.w	r3, r3, #1
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d065      	beq.n	8009f56 <mscd_control_xfer_cb+0x1b2>
 8009e8a:	4b5c      	ldr	r3, [pc, #368]	@ (8009ffc <mscd_control_xfer_cb+0x258>)
 8009e8c:	623b      	str	r3, [r7, #32]
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 0301 	and.w	r3, r3, #1
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d000      	beq.n	8009e9c <mscd_control_xfer_cb+0xf8>
 8009e9a:	be00      	bkpt	0x0000
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	e0a4      	b.n	8009fea <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8009ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009ea6:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d153      	bne.n	8009f56 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8009eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eb0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d14e      	bne.n	8009f56 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8009eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eba:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009ebe:	79fb      	ldrb	r3, [r7, #7]
 8009ec0:	75bb      	strb	r3, [r7, #22]
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8009ec6:	7d7a      	ldrb	r2, [r7, #21]
 8009ec8:	7dbb      	ldrb	r3, [r7, #22]
 8009eca:	4611      	mov	r1, r2
 8009ecc:	4618      	mov	r0, r3
 8009ece:	f003 ff85 	bl	800dddc <usbd_edpt_busy>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8009ed6:	7d7a      	ldrb	r2, [r7, #21]
 8009ed8:	7dbb      	ldrb	r3, [r7, #22]
 8009eda:	4611      	mov	r1, r2
 8009edc:	4618      	mov	r0, r3
 8009ede:	f004 f827 	bl	800df30 <usbd_edpt_stalled>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8009ee6:	7d3b      	ldrb	r3, [r7, #20]
 8009ee8:	f083 0301 	eor.w	r3, r3, #1
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d007      	beq.n	8009f02 <mscd_control_xfer_cb+0x15e>
 8009ef2:	7cfb      	ldrb	r3, [r7, #19]
 8009ef4:	f083 0301 	eor.w	r3, r3, #1
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d001      	beq.n	8009f02 <mscd_control_xfer_cb+0x15e>
 8009efe:	2301      	movs	r3, #1
 8009f00:	e000      	b.n	8009f04 <mscd_control_xfer_cb+0x160>
 8009f02:	2300      	movs	r3, #0
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d023      	beq.n	8009f56 <mscd_control_xfer_cb+0x1b2>
 8009f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f10:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	7fdb      	ldrb	r3, [r3, #31]
 8009f16:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8009f26:	7af8      	ldrb	r0, [r7, #11]
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9300      	str	r3, [sp, #0]
 8009f2c:	231f      	movs	r3, #31
 8009f2e:	4a32      	ldr	r2, [pc, #200]	@ (8009ff8 <mscd_control_xfer_cb+0x254>)
 8009f30:	f003 fe60 	bl	800dbf4 <usbd_edpt_xfer>
 8009f34:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8009f36:	f083 0301 	eor.w	r3, r3, #1
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d00a      	beq.n	8009f56 <mscd_control_xfer_cb+0x1b2>
 8009f40:	4b2e      	ldr	r3, [pc, #184]	@ (8009ffc <mscd_control_xfer_cb+0x258>)
 8009f42:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f003 0301 	and.w	r3, r3, #1
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d000      	beq.n	8009f52 <mscd_control_xfer_cb+0x1ae>
 8009f50:	be00      	bkpt	0x0000
 8009f52:	2300      	movs	r3, #0
 8009f54:	e049      	b.n	8009fea <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8009f56:	2301      	movs	r3, #1
 8009f58:	e047      	b.n	8009fea <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	2b20      	cmp	r3, #32
 8009f66:	d001      	beq.n	8009f6c <mscd_control_xfer_cb+0x1c8>
 8009f68:	2300      	movs	r3, #0
 8009f6a:	e03e      	b.n	8009fea <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	785b      	ldrb	r3, [r3, #1]
 8009f70:	2bfe      	cmp	r3, #254	@ 0xfe
 8009f72:	d016      	beq.n	8009fa2 <mscd_control_xfer_cb+0x1fe>
 8009f74:	2bff      	cmp	r3, #255	@ 0xff
 8009f76:	d135      	bne.n	8009fe4 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	885b      	ldrh	r3, [r3, #2]
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d104      	bne.n	8009f8c <mscd_control_xfer_cb+0x1e8>
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	88db      	ldrh	r3, [r3, #6]
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d001      	beq.n	8009f90 <mscd_control_xfer_cb+0x1ec>
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	e02c      	b.n	8009fea <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8009f90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f92:	f7ff fee7 	bl	8009d64 <proc_bot_reset>
      tud_control_status(rhport, request);
 8009f96:	79fb      	ldrb	r3, [r7, #7]
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f004 f820 	bl	800dfe0 <tud_control_status>
    break;
 8009fa0:	e022      	b.n	8009fe8 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	885b      	ldrh	r3, [r3, #2]
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d104      	bne.n	8009fb6 <mscd_control_xfer_cb+0x212>
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	88db      	ldrh	r3, [r3, #6]
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d001      	beq.n	8009fba <mscd_control_xfer_cb+0x216>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	e017      	b.n	8009fea <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8009fba:	f7ff fdc5 	bl	8009b48 <tud_msc_get_maxlun_cb>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8009fc2:	7abb      	ldrb	r3, [r7, #10]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <mscd_control_xfer_cb+0x228>
 8009fc8:	2300      	movs	r3, #0
 8009fca:	e00e      	b.n	8009fea <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8009fcc:	7abb      	ldrb	r3, [r7, #10]
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8009fd4:	f107 020a 	add.w	r2, r7, #10
 8009fd8:	79f8      	ldrb	r0, [r7, #7]
 8009fda:	2301      	movs	r3, #1
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	f004 f883 	bl	800e0e8 <tud_control_xfer>
 8009fe2:	e001      	b.n	8009fe8 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e000      	b.n	8009fea <mscd_control_xfer_cb+0x246>
  }

  return true;
 8009fe8:	2301      	movs	r3, #1
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3730      	adds	r7, #48	@ 0x30
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	20014ef8 	.word	0x20014ef8
 8009ff8:	20014f38 	.word	0x20014f38
 8009ffc:	e000edf0 	.word	0xe000edf0

0800a000 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 800a000:	b580      	push	{r7, lr}
 800a002:	b09c      	sub	sp, #112	@ 0x70
 800a004:	af02      	add	r7, sp, #8
 800a006:	603b      	str	r3, [r7, #0]
 800a008:	4603      	mov	r3, r0
 800a00a:	71fb      	strb	r3, [r7, #7]
 800a00c:	460b      	mov	r3, r1
 800a00e:	71bb      	strb	r3, [r7, #6]
 800a010:	4613      	mov	r3, r2
 800a012:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800a014:	4b93      	ldr	r3, [pc, #588]	@ (800a264 <mscd_xfer_cb+0x264>)
 800a016:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800a018:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a01a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800a01c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a01e:	3320      	adds	r3, #32
 800a020:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800a022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a024:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a028:	2b03      	cmp	r3, #3
 800a02a:	f200 820e 	bhi.w	800a44a <mscd_xfer_cb+0x44a>
 800a02e:	a201      	add	r2, pc, #4	@ (adr r2, 800a034 <mscd_xfer_cb+0x34>)
 800a030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a034:	0800a045 	.word	0x0800a045
 800a038:	0800a2cd 	.word	0x0800a2cd
 800a03c:	0800a44b 	.word	0x0800a44b
 800a040:	0800a3b9 	.word	0x0800a3b9
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 800a044:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a046:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a04a:	79ba      	ldrb	r2, [r7, #6]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d001      	beq.n	800a054 <mscd_xfer_cb+0x54>
        return true;
 800a050:	2301      	movs	r3, #1
 800a052:	e21b      	b.n	800a48c <mscd_xfer_cb+0x48c>
 800a054:	4b84      	ldr	r3, [pc, #528]	@ (800a268 <mscd_xfer_cb+0x268>)
 800a056:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800a058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a05a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800a05c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	2b1f      	cmp	r3, #31
 800a062:	d103      	bne.n	800a06c <mscd_xfer_cb+0x6c>
 800a064:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a066:	4a81      	ldr	r2, [pc, #516]	@ (800a26c <mscd_xfer_cb+0x26c>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d015      	beq.n	800a098 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800a06c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a06e:	2204      	movs	r2, #4
 800a070:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 800a074:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a076:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800a07a:	79fb      	ldrb	r3, [r7, #7]
 800a07c:	4611      	mov	r1, r2
 800a07e:	4618      	mov	r0, r3
 800a080:	f003 feda 	bl	800de38 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 800a084:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a086:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a08a:	79fb      	ldrb	r3, [r7, #7]
 800a08c:	4611      	mov	r1, r2
 800a08e:	4618      	mov	r0, r3
 800a090:	f003 fed2 	bl	800de38 <usbd_edpt_stall>
        return false;
 800a094:	2300      	movs	r3, #0
 800a096:	e1f9      	b.n	800a48c <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800a098:	221f      	movs	r2, #31
 800a09a:	4973      	ldr	r1, [pc, #460]	@ (800a268 <mscd_xfer_cb+0x268>)
 800a09c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800a09e:	f007 ff2c 	bl	8011efa <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800a0a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800a0aa:	701a      	strb	r2, [r3, #0]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800a0b2:	705a      	strb	r2, [r3, #1]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800a0ba:	709a      	strb	r2, [r3, #2]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800a0c2:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800a0c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0c6:	685a      	ldr	r2, [r3, #4]
 800a0c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0ca:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 800a0cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	721a      	strb	r2, [r3, #8]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	725a      	strb	r2, [r3, #9]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	729a      	strb	r2, [r3, #10]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800a0de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800a0e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800a0ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0ee:	689a      	ldr	r2, [r3, #8]
 800a0f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0f2:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800a0f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a0fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0fc:	7bdb      	ldrb	r3, [r3, #15]
 800a0fe:	2b28      	cmp	r3, #40	@ 0x28
 800a100:	d003      	beq.n	800a10a <mscd_xfer_cb+0x10a>
 800a102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a104:	7bdb      	ldrb	r3, [r3, #15]
 800a106:	2b2a      	cmp	r3, #42	@ 0x2a
 800a108:	d125      	bne.n	800a156 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800a10a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800a10c:	f7ff fc11 	bl	8009932 <rdwr10_validate_cmd>
 800a110:	4603      	mov	r3, r0
 800a112:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800a116:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d006      	beq.n	800a12c <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800a11e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a122:	4619      	mov	r1, r3
 800a124:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a126:	f7ff fbab 	bl	8009880 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a12a:	e0ce      	b.n	800a2ca <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800a12c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00b      	beq.n	800a14c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800a134:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a136:	7bdb      	ldrb	r3, [r3, #15]
 800a138:	2b28      	cmp	r3, #40	@ 0x28
 800a13a:	d103      	bne.n	800a144 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800a13c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a13e:	f000 fc99 	bl	800aa74 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a142:	e0c2      	b.n	800a2ca <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 800a144:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a146:	f000 fd6b 	bl	800ac20 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a14a:	e0be      	b.n	800a2ca <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800a14c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a14e:	2202      	movs	r2, #2
 800a150:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a154:	e0b9      	b.n	800a2ca <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800a156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a158:	689b      	ldr	r3, [r3, #8]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d041      	beq.n	800a1e2 <mscd_xfer_cb+0x1e2>
 800a15e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a160:	7b1b      	ldrb	r3, [r3, #12]
 800a162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800a166:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a16a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a16c:	2307      	movs	r3, #7
 800a16e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a172:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a178:	fa22 f303 	lsr.w	r3, r2, r3
 800a17c:	f003 0301 	and.w	r3, r3, #1
 800a180:	2b00      	cmp	r3, #0
 800a182:	bf14      	ite	ne
 800a184:	2301      	movne	r3, #1
 800a186:	2300      	moveq	r3, #0
 800a188:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800a18a:	f083 0301 	eor.w	r3, r3, #1
 800a18e:	b2db      	uxtb	r3, r3
 800a190:	2b00      	cmp	r3, #0
 800a192:	d026      	beq.n	800a1e2 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a19c:	d904      	bls.n	800a1a8 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a19e:	2101      	movs	r1, #1
 800a1a0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a1a2:	f7ff fb6d 	bl	8009880 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a1a6:	e08f      	b.n	800a2c8 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800a1a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1aa:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800a1ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a1b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	79f8      	ldrb	r0, [r7, #7]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	9200      	str	r2, [sp, #0]
 800a1ba:	4a2b      	ldr	r2, [pc, #172]	@ (800a268 <mscd_xfer_cb+0x268>)
 800a1bc:	f003 fd1a 	bl	800dbf4 <usbd_edpt_xfer>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	f083 0301 	eor.w	r3, r3, #1
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d07d      	beq.n	800a2c8 <mscd_xfer_cb+0x2c8>
 800a1cc:	4b28      	ldr	r3, [pc, #160]	@ (800a270 <mscd_xfer_cb+0x270>)
 800a1ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f003 0301 	and.w	r3, r3, #1
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d000      	beq.n	800a1de <mscd_xfer_cb+0x1de>
 800a1dc:	be00      	bkpt	0x0000
 800a1de:	2300      	movs	r3, #0
 800a1e0:	e154      	b.n	800a48c <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800a1e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1e4:	7b58      	ldrb	r0, [r3, #13]
 800a1e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a1e8:	f103 010f 	add.w	r1, r3, #15
 800a1ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1f0:	4a1d      	ldr	r2, [pc, #116]	@ (800a268 <mscd_xfer_cb+0x268>)
 800a1f2:	f000 f953 	bl	800a49c <proc_builtin_scsi>
 800a1f6:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800a1f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	da10      	bge.n	800a220 <mscd_xfer_cb+0x220>
 800a1fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a200:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a204:	2b00      	cmp	r3, #0
 800a206:	d10b      	bne.n	800a220 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800a208:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a20a:	7b58      	ldrb	r0, [r3, #13]
 800a20c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a20e:	f103 010f 	add.w	r1, r3, #15
 800a212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a216:	b29b      	uxth	r3, r3
 800a218:	4a13      	ldr	r2, [pc, #76]	@ (800a268 <mscd_xfer_cb+0x268>)
 800a21a:	f7f7 fbbf 	bl	800199c <tud_msc_scsi_cb>
 800a21e:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 800a220:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a222:	2b00      	cmp	r3, #0
 800a224:	da04      	bge.n	800a230 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a226:	2101      	movs	r1, #1
 800a228:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a22a:	f7ff fb29 	bl	8009880 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800a22e:	e10e      	b.n	800a44e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 800a230:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10d      	bne.n	800a252 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800a236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d004      	beq.n	800a248 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a23e:	2101      	movs	r1, #1
 800a240:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a242:	f7ff fb1d 	bl	8009880 <fail_scsi_op>
      break;
 800a246:	e102      	b.n	800a44e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800a248:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a24a:	2202      	movs	r2, #2
 800a24c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800a250:	e0fd      	b.n	800a44e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800a252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a254:	689b      	ldr	r3, [r3, #8]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d10c      	bne.n	800a274 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a25a:	2101      	movs	r1, #1
 800a25c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a25e:	f7ff fb0f 	bl	8009880 <fail_scsi_op>
      break;
 800a262:	e0f4      	b.n	800a44e <mscd_xfer_cb+0x44e>
 800a264:	20014ef8 	.word	0x20014ef8
 800a268:	20014f38 	.word	0x20014f38
 800a26c:	43425355 	.word	0x43425355
 800a270:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 800a274:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a276:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	623a      	str	r2, [r7, #32]
 800a27c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800a27e:	6a3a      	ldr	r2, [r7, #32]
 800a280:	69fb      	ldr	r3, [r7, #28]
 800a282:	429a      	cmp	r2, r3
 800a284:	bf28      	it	cs
 800a286:	461a      	movcs	r2, r3
 800a288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a28a:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800a28c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a28e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800a292:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a296:	b29b      	uxth	r3, r3
 800a298:	79f8      	ldrb	r0, [r7, #7]
 800a29a:	2200      	movs	r2, #0
 800a29c:	9200      	str	r2, [sp, #0]
 800a29e:	4a7d      	ldr	r2, [pc, #500]	@ (800a494 <mscd_xfer_cb+0x494>)
 800a2a0:	f003 fca8 	bl	800dbf4 <usbd_edpt_xfer>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	f083 0301 	eor.w	r3, r3, #1
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f000 80ce 	beq.w	800a44e <mscd_xfer_cb+0x44e>
 800a2b2:	4b79      	ldr	r3, [pc, #484]	@ (800a498 <mscd_xfer_cb+0x498>)
 800a2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f003 0301 	and.w	r3, r3, #1
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d000      	beq.n	800a2c4 <mscd_xfer_cb+0x2c4>
 800a2c2:	be00      	bkpt	0x0000
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	e0e1      	b.n	800a48c <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a2c8:	bf00      	nop
      break;
 800a2ca:	e0c0      	b.n	800a44e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2d2:	d90a      	bls.n	800a2ea <mscd_xfer_cb+0x2ea>
 800a2d4:	4b70      	ldr	r3, [pc, #448]	@ (800a498 <mscd_xfer_cb+0x498>)
 800a2d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0301 	and.w	r3, r3, #1
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d000      	beq.n	800a2e6 <mscd_xfer_cb+0x2e6>
 800a2e4:	be00      	bkpt	0x0000
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	e0d0      	b.n	800a48c <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800a2ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2ec:	7bdb      	ldrb	r3, [r3, #15]
 800a2ee:	2b28      	cmp	r3, #40	@ 0x28
 800a2f0:	d114      	bne.n	800a31c <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800a2f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a2f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	441a      	add	r2, r3
 800a2fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a2fc:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800a2fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a306:	429a      	cmp	r2, r3
 800a308:	d304      	bcc.n	800a314 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800a30a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a30c:	2202      	movs	r2, #2
 800a30e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800a312:	e09e      	b.n	800a452 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800a314:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a316:	f000 fbad 	bl	800aa74 <proc_read10_cmd>
    break;
 800a31a:	e09a      	b.n	800a452 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800a31c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a31e:	7bdb      	ldrb	r3, [r3, #15]
 800a320:	2b2a      	cmp	r3, #42	@ 0x2a
 800a322:	d104      	bne.n	800a32e <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800a324:	6839      	ldr	r1, [r7, #0]
 800a326:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a328:	f000 fcca 	bl	800acc0 <proc_write10_host_data>
    break;
 800a32c:	e091      	b.n	800a452 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800a32e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	441a      	add	r2, r3
 800a336:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a338:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800a33a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a33c:	7b1b      	ldrb	r3, [r3, #12]
 800a33e:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800a340:	7efb      	ldrb	r3, [r7, #27]
 800a342:	617b      	str	r3, [r7, #20]
 800a344:	2307      	movs	r3, #7
 800a346:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a348:	7cfb      	ldrb	r3, [r7, #19]
 800a34a:	697a      	ldr	r2, [r7, #20]
 800a34c:	fa22 f303 	lsr.w	r3, r2, r3
 800a350:	f003 0301 	and.w	r3, r3, #1
 800a354:	2b00      	cmp	r3, #0
 800a356:	bf14      	ite	ne
 800a358:	2301      	movne	r3, #1
 800a35a:	2300      	moveq	r3, #0
 800a35c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800a35e:	f083 0301 	eor.w	r3, r3, #1
 800a362:	b2db      	uxtb	r3, r3
 800a364:	2b00      	cmp	r3, #0
 800a366:	d012      	beq.n	800a38e <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800a368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a36a:	7b58      	ldrb	r0, [r3, #13]
 800a36c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a36e:	f103 010f 	add.w	r1, r3, #15
 800a372:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a376:	b29b      	uxth	r3, r3
 800a378:	4a46      	ldr	r2, [pc, #280]	@ (800a494 <mscd_xfer_cb+0x494>)
 800a37a:	f7f7 fb0f 	bl	800199c <tud_msc_scsi_cb>
 800a37e:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800a380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a382:	2b00      	cmp	r3, #0
 800a384:	da03      	bge.n	800a38e <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a386:	2101      	movs	r1, #1
 800a388:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a38a:	f7ff fa79 	bl	8009880 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800a38e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a392:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a396:	429a      	cmp	r2, r3
 800a398:	d304      	bcc.n	800a3a4 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800a39a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a39c:	2202      	movs	r2, #2
 800a39e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800a3a2:	e056      	b.n	800a452 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800a3a4:	4b3c      	ldr	r3, [pc, #240]	@ (800a498 <mscd_xfer_cb+0x498>)
 800a3a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f003 0301 	and.w	r3, r3, #1
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d04e      	beq.n	800a452 <mscd_xfer_cb+0x452>
 800a3b4:	be00      	bkpt	0x0000
    break;
 800a3b6:	e04c      	b.n	800a452 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800a3b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3ba:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800a3be:	79ba      	ldrb	r2, [r7, #6]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d148      	bne.n	800a456 <mscd_xfer_cb+0x456>
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	2b0d      	cmp	r3, #13
 800a3c8:	d145      	bne.n	800a456 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800a3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3cc:	7bdb      	ldrb	r3, [r3, #15]
 800a3ce:	2b28      	cmp	r3, #40	@ 0x28
 800a3d0:	d002      	beq.n	800a3d8 <mscd_xfer_cb+0x3d8>
 800a3d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3d4:	d006      	beq.n	800a3e4 <mscd_xfer_cb+0x3e4>
 800a3d6:	e00b      	b.n	800a3f0 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800a3d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3da:	7b5b      	ldrb	r3, [r3, #13]
 800a3dc:	4618      	mov	r0, r3
 800a3de:	f7ff fb91 	bl	8009b04 <tud_msc_read10_complete_cb>
            break;
 800a3e2:	e00e      	b.n	800a402 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800a3e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3e6:	7b5b      	ldrb	r3, [r3, #13]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f7ff fb96 	bl	8009b1a <tud_msc_write10_complete_cb>
            break;
 800a3ee:	e008      	b.n	800a402 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 800a3f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3f2:	7b5a      	ldrb	r2, [r3, #13]
 800a3f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3f6:	330f      	adds	r3, #15
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	4610      	mov	r0, r2
 800a3fc:	f7ff fb98 	bl	8009b30 <tud_msc_scsi_complete_cb>
            break;
 800a400:	bf00      	nop
 800a402:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a404:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	7fdb      	ldrb	r3, [r3, #31]
 800a40a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2200      	movs	r2, #0
 800a410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800a41a:	7af8      	ldrb	r0, [r7, #11]
 800a41c:	2300      	movs	r3, #0
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	231f      	movs	r3, #31
 800a422:	4a1c      	ldr	r2, [pc, #112]	@ (800a494 <mscd_xfer_cb+0x494>)
 800a424:	f003 fbe6 	bl	800dbf4 <usbd_edpt_xfer>
 800a428:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800a42a:	f083 0301 	eor.w	r3, r3, #1
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b00      	cmp	r3, #0
 800a432:	d010      	beq.n	800a456 <mscd_xfer_cb+0x456>
 800a434:	4b18      	ldr	r3, [pc, #96]	@ (800a498 <mscd_xfer_cb+0x498>)
 800a436:	657b      	str	r3, [r7, #84]	@ 0x54
 800a438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f003 0301 	and.w	r3, r3, #1
 800a440:	2b00      	cmp	r3, #0
 800a442:	d000      	beq.n	800a446 <mscd_xfer_cb+0x446>
 800a444:	be00      	bkpt	0x0000
 800a446:	2300      	movs	r3, #0
 800a448:	e020      	b.n	800a48c <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800a44a:	bf00      	nop
 800a44c:	e004      	b.n	800a458 <mscd_xfer_cb+0x458>
      break;
 800a44e:	bf00      	nop
 800a450:	e002      	b.n	800a458 <mscd_xfer_cb+0x458>
    break;
 800a452:	bf00      	nop
 800a454:	e000      	b.n	800a458 <mscd_xfer_cb+0x458>
      break;
 800a456:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800a458:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a45a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d113      	bne.n	800a48a <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800a462:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a464:	f7ff fad6 	bl	8009a14 <proc_stage_status>
 800a468:	4603      	mov	r3, r0
 800a46a:	f083 0301 	eor.w	r3, r3, #1
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	2b00      	cmp	r3, #0
 800a472:	d00a      	beq.n	800a48a <mscd_xfer_cb+0x48a>
 800a474:	4b08      	ldr	r3, [pc, #32]	@ (800a498 <mscd_xfer_cb+0x498>)
 800a476:	637b      	str	r3, [r7, #52]	@ 0x34
 800a478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f003 0301 	and.w	r3, r3, #1
 800a480:	2b00      	cmp	r3, #0
 800a482:	d000      	beq.n	800a486 <mscd_xfer_cb+0x486>
 800a484:	be00      	bkpt	0x0000
 800a486:	2300      	movs	r3, #0
 800a488:	e000      	b.n	800a48c <mscd_xfer_cb+0x48c>
  }

  return true;
 800a48a:	2301      	movs	r3, #1
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3768      	adds	r7, #104	@ 0x68
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20014f38 	.word	0x20014f38
 800a498:	e000edf0 	.word	0xe000edf0

0800a49c <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b0ac      	sub	sp, #176	@ 0xb0
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	60b9      	str	r1, [r7, #8]
 800a4a4:	607a      	str	r2, [r7, #4]
 800a4a6:	603b      	str	r3, [r7, #0]
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800a4ac:	4bc6      	ldr	r3, [pc, #792]	@ (800a7c8 <proc_builtin_scsi+0x32c>)
 800a4ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800a4b2:	68bb      	ldr	r3, [r7, #8]
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	2b25      	cmp	r3, #37	@ 0x25
 800a4b8:	f200 82c3 	bhi.w	800aa42 <proc_builtin_scsi+0x5a6>
 800a4bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c4 <proc_builtin_scsi+0x28>)
 800a4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c2:	bf00      	nop
 800a4c4:	0800a55d 	.word	0x0800a55d
 800a4c8:	0800aa43 	.word	0x0800aa43
 800a4cc:	0800aa43 	.word	0x0800aa43
 800a4d0:	0800a975 	.word	0x0800a975
 800a4d4:	0800aa43 	.word	0x0800aa43
 800a4d8:	0800aa43 	.word	0x0800aa43
 800a4dc:	0800aa43 	.word	0x0800aa43
 800a4e0:	0800aa43 	.word	0x0800aa43
 800a4e4:	0800aa43 	.word	0x0800aa43
 800a4e8:	0800aa43 	.word	0x0800aa43
 800a4ec:	0800aa43 	.word	0x0800aa43
 800a4f0:	0800aa43 	.word	0x0800aa43
 800a4f4:	0800aa43 	.word	0x0800aa43
 800a4f8:	0800aa43 	.word	0x0800aa43
 800a4fc:	0800aa43 	.word	0x0800aa43
 800a500:	0800aa43 	.word	0x0800aa43
 800a504:	0800aa43 	.word	0x0800aa43
 800a508:	0800aa43 	.word	0x0800aa43
 800a50c:	0800a83b 	.word	0x0800a83b
 800a510:	0800aa43 	.word	0x0800aa43
 800a514:	0800aa43 	.word	0x0800aa43
 800a518:	0800aa43 	.word	0x0800aa43
 800a51c:	0800aa43 	.word	0x0800aa43
 800a520:	0800aa43 	.word	0x0800aa43
 800a524:	0800aa43 	.word	0x0800aa43
 800a528:	0800aa43 	.word	0x0800aa43
 800a52c:	0800a8b9 	.word	0x0800a8b9
 800a530:	0800a5a7 	.word	0x0800a5a7
 800a534:	0800aa43 	.word	0x0800aa43
 800a538:	0800aa43 	.word	0x0800aa43
 800a53c:	0800a62f 	.word	0x0800a62f
 800a540:	0800aa43 	.word	0x0800aa43
 800a544:	0800aa43 	.word	0x0800aa43
 800a548:	0800aa43 	.word	0x0800aa43
 800a54c:	0800aa43 	.word	0x0800aa43
 800a550:	0800a767 	.word	0x0800a767
 800a554:	0800aa43 	.word	0x0800aa43
 800a558:	0800a68b 	.word	0x0800a68b
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800a55c:	2300      	movs	r3, #0
 800a55e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800a562:	7bfb      	ldrb	r3, [r7, #15]
 800a564:	4618      	mov	r0, r3
 800a566:	f7f7 f98b 	bl	8001880 <tud_msc_test_unit_ready_cb>
 800a56a:	4603      	mov	r3, r0
 800a56c:	f083 0301 	eor.w	r3, r3, #1
 800a570:	b2db      	uxtb	r3, r3
 800a572:	2b00      	cmp	r3, #0
 800a574:	f000 826a 	beq.w	800aa4c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800a578:	f04f 33ff 	mov.w	r3, #4294967295
 800a57c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800a580:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a584:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f040 825f 	bne.w	800aa4c <proc_builtin_scsi+0x5b0>
 800a58e:	7bfb      	ldrb	r3, [r7, #15]
 800a590:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800a594:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800a598:	2300      	movs	r3, #0
 800a59a:	223a      	movs	r2, #58	@ 0x3a
 800a59c:	2102      	movs	r1, #2
 800a59e:	f7ff fb1b 	bl	8009bd8 <tud_msc_set_sense>
}
 800a5a2:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800a5a4:	e252      	b.n	800aa4c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800a5b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a5b6:	791b      	ldrb	r3, [r3, #4]
 800a5b8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	4619      	mov	r1, r3
 800a5c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a5c4:	791b      	ldrb	r3, [r3, #4]
 800a5c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	bf14      	ite	ne
 800a5d0:	2301      	movne	r3, #1
 800a5d2:	2300      	moveq	r3, #0
 800a5d4:	b2da      	uxtb	r2, r3
 800a5d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a5da:	791b      	ldrb	r3, [r3, #4]
 800a5dc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800a5e0:	b2db      	uxtb	r3, r3
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	bf14      	ite	ne
 800a5e6:	2301      	movne	r3, #1
 800a5e8:	2300      	moveq	r3, #0
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	7bf8      	ldrb	r0, [r7, #15]
 800a5ee:	f7ff fab3 	bl	8009b58 <tud_msc_start_stop_cb>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	f083 0301 	eor.w	r3, r3, #1
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	f000 8228 	beq.w	800aa50 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 800a600:	f04f 33ff 	mov.w	r3, #4294967295
 800a604:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800a608:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a60c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a610:	2b00      	cmp	r3, #0
 800a612:	f040 821d 	bne.w	800aa50 <proc_builtin_scsi+0x5b4>
 800a616:	7bfb      	ldrb	r3, [r7, #15]
 800a618:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800a61c:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800a620:	2300      	movs	r3, #0
 800a622:	223a      	movs	r2, #58	@ 0x3a
 800a624:	2102      	movs	r1, #2
 800a626:	f7ff fad7 	bl	8009bd8 <tud_msc_set_sense>
}
 800a62a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800a62c:	e210      	b.n	800aa50 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800a62e:	2300      	movs	r3, #0
 800a630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800a63a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a63e:	7919      	ldrb	r1, [r3, #4]
 800a640:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a644:	795a      	ldrb	r2, [r3, #5]
 800a646:	7bfb      	ldrb	r3, [r7, #15]
 800a648:	4618      	mov	r0, r3
 800a64a:	f7ff fa9a 	bl	8009b82 <tud_msc_prevent_allow_medium_removal_cb>
 800a64e:	4603      	mov	r3, r0
 800a650:	f083 0301 	eor.w	r3, r3, #1
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	f000 81fc 	beq.w	800aa54 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800a65c:	f04f 33ff 	mov.w	r3, #4294967295
 800a660:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800a664:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a668:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f040 81f1 	bne.w	800aa54 <proc_builtin_scsi+0x5b8>
 800a672:	7bfb      	ldrb	r3, [r7, #15]
 800a674:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800a678:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800a67c:	2300      	movs	r3, #0
 800a67e:	223a      	movs	r2, #58	@ 0x3a
 800a680:	2102      	movs	r1, #2
 800a682:	f7ff faa9 	bl	8009bd8 <tud_msc_set_sense>
}
 800a686:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800a688:	e1e4      	b.n	800aa54 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800a68a:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800a68e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800a692:	7bfb      	ldrb	r3, [r7, #15]
 800a694:	4618      	mov	r0, r3
 800a696:	f7f7 f8ff 	bl	8001898 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800a69a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a69e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800a6a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d003      	beq.n	800a6b0 <proc_builtin_scsi+0x214>
 800a6a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d116      	bne.n	800a6de <proc_builtin_scsi+0x242>
        resplen = -1;
 800a6b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800a6b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a6bc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f040 81d0 	bne.w	800aa66 <proc_builtin_scsi+0x5ca>
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800a6cc:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	223a      	movs	r2, #58	@ 0x3a
 800a6d4:	2102      	movs	r1, #2
 800a6d6:	f7ff fa7f 	bl	8009bd8 <tud_msc_set_sense>
}
 800a6da:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800a6dc:	e1c3      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800a6de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a6e0:	3b01      	subs	r3, #1
 800a6e2:	ba1b      	rev	r3, r3
 800a6e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800a6e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a6ea:	ba1b      	rev	r3, r3
 800a6ec:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800a6ee:	2308      	movs	r3, #8
 800a6f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800a6f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800a704:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800a708:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800a70c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 800a710:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a714:	2b00      	cmp	r3, #0
 800a716:	d102      	bne.n	800a71e <proc_builtin_scsi+0x282>
    return -1;
 800a718:	f04f 33ff 	mov.w	r3, #4294967295
 800a71c:	e01e      	b.n	800a75c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800a71e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a722:	2b00      	cmp	r3, #0
 800a724:	d101      	bne.n	800a72a <proc_builtin_scsi+0x28e>
    return 0;
 800a726:	2300      	movs	r3, #0
 800a728:	e018      	b.n	800a75c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800a72a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d102      	bne.n	800a738 <proc_builtin_scsi+0x29c>
    return -1;
 800a732:	f04f 33ff 	mov.w	r3, #4294967295
 800a736:	e011      	b.n	800a75c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800a738:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a73c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a740:	429a      	cmp	r2, r3
 800a742:	d202      	bcs.n	800a74a <proc_builtin_scsi+0x2ae>
    return -1;
 800a744:	f04f 33ff 	mov.w	r3, #4294967295
 800a748:	e008      	b.n	800a75c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800a74a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a74e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800a752:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800a756:	f007 fbd0 	bl	8011efa <memcpy>
  return 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f000 817b 	beq.w	800aa58 <proc_builtin_scsi+0x5bc>
 800a762:	2300      	movs	r3, #0
 800a764:	e181      	b.n	800aa6a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800a766:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a76a:	2200      	movs	r2, #0
 800a76c:	601a      	str	r2, [r3, #0]
 800a76e:	605a      	str	r2, [r3, #4]
 800a770:	609a      	str	r2, [r3, #8]
 800a772:	2308      	movs	r3, #8
 800a774:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a778:	2302      	movs	r3, #2
 800a77a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800a77e:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800a782:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800a786:	7bfb      	ldrb	r3, [r7, #15]
 800a788:	4618      	mov	r0, r3
 800a78a:	f7f7 f885 	bl	8001898 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800a78e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a790:	2b00      	cmp	r3, #0
 800a792:	d002      	beq.n	800a79a <proc_builtin_scsi+0x2fe>
 800a794:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a796:	2b00      	cmp	r3, #0
 800a798:	d118      	bne.n	800a7cc <proc_builtin_scsi+0x330>
        resplen = -1;
 800a79a:	f04f 33ff 	mov.w	r3, #4294967295
 800a79e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800a7a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a7a6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f040 815b 	bne.w	800aa66 <proc_builtin_scsi+0x5ca>
 800a7b0:	7bfb      	ldrb	r3, [r7, #15]
 800a7b2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800a7b6:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	223a      	movs	r2, #58	@ 0x3a
 800a7be:	2102      	movs	r1, #2
 800a7c0:	f7ff fa0a 	bl	8009bd8 <tud_msc_set_sense>
}
 800a7c4:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800a7c6:	e14e      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
 800a7c8:	20014ef8 	.word	0x20014ef8
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800a7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7ce:	ba1b      	rev	r3, r3
 800a7d0:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800a7d2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a7d4:	ba5b      	rev16	r3, r3
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800a7da:	230c      	movs	r3, #12
 800a7dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800a7e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	67ba      	str	r2, [r7, #120]	@ 0x78
 800a7e8:	683a      	ldr	r2, [r7, #0]
 800a7ea:	677a      	str	r2, [r7, #116]	@ 0x74
 800a7ec:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800a7f0:	673a      	str	r2, [r7, #112]	@ 0x70
 800a7f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800a7f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d102      	bne.n	800a800 <proc_builtin_scsi+0x364>
    return -1;
 800a7fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a7fe:	e017      	b.n	800a830 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 800a800:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a802:	2b00      	cmp	r3, #0
 800a804:	d101      	bne.n	800a80a <proc_builtin_scsi+0x36e>
    return 0;
 800a806:	2300      	movs	r3, #0
 800a808:	e012      	b.n	800a830 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800a80a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d102      	bne.n	800a816 <proc_builtin_scsi+0x37a>
    return -1;
 800a810:	f04f 33ff 	mov.w	r3, #4294967295
 800a814:	e00c      	b.n	800a830 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800a816:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a818:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d202      	bcs.n	800a824 <proc_builtin_scsi+0x388>
    return -1;
 800a81e:	f04f 33ff 	mov.w	r3, #4294967295
 800a822:	e005      	b.n	800a830 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 800a824:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a826:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800a828:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800a82a:	f007 fb66 	bl	8011efa <memcpy>
  return 0;
 800a82e:	2300      	movs	r3, #0
 800a830:	2b00      	cmp	r3, #0
 800a832:	f000 8113 	beq.w	800aa5c <proc_builtin_scsi+0x5c0>
 800a836:	2300      	movs	r3, #0
 800a838:	e117      	b.n	800aa6a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 800a840:	2224      	movs	r2, #36	@ 0x24
 800a842:	2100      	movs	r1, #0
 800a844:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800a848:	f007 fad7 	bl	8011dfa <memset>
      inquiry_rsp->is_removable = 1;
 800a84c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a850:	7853      	ldrb	r3, [r2, #1]
 800a852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a856:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 800a858:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a85c:	2202      	movs	r2, #2
 800a85e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800a860:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a864:	78d3      	ldrb	r3, [r2, #3]
 800a866:	2102      	movs	r1, #2
 800a868:	f361 0303 	bfi	r3, r1, #0, #4
 800a86c:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800a86e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a872:	221f      	movs	r2, #31
 800a874:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800a876:	7bfb      	ldrb	r3, [r7, #15]
 800a878:	683a      	ldr	r2, [r7, #0]
 800a87a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800a87e:	4618      	mov	r0, r3
 800a880:	f7fe fff0 	bl	8009864 <tud_msc_inquiry2_cb>
 800a884:	4603      	mov	r3, r0
 800a886:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800a88a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f040 80e6 	bne.w	800aa60 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800a894:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a898:	f103 0108 	add.w	r1, r3, #8
 800a89c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a8a0:	f103 0210 	add.w	r2, r3, #16
 800a8a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a8a8:	3320      	adds	r3, #32
 800a8aa:	7bf8      	ldrb	r0, [r7, #15]
 800a8ac:	f7f6 ffc6 	bl	800183c <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800a8b0:	2324      	movs	r3, #36	@ 0x24
 800a8b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800a8b6:	e0d3      	b.n	800aa60 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800a8b8:	2303      	movs	r3, #3
 800a8ba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800a8be:	2300      	movs	r3, #0
 800a8c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800a8c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a8c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a8cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a8d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a8d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8d8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a8dc:	2300      	movs	r3, #0
 800a8de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800a8e2:	7bfb      	ldrb	r3, [r7, #15]
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	f7ff f96b 	bl	8009bc0 <tud_msc_is_writable_cb>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 800a8f0:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	bf14      	ite	ne
 800a8f8:	2301      	movne	r3, #1
 800a8fa:	2300      	moveq	r3, #0
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	f083 0301 	eor.w	r3, r3, #1
 800a902:	b2db      	uxtb	r3, r3
 800a904:	f003 0301 	and.w	r3, r3, #1
 800a908:	b2da      	uxtb	r2, r3
 800a90a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a90e:	f362 13c7 	bfi	r3, r2, #7, #1
 800a912:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800a916:	2304      	movs	r3, #4
 800a918:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800a91c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a920:	687a      	ldr	r2, [r7, #4]
 800a922:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a924:	683a      	ldr	r2, [r7, #0]
 800a926:	667a      	str	r2, [r7, #100]	@ 0x64
 800a928:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800a92c:	663a      	str	r2, [r7, #96]	@ 0x60
 800a92e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 800a930:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a932:	2b00      	cmp	r3, #0
 800a934:	d102      	bne.n	800a93c <proc_builtin_scsi+0x4a0>
    return -1;
 800a936:	f04f 33ff 	mov.w	r3, #4294967295
 800a93a:	e017      	b.n	800a96c <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800a93c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d101      	bne.n	800a946 <proc_builtin_scsi+0x4aa>
    return 0;
 800a942:	2300      	movs	r3, #0
 800a944:	e012      	b.n	800a96c <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 800a946:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d102      	bne.n	800a952 <proc_builtin_scsi+0x4b6>
    return -1;
 800a94c:	f04f 33ff 	mov.w	r3, #4294967295
 800a950:	e00c      	b.n	800a96c <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800a952:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a954:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a956:	429a      	cmp	r2, r3
 800a958:	d202      	bcs.n	800a960 <proc_builtin_scsi+0x4c4>
    return -1;
 800a95a:	f04f 33ff 	mov.w	r3, #4294967295
 800a95e:	e005      	b.n	800a96c <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800a960:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a962:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a964:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800a966:	f007 fac8 	bl	8011efa <memcpy>
  return 0;
 800a96a:	2300      	movs	r3, #0
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d079      	beq.n	800aa64 <proc_builtin_scsi+0x5c8>
 800a970:	2300      	movs	r3, #0
 800a972:	e07a      	b.n	800aa6a <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800a974:	f107 0310 	add.w	r3, r7, #16
 800a978:	2200      	movs	r2, #0
 800a97a:	601a      	str	r2, [r3, #0]
 800a97c:	605a      	str	r2, [r3, #4]
 800a97e:	609a      	str	r2, [r3, #8]
 800a980:	60da      	str	r2, [r3, #12]
 800a982:	821a      	strh	r2, [r3, #16]
 800a984:	7c3b      	ldrb	r3, [r7, #16]
 800a986:	2270      	movs	r2, #112	@ 0x70
 800a988:	f362 0306 	bfi	r3, r2, #0, #7
 800a98c:	743b      	strb	r3, [r7, #16]
 800a98e:	7c3b      	ldrb	r3, [r7, #16]
 800a990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a994:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800a996:	230a      	movs	r3, #10
 800a998:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800a99a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a99e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a9a2:	f003 030f 	and.w	r3, r3, #15
 800a9a6:	b2da      	uxtb	r2, r3
 800a9a8:	7cbb      	ldrb	r3, [r7, #18]
 800a9aa:	f362 0303 	bfi	r3, r2, #0, #4
 800a9ae:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800a9b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a9b4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800a9b8:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800a9ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a9be:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800a9c2:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800a9c4:	2312      	movs	r3, #18
 800a9c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800a9ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	657a      	str	r2, [r7, #84]	@ 0x54
 800a9d6:	f107 0210 	add.w	r2, r7, #16
 800a9da:	653a      	str	r2, [r7, #80]	@ 0x50
 800a9dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800a9de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d102      	bne.n	800a9ea <proc_builtin_scsi+0x54e>
    return -1;
 800a9e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a9e8:	e017      	b.n	800aa1a <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800a9ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d101      	bne.n	800a9f4 <proc_builtin_scsi+0x558>
    return 0;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	e012      	b.n	800aa1a <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800a9f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d102      	bne.n	800aa00 <proc_builtin_scsi+0x564>
    return -1;
 800a9fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a9fe:	e00c      	b.n	800aa1a <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 800aa00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aa02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d202      	bcs.n	800aa0e <proc_builtin_scsi+0x572>
    return -1;
 800aa08:	f04f 33ff 	mov.w	r3, #4294967295
 800aa0c:	e005      	b.n	800aa1a <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800aa0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aa10:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa12:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800aa14:	f007 fa71 	bl	8011efa <memcpy>
  return 0;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d001      	beq.n	800aa22 <proc_builtin_scsi+0x586>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	e023      	b.n	800aa6a <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	b29a      	uxth	r2, r3
 800aa26:	7bfb      	ldrb	r3, [r7, #15]
 800aa28:	6879      	ldr	r1, [r7, #4]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7ff f8b9 	bl	8009ba2 <tud_msc_request_sense_cb>
 800aa30:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 800aa34:	7bf8      	ldrb	r0, [r7, #15]
 800aa36:	2300      	movs	r3, #0
 800aa38:	2200      	movs	r2, #0
 800aa3a:	2100      	movs	r1, #0
 800aa3c:	f7ff f8cc 	bl	8009bd8 <tud_msc_set_sense>
 800aa40:	e011      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 800aa42:	f04f 33ff 	mov.w	r3, #4294967295
 800aa46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800aa4a:	e00c      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa4c:	bf00      	nop
 800aa4e:	e00a      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa50:	bf00      	nop
 800aa52:	e008      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa54:	bf00      	nop
 800aa56:	e006      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa58:	bf00      	nop
 800aa5a:	e004      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa5c:	bf00      	nop
 800aa5e:	e002      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa60:	bf00      	nop
 800aa62:	e000      	b.n	800aa66 <proc_builtin_scsi+0x5ca>
      break;
 800aa64:	bf00      	nop
  }

  return resplen;
 800aa66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	37b0      	adds	r7, #176	@ 0xb0
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
 800aa72:	bf00      	nop

0800aa74 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b092      	sub	sp, #72	@ 0x48
 800aa78:	af02      	add	r7, sp, #8
 800aa7a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa82:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800aa88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8a:	330f      	adds	r3, #15
 800aa8c:	3307      	adds	r3, #7
 800aa8e:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800aa90:	6a3b      	ldr	r3, [r7, #32]
 800aa92:	881b      	ldrh	r3, [r3, #0]
 800aa94:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800aa96:	8bfb      	ldrh	r3, [r7, #30]
 800aa98:	ba5b      	rev16	r3, r3
 800aa9a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800aa9c:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800aa9e:	8bbb      	ldrh	r3, [r7, #28]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d101      	bne.n	800aaa8 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	e005      	b.n	800aab4 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 800aaa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaaa:	689a      	ldr	r2, [r3, #8]
 800aaac:	8bbb      	ldrh	r3, [r7, #28]
 800aaae:	fbb2 f3f3 	udiv	r3, r2, r3
 800aab2:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800aab4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800aab6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d043      	beq.n	800ab44 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800aabc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aabe:	330f      	adds	r3, #15
 800aac0:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	3302      	adds	r3, #2
 800aac6:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800aad6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800aad8:	fbb1 f3f3 	udiv	r3, r1, r3
 800aadc:	4413      	add	r3, r2
 800aade:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aae4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800aae6:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaea:	fb01 f202 	mul.w	r2, r1, r2
 800aaee:	1a9b      	subs	r3, r3, r2
 800aaf0:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800aaf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaf4:	689a      	ldr	r2, [r3, #8]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aafa:	1ad3      	subs	r3, r2, r3
 800aafc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab00:	61ba      	str	r2, [r7, #24]
 800ab02:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800ab04:	69ba      	ldr	r2, [r7, #24]
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	bf28      	it	cs
 800ab0c:	4613      	movcs	r3, r2
 800ab0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800ab18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab1a:	7b58      	ldrb	r0, [r3, #13]
 800ab1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab1e:	9300      	str	r3, [sp, #0]
 800ab20:	4b0a      	ldr	r3, [pc, #40]	@ (800ab4c <proc_read10_cmd+0xd8>)
 800ab22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab24:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ab26:	f7f6 fecb 	bl	80018c0 <tud_msc_read10_cb>
 800ab2a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800ab2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab2e:	f113 0f02 	cmn.w	r3, #2
 800ab32:	d007      	beq.n	800ab44 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800ab3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f806 	bl	800ab50 <proc_read_io_data>
  }
}
 800ab44:	3740      	adds	r7, #64	@ 0x40
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	20014f38 	.word	0x20014f38

0800ab50 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b08c      	sub	sp, #48	@ 0x30
 800ab54:	af02      	add	r7, sp, #8
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	7fdb      	ldrb	r3, [r3, #31]
 800ab5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	dd1b      	ble.n	800aba0 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	b29b      	uxth	r3, r3
 800ab72:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800ab76:	2200      	movs	r2, #0
 800ab78:	9200      	str	r2, [sp, #0]
 800ab7a:	4a27      	ldr	r2, [pc, #156]	@ (800ac18 <proc_read_io_data+0xc8>)
 800ab7c:	f003 f83a 	bl	800dbf4 <usbd_edpt_xfer>
 800ab80:	4603      	mov	r3, r0
 800ab82:	f083 0301 	eor.w	r3, r3, #1
 800ab86:	b2db      	uxtb	r3, r3
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d042      	beq.n	800ac12 <proc_read_io_data+0xc2>
 800ab8c:	4b23      	ldr	r3, [pc, #140]	@ (800ac1c <proc_read_io_data+0xcc>)
 800ab8e:	623b      	str	r3, [r7, #32]
 800ab90:	6a3b      	ldr	r3, [r7, #32]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f003 0301 	and.w	r3, r3, #1
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d039      	beq.n	800ac10 <proc_read_io_data+0xc0>
 800ab9c:	be00      	bkpt	0x0000
 800ab9e:	e037      	b.n	800ac10 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba6:	d003      	beq.n	800abb0 <proc_read_io_data+0x60>
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00f      	beq.n	800abce <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800abae:	e030      	b.n	800ac12 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	7b5b      	ldrb	r3, [r3, #13]
 800abb4:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800abb6:	7ff8      	ldrb	r0, [r7, #31]
 800abb8:	2300      	movs	r3, #0
 800abba:	223a      	movs	r2, #58	@ 0x3a
 800abbc:	2102      	movs	r1, #2
 800abbe:	f7ff f80b 	bl	8009bd8 <tud_msc_set_sense>
}
 800abc2:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800abc4:	2101      	movs	r1, #1
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f7fe fe5a 	bl	8009880 <fail_scsi_op>
        break;
 800abcc:	e021      	b.n	800ac12 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800abd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abd8:	77bb      	strb	r3, [r7, #30]
 800abda:	4613      	mov	r3, r2
 800abdc:	777b      	strb	r3, [r7, #29]
 800abde:	2300      	movs	r3, #0
 800abe0:	61bb      	str	r3, [r7, #24]
 800abe2:	2300      	movs	r3, #0
 800abe4:	75fb      	strb	r3, [r7, #23]
 800abe6:	2300      	movs	r3, #0
 800abe8:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800abea:	7fbb      	ldrb	r3, [r7, #30]
 800abec:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800abee:	2307      	movs	r3, #7
 800abf0:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800abf2:	7f7b      	ldrb	r3, [r7, #29]
 800abf4:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800abfa:	7dfb      	ldrb	r3, [r7, #23]
 800abfc:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800abfe:	7dba      	ldrb	r2, [r7, #22]
 800ac00:	f107 0308 	add.w	r3, r7, #8
 800ac04:	4611      	mov	r1, r2
 800ac06:	4618      	mov	r0, r3
 800ac08:	f002 fbda 	bl	800d3c0 <dcd_event_handler>
}
 800ac0c:	bf00      	nop
        break;
 800ac0e:	e000      	b.n	800ac12 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800ac10:	bf00      	nop
    }
  }
}
 800ac12:	3728      	adds	r7, #40	@ 0x28
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	20014f38 	.word	0x20014f38
 800ac1c:	e000edf0 	.word	0xe000edf0

0800ac20 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b08a      	sub	sp, #40	@ 0x28
 800ac24:	af02      	add	r7, sp, #8
 800ac26:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	7b5b      	ldrb	r3, [r3, #13]
 800ac30:	4618      	mov	r0, r3
 800ac32:	f7fe ffc5 	bl	8009bc0 <tud_msc_is_writable_cb>
 800ac36:	4603      	mov	r3, r0
 800ac38:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800ac3a:	7efb      	ldrb	r3, [r7, #27]
 800ac3c:	f083 0301 	eor.w	r3, r3, #1
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00b      	beq.n	800ac5e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800ac46:	69fb      	ldr	r3, [r7, #28]
 800ac48:	7b58      	ldrb	r0, [r3, #13]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	2227      	movs	r2, #39	@ 0x27
 800ac4e:	2107      	movs	r1, #7
 800ac50:	f7fe ffc2 	bl	8009bd8 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800ac54:	2101      	movs	r1, #1
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f7fe fe12 	bl	8009880 <fail_scsi_op>
    return;
 800ac5c:	e029      	b.n	800acb2 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800ac5e:	69fb      	ldr	r3, [r7, #28]
 800ac60:	689a      	ldr	r2, [r3, #8]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac66:	1ad3      	subs	r3, r2, r3
 800ac68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ac6c:	613a      	str	r2, [r7, #16]
 800ac6e:	60fb      	str	r3, [r7, #12]
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	4293      	cmp	r3, r2
 800ac76:	bf28      	it	cs
 800ac78:	4613      	movcs	r3, r2
 800ac7a:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	7fd8      	ldrb	r0, [r3, #31]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800ac86:	8b3b      	ldrh	r3, [r7, #24]
 800ac88:	2200      	movs	r2, #0
 800ac8a:	9200      	str	r2, [sp, #0]
 800ac8c:	4a0a      	ldr	r2, [pc, #40]	@ (800acb8 <proc_write10_cmd+0x98>)
 800ac8e:	f002 ffb1 	bl	800dbf4 <usbd_edpt_xfer>
 800ac92:	4603      	mov	r3, r0
 800ac94:	f083 0301 	eor.w	r3, r3, #1
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d009      	beq.n	800acb2 <proc_write10_cmd+0x92>
 800ac9e:	4b07      	ldr	r3, [pc, #28]	@ (800acbc <proc_write10_cmd+0x9c>)
 800aca0:	617b      	str	r3, [r7, #20]
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	f003 0301 	and.w	r3, r3, #1
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d000      	beq.n	800acb0 <proc_write10_cmd+0x90>
 800acae:	be00      	bkpt	0x0000
 800acb0:	bf00      	nop
}
 800acb2:	3720      	adds	r7, #32
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}
 800acb8:	20014f38 	.word	0x20014f38
 800acbc:	e000edf0 	.word	0xe000edf0

0800acc0 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b090      	sub	sp, #64	@ 0x40
 800acc4:	af02      	add	r7, sp, #8
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	637b      	str	r3, [r7, #52]	@ 0x34
 800acce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd0:	623b      	str	r3, [r7, #32]
 800acd2:	6a3b      	ldr	r3, [r7, #32]
 800acd4:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800acd6:	69fb      	ldr	r3, [r7, #28]
 800acd8:	330f      	adds	r3, #15
 800acda:	3307      	adds	r3, #7
 800acdc:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	881b      	ldrh	r3, [r3, #0]
 800ace2:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800ace4:	8afb      	ldrh	r3, [r7, #22]
 800ace6:	ba5b      	rev16	r3, r3
 800ace8:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800acea:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800acec:	8abb      	ldrh	r3, [r7, #20]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d101      	bne.n	800acf6 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800acf2:	2300      	movs	r3, #0
 800acf4:	e005      	b.n	800ad02 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	689a      	ldr	r2, [r3, #8]
 800acfa:	8abb      	ldrh	r3, [r7, #20]
 800acfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad00:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800ad02:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800ad04:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d035      	beq.n	800ad76 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800ad0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad0c:	330f      	adds	r3, #15
 800ad0e:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	3302      	adds	r3, #2
 800ad14:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800ad24:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ad26:	fbb1 f3f3 	udiv	r3, r1, r3
 800ad2a:	4413      	add	r3, r2
 800ad2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad32:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ad34:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad38:	fb01 f202 	mul.w	r2, r1, r2
 800ad3c:	1a9b      	subs	r3, r3, r2
 800ad3e:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800ad48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad4a:	7b58      	ldrb	r0, [r3, #13]
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	4b0a      	ldr	r3, [pc, #40]	@ (800ad7c <proc_write10_host_data+0xbc>)
 800ad52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad56:	f7f6 fded 	bl	8001934 <tud_msc_write10_cb>
 800ad5a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800ad5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5e:	f113 0f02 	cmn.w	r3, #2
 800ad62:	d008      	beq.n	800ad76 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 800ad6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad6e:	6839      	ldr	r1, [r7, #0]
 800ad70:	6878      	ldr	r0, [r7, #4]
 800ad72:	f000 f805 	bl	800ad80 <proc_write_io_data>
  }
}
 800ad76:	3738      	adds	r7, #56	@ 0x38
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	20014f38 	.word	0x20014f38

0800ad80 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b08c      	sub	sp, #48	@ 0x30
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	60f8      	str	r0, [r7, #12]
 800ad88:	60b9      	str	r1, [r7, #8]
 800ad8a:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	da14      	bge.n	800adbc <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad98:	d15f      	bne.n	800ae5a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	7b5b      	ldrb	r3, [r3, #13]
 800ad9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800ada2:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800ada6:	2300      	movs	r3, #0
 800ada8:	223a      	movs	r2, #58	@ 0x3a
 800adaa:	2102      	movs	r1, #2
 800adac:	f7fe ff14 	bl	8009bd8 <tud_msc_set_sense>
}
 800adb0:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800adb2:	2101      	movs	r1, #1
 800adb4:	68f8      	ldr	r0, [r7, #12]
 800adb6:	f7fe fd63 	bl	8009880 <fail_scsi_op>
        break;
 800adba:	e04f      	b.n	800ae5c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	68ba      	ldr	r2, [r7, #8]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d935      	bls.n	800ae30 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	68ba      	ldr	r2, [r7, #8]
 800adc8:	1ad3      	subs	r3, r2, r3
 800adca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2b00      	cmp	r3, #0
 800add0:	dd07      	ble.n	800ade2 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	4a23      	ldr	r2, [pc, #140]	@ (800ae64 <proc_write_io_data+0xe4>)
 800add6:	4413      	add	r3, r2
 800add8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adda:	4619      	mov	r1, r3
 800addc:	4821      	ldr	r0, [pc, #132]	@ (800ae64 <proc_write_io_data+0xe4>)
 800adde:	f006 fff2 	bl	8011dc6 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	7fda      	ldrb	r2, [r3, #31]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800adec:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 800adf0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800adf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adf6:	627b      	str	r3, [r7, #36]	@ 0x24
 800adf8:	2300      	movs	r3, #0
 800adfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800adfe:	2300      	movs	r3, #0
 800ae00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800ae04:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ae08:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800ae0a:	2307      	movs	r3, #7
 800ae0c:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800ae0e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ae12:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800ae14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae16:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800ae18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ae1c:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800ae1e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ae22:	f107 0314 	add.w	r3, r7, #20
 800ae26:	4611      	mov	r1, r2
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f002 fac9 	bl	800d3c0 <dcd_event_handler>
}
 800ae2e:	e015      	b.n	800ae5c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	441a      	add	r2, r3
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d304      	bcc.n	800ae52 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 800ae50:	e004      	b.n	800ae5c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 800ae52:	68f8      	ldr	r0, [r7, #12]
 800ae54:	f7ff fee4 	bl	800ac20 <proc_write10_cmd>
}
 800ae58:	e000      	b.n	800ae5c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800ae5a:	bf00      	nop
}
 800ae5c:	bf00      	nop
 800ae5e:	3730      	adds	r7, #48	@ 0x30
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	20014f38 	.word	0x20014f38

0800ae68 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	4603      	mov	r3, r0
 800ae70:	6039      	str	r1, [r7, #0]
 800ae72:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800ae74:	bf00      	nop
 800ae76:	370c      	adds	r7, #12
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7e:	4770      	bx	lr

0800ae80 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 800ae80:	b480      	push	{r7}
 800ae82:	b089      	sub	sp, #36	@ 0x24
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	4603      	mov	r3, r0
 800ae88:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800ae8a:	79fb      	ldrb	r3, [r7, #7]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d001      	beq.n	800ae94 <tud_vendor_n_available+0x14>
 800ae90:	2300      	movs	r3, #0
 800ae92:	e036      	b.n	800af02 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800ae94:	79fb      	ldrb	r3, [r7, #7]
 800ae96:	f240 422c 	movw	r2, #1068	@ 0x42c
 800ae9a:	fb02 f303 	mul.w	r3, r2, r3
 800ae9e:	4a1c      	ldr	r2, [pc, #112]	@ (800af10 <tud_vendor_n_available+0x90>)
 800aea0:	4413      	add	r3, r2
 800aea2:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 800aea4:	69fb      	ldr	r3, [r7, #28]
 800aea6:	3318      	adds	r3, #24
 800aea8:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 800aeaa:	69bb      	ldr	r3, [r7, #24]
 800aeac:	3308      	adds	r3, #8
 800aeae:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	8899      	ldrh	r1, [r3, #4]
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	891b      	ldrh	r3, [r3, #8]
 800aeb8:	b29a      	uxth	r2, r3
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	895b      	ldrh	r3, [r3, #10]
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	8279      	strh	r1, [r7, #18]
 800aec2:	823a      	strh	r2, [r7, #16]
 800aec4:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 800aec6:	8a3a      	ldrh	r2, [r7, #16]
 800aec8:	89fb      	ldrh	r3, [r7, #14]
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d304      	bcc.n	800aed8 <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 800aece:	8a3a      	ldrh	r2, [r7, #16]
 800aed0:	89fb      	ldrh	r3, [r7, #14]
 800aed2:	1ad3      	subs	r3, r2, r3
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	e008      	b.n	800aeea <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800aed8:	8a7b      	ldrh	r3, [r7, #18]
 800aeda:	005b      	lsls	r3, r3, #1
 800aedc:	b29a      	uxth	r2, r3
 800aede:	8a39      	ldrh	r1, [r7, #16]
 800aee0:	89fb      	ldrh	r3, [r7, #14]
 800aee2:	1acb      	subs	r3, r1, r3
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	4413      	add	r3, r2
 800aee8:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	8892      	ldrh	r2, [r2, #4]
 800aeee:	81bb      	strh	r3, [r7, #12]
 800aef0:	4613      	mov	r3, r2
 800aef2:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800aef4:	89ba      	ldrh	r2, [r7, #12]
 800aef6:	897b      	ldrh	r3, [r7, #10]
 800aef8:	4293      	cmp	r3, r2
 800aefa:	bf28      	it	cs
 800aefc:	4613      	movcs	r3, r2
 800aefe:	b29b      	uxth	r3, r3
 800af00:	bf00      	nop
}
 800af02:	4618      	mov	r0, r3
 800af04:	3724      	adds	r7, #36	@ 0x24
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr
 800af0e:	bf00      	nop
 800af10:	20015138 	.word	0x20015138

0800af14 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 800af14:	b580      	push	{r7, lr}
 800af16:	b086      	sub	sp, #24
 800af18:	af00      	add	r7, sp, #0
 800af1a:	4603      	mov	r3, r0
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
 800af20:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800af22:	7bfb      	ldrb	r3, [r7, #15]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d001      	beq.n	800af2c <tud_vendor_n_read+0x18>
 800af28:	2300      	movs	r3, #0
 800af2a:	e011      	b.n	800af50 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800af2c:	7bfb      	ldrb	r3, [r7, #15]
 800af2e:	f240 422c 	movw	r2, #1068	@ 0x42c
 800af32:	fb02 f303 	mul.w	r3, r2, r3
 800af36:	4a08      	ldr	r2, [pc, #32]	@ (800af58 <tud_vendor_n_read+0x44>)
 800af38:	4413      	add	r3, r2
 800af3a:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	7818      	ldrb	r0, [r3, #0]
 800af40:	697b      	ldr	r3, [r7, #20]
 800af42:	f103 0118 	add.w	r1, r3, #24
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	68ba      	ldr	r2, [r7, #8]
 800af4a:	f006 f98b 	bl	8011264 <tu_edpt_stream_read>
 800af4e:	4603      	mov	r3, r0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3718      	adds	r7, #24
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	20015138 	.word	0x20015138

0800af5c <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b086      	sub	sp, #24
 800af60:	af00      	add	r7, sp, #0
 800af62:	4603      	mov	r3, r0
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
 800af68:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800af6a:	7bfb      	ldrb	r3, [r7, #15]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <tud_vendor_n_write+0x18>
 800af70:	2300      	movs	r3, #0
 800af72:	e011      	b.n	800af98 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800af74:	7bfb      	ldrb	r3, [r7, #15]
 800af76:	f240 422c 	movw	r2, #1068	@ 0x42c
 800af7a:	fb02 f303 	mul.w	r3, r2, r3
 800af7e:	4a08      	ldr	r2, [pc, #32]	@ (800afa0 <tud_vendor_n_write+0x44>)
 800af80:	4413      	add	r3, r2
 800af82:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	7818      	ldrb	r0, [r3, #0]
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	1d19      	adds	r1, r3, #4
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	b29b      	uxth	r3, r3
 800af90:	68ba      	ldr	r2, [r7, #8]
 800af92:	f005 fe73 	bl	8010c7c <tu_edpt_stream_write>
 800af96:	4603      	mov	r3, r0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3718      	adds	r7, #24
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	20015138 	.word	0x20015138

0800afa4 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	4603      	mov	r3, r0
 800afac:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800afae:	79fb      	ldrb	r3, [r7, #7]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d001      	beq.n	800afb8 <tud_vendor_n_write_flush+0x14>
 800afb4:	2300      	movs	r3, #0
 800afb6:	e010      	b.n	800afda <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800afb8:	79fb      	ldrb	r3, [r7, #7]
 800afba:	f240 422c 	movw	r2, #1068	@ 0x42c
 800afbe:	fb02 f303 	mul.w	r3, r2, r3
 800afc2:	4a08      	ldr	r2, [pc, #32]	@ (800afe4 <tud_vendor_n_write_flush+0x40>)
 800afc4:	4413      	add	r3, r2
 800afc6:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	781a      	ldrb	r2, [r3, #0]
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	3304      	adds	r3, #4
 800afd0:	4619      	mov	r1, r3
 800afd2:	4610      	mov	r0, r2
 800afd4:	f005 fd82 	bl	8010adc <tu_edpt_stream_write_xfer>
 800afd8:	4603      	mov	r3, r0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3710      	adds	r7, #16
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	20015138 	.word	0x20015138

0800afe8 <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800afe8:	b580      	push	{r7, lr}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	4603      	mov	r3, r0
 800aff0:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800aff2:	79fb      	ldrb	r3, [r7, #7]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d001      	beq.n	800affc <tud_vendor_n_write_available+0x14>
 800aff8:	2300      	movs	r3, #0
 800affa:	e010      	b.n	800b01e <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800affc:	79fb      	ldrb	r3, [r7, #7]
 800affe:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b002:	fb02 f303 	mul.w	r3, r2, r3
 800b006:	4a08      	ldr	r2, [pc, #32]	@ (800b028 <tud_vendor_n_write_available+0x40>)
 800b008:	4413      	add	r3, r2
 800b00a:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	781a      	ldrb	r2, [r3, #0]
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	3304      	adds	r3, #4
 800b014:	4619      	mov	r1, r3
 800b016:	4610      	mov	r0, r2
 800b018:	f005 ff28 	bl	8010e6c <tu_edpt_stream_write_available>
 800b01c:	4603      	mov	r3, r0
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}
 800b026:	bf00      	nop
 800b028:	20015138 	.word	0x20015138

0800b02c <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b08a      	sub	sp, #40	@ 0x28
 800b030:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800b032:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b036:	2100      	movs	r1, #0
 800b038:	4822      	ldr	r0, [pc, #136]	@ (800b0c4 <vendord_init+0x98>)
 800b03a:	f006 fede 	bl	8011dfa <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b03e:	2300      	movs	r3, #0
 800b040:	75fb      	strb	r3, [r7, #23]
 800b042:	e036      	b.n	800b0b2 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b044:	7dfb      	ldrb	r3, [r7, #23]
 800b046:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b04a:	fb02 f303 	mul.w	r3, r2, r3
 800b04e:	4a1d      	ldr	r2, [pc, #116]	@ (800b0c4 <vendord_init+0x98>)
 800b050:	4413      	add	r3, r2
 800b052:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 800b054:	2300      	movs	r3, #0
 800b056:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 800b058:	2300      	movs	r3, #0
 800b05a:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 800b062:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	f103 0018 	add.w	r0, r3, #24
 800b06a:	2340      	movs	r3, #64	@ 0x40
 800b06c:	9303      	str	r3, [sp, #12]
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	9302      	str	r3, [sp, #8]
 800b072:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b076:	9301      	str	r3, [sp, #4]
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	9300      	str	r3, [sp, #0]
 800b07c:	2300      	movs	r3, #0
 800b07e:	2200      	movs	r2, #0
 800b080:	2100      	movs	r1, #0
 800b082:	f005 fc5e 	bl	8010942 <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800b086:	693b      	ldr	r3, [r7, #16]
 800b088:	332c      	adds	r3, #44	@ 0x2c
 800b08a:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	1d18      	adds	r0, r3, #4
 800b090:	2340      	movs	r3, #64	@ 0x40
 800b092:	9303      	str	r3, [sp, #12]
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	9302      	str	r3, [sp, #8]
 800b098:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	f005 fc4b 	bl	8010942 <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b0ac:	7dfb      	ldrb	r3, [r7, #23]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	75fb      	strb	r3, [r7, #23]
 800b0b2:	7dfb      	ldrb	r3, [r7, #23]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d0c5      	beq.n	800b044 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800b0b8:	bf00      	nop
 800b0ba:	bf00      	nop
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
 800b0c2:	bf00      	nop
 800b0c4:	20015138 	.word	0x20015138

0800b0c8 <vendord_deinit>:

bool vendord_deinit(void) {
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b082      	sub	sp, #8
 800b0cc:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	71fb      	strb	r3, [r7, #7]
 800b0d2:	e014      	b.n	800b0fe <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b0d4:	79fb      	ldrb	r3, [r7, #7]
 800b0d6:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b0da:	fb02 f303 	mul.w	r3, r2, r3
 800b0de:	4a0c      	ldr	r2, [pc, #48]	@ (800b110 <vendord_deinit+0x48>)
 800b0e0:	4413      	add	r3, r2
 800b0e2:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	3318      	adds	r3, #24
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	f005 fc52 	bl	8010992 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	3304      	adds	r3, #4
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f005 fc4d 	bl	8010992 <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b0f8:	79fb      	ldrb	r3, [r7, #7]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	71fb      	strb	r3, [r7, #7]
 800b0fe:	79fb      	ldrb	r3, [r7, #7]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d0e7      	beq.n	800b0d4 <vendord_deinit+0xc>
  }
  return true;
 800b104:	2301      	movs	r3, #1
}
 800b106:	4618      	mov	r0, r3
 800b108:	3708      	adds	r7, #8
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	20015138 	.word	0x20015138

0800b114 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800b114:	b580      	push	{r7, lr}
 800b116:	b088      	sub	sp, #32
 800b118:	af00      	add	r7, sp, #0
 800b11a:	4603      	mov	r3, r0
 800b11c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b11e:	2300      	movs	r3, #0
 800b120:	77fb      	strb	r3, [r7, #31]
 800b122:	e02d      	b.n	800b180 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b124:	7ffb      	ldrb	r3, [r7, #31]
 800b126:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b12a:	fb02 f303 	mul.w	r3, r2, r3
 800b12e:	4a18      	ldr	r2, [pc, #96]	@ (800b190 <vendord_reset+0x7c>)
 800b130:	4413      	add	r3, r2
 800b132:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800b134:	2202      	movs	r2, #2
 800b136:	2100      	movs	r1, #0
 800b138:	69b8      	ldr	r0, [r7, #24]
 800b13a:	f006 fe5e 	bl	8011dfa <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800b13e:	69bb      	ldr	r3, [r7, #24]
 800b140:	3318      	adds	r3, #24
 800b142:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	3308      	adds	r3, #8
 800b148:	4618      	mov	r0, r3
 800b14a:	f000 fa18 	bl	800b57e <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800b14e:	69bb      	ldr	r3, [r7, #24]
 800b150:	3318      	adds	r3, #24
 800b152:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	705a      	strb	r2, [r3, #1]
}
 800b15a:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	3304      	adds	r3, #4
 800b160:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	3308      	adds	r3, #8
 800b166:	4618      	mov	r0, r3
 800b168:	f000 fa09 	bl	800b57e <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800b16c:	69bb      	ldr	r3, [r7, #24]
 800b16e:	3304      	adds	r3, #4
 800b170:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	2200      	movs	r2, #0
 800b176:	705a      	strb	r2, [r3, #1]
}
 800b178:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b17a:	7ffb      	ldrb	r3, [r7, #31]
 800b17c:	3301      	adds	r3, #1
 800b17e:	77fb      	strb	r3, [r7, #31]
 800b180:	7ffb      	ldrb	r3, [r7, #31]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0ce      	beq.n	800b124 <vendord_reset+0x10>
  }
}
 800b186:	bf00      	nop
 800b188:	bf00      	nop
 800b18a:	3720      	adds	r7, #32
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	20015138 	.word	0x20015138

0800b194 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800b194:	b480      	push	{r7}
 800b196:	b085      	sub	sp, #20
 800b198:	af00      	add	r7, sp, #0
 800b19a:	4603      	mov	r3, r0
 800b19c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800b19e:	2300      	movs	r3, #0
 800b1a0:	73fb      	strb	r3, [r7, #15]
 800b1a2:	e023      	b.n	800b1ec <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b1a4:	7bfb      	ldrb	r3, [r7, #15]
 800b1a6:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b1aa:	fb02 f303 	mul.w	r3, r2, r3
 800b1ae:	4a14      	ldr	r2, [pc, #80]	@ (800b200 <find_vendor_itf+0x6c>)
 800b1b0:	4413      	add	r3, r2
 800b1b2:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800b1b4:	79fb      	ldrb	r3, [r7, #7]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d109      	bne.n	800b1ce <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	7e5b      	ldrb	r3, [r3, #25]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d111      	bne.n	800b1e6 <find_vendor_itf+0x52>
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	795b      	ldrb	r3, [r3, #5]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d10d      	bne.n	800b1e6 <find_vendor_itf+0x52>
        return idx;
 800b1ca:	7bfb      	ldrb	r3, [r7, #15]
 800b1cc:	e012      	b.n	800b1f4 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	7e5b      	ldrb	r3, [r3, #25]
 800b1d2:	79fa      	ldrb	r2, [r7, #7]
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d004      	beq.n	800b1e2 <find_vendor_itf+0x4e>
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	795b      	ldrb	r3, [r3, #5]
 800b1dc:	79fa      	ldrb	r2, [r7, #7]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d101      	bne.n	800b1e6 <find_vendor_itf+0x52>
      return idx;
 800b1e2:	7bfb      	ldrb	r3, [r7, #15]
 800b1e4:	e006      	b.n	800b1f4 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800b1e6:	7bfb      	ldrb	r3, [r7, #15]
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	73fb      	strb	r3, [r7, #15]
 800b1ec:	7bfb      	ldrb	r3, [r7, #15]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d0d8      	beq.n	800b1a4 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800b1f2:	23ff      	movs	r3, #255	@ 0xff
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3714      	adds	r7, #20
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr
 800b200:	20015138 	.word	0x20015138

0800b204 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800b204:	b580      	push	{r7, lr}
 800b206:	b09e      	sub	sp, #120	@ 0x78
 800b208:	af00      	add	r7, sp, #0
 800b20a:	4603      	mov	r3, r0
 800b20c:	6039      	str	r1, [r7, #0]
 800b20e:	71fb      	strb	r3, [r7, #7]
 800b210:	4613      	mov	r3, r2
 800b212:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	795b      	ldrb	r3, [r3, #5]
 800b218:	2bff      	cmp	r3, #255	@ 0xff
 800b21a:	d001      	beq.n	800b220 <vendord_open+0x1c>
 800b21c:	2300      	movs	r3, #0
 800b21e:	e0f4      	b.n	800b40a <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800b220:	88bb      	ldrh	r3, [r7, #4]
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	4413      	add	r3, r2
 800b226:	673b      	str	r3, [r7, #112]	@ 0x70
 800b228:	683b      	ldr	r3, [r7, #0]
 800b22a:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b22c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b22e:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b230:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b232:	781b      	ldrb	r3, [r3, #0]
 800b234:	461a      	mov	r2, r3
 800b236:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b238:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800b23a:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800b23c:	2000      	movs	r0, #0
 800b23e:	f7ff ffa9 	bl	800b194 <find_vendor_itf>
 800b242:	4603      	mov	r3, r0
 800b244:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800b248:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d00a      	beq.n	800b266 <vendord_open+0x62>
 800b250:	4b70      	ldr	r3, [pc, #448]	@ (800b414 <vendord_open+0x210>)
 800b252:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0301 	and.w	r3, r3, #1
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d000      	beq.n	800b262 <vendord_open+0x5e>
 800b260:	be00      	bkpt	0x0000
 800b262:	2300      	movs	r3, #0
 800b264:	e0d1      	b.n	800b40a <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b266:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b26a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b26e:	fb02 f303 	mul.w	r3, r2, r3
 800b272:	4a69      	ldr	r2, [pc, #420]	@ (800b418 <vendord_open+0x214>)
 800b274:	4413      	add	r3, r2
 800b276:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800b278:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b27a:	79fa      	ldrb	r2, [r7, #7]
 800b27c:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	789a      	ldrb	r2, [r3, #2]
 800b282:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b284:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800b286:	e0a0      	b.n	800b3ca <vendord_open+0x1c6>
 800b288:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b28a:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800b28c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b28e:	3301      	adds	r3, #1
 800b290:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800b292:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800b296:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b29a:	2b04      	cmp	r3, #4
 800b29c:	f000 80b1 	beq.w	800b402 <vendord_open+0x1fe>
 800b2a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b2a4:	2b0b      	cmp	r3, #11
 800b2a6:	f000 80ac 	beq.w	800b402 <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800b2aa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b2ae:	2b05      	cmp	r3, #5
 800b2b0:	f040 8081 	bne.w	800b3b6 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800b2b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b2b6:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800b2b8:	79fb      	ldrb	r3, [r7, #7]
 800b2ba:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f002 fc03 	bl	800dac8 <usbd_edpt_open>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	f083 0301 	eor.w	r3, r3, #1
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00a      	beq.n	800b2e4 <vendord_open+0xe0>
 800b2ce:	4b51      	ldr	r3, [pc, #324]	@ (800b414 <vendord_open+0x210>)
 800b2d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b2d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f003 0301 	and.w	r3, r3, #1
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d000      	beq.n	800b2e0 <vendord_open+0xdc>
 800b2de:	be00      	bkpt	0x0000
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	e092      	b.n	800b40a <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800b2e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2e6:	789b      	ldrb	r3, [r3, #2]
 800b2e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b2ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b2f0:	09db      	lsrs	r3, r3, #7
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	2b01      	cmp	r3, #1
 800b2f6:	d128      	bne.n	800b34a <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800b2f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b2fa:	3304      	adds	r3, #4
 800b2fc:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800b2fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b300:	785b      	ldrb	r3, [r3, #1]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d157      	bne.n	800b3b6 <vendord_open+0x1b2>
 800b306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b308:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b30a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b30c:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800b30e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b310:	789a      	ldrb	r2, [r3, #2]
 800b312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b314:	705a      	strb	r2, [r3, #1]
 800b316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b318:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800b31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31c:	889b      	ldrh	r3, [r3, #4]
 800b31e:	b29b      	uxth	r3, r3
 800b320:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b324:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800b326:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b32a:	bf0c      	ite	eq
 800b32c:	2301      	moveq	r3, #1
 800b32e:	2300      	movne	r3, #0
 800b330:	b2d9      	uxtb	r1, r3
 800b332:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b334:	7813      	ldrb	r3, [r2, #0]
 800b336:	f361 0341 	bfi	r3, r1, #1, #1
 800b33a:	7013      	strb	r3, [r2, #0]
}
 800b33c:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800b33e:	79fb      	ldrb	r3, [r7, #7]
 800b340:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b342:	4618      	mov	r0, r3
 800b344:	f005 fbca 	bl	8010adc <tu_edpt_stream_write_xfer>
 800b348:	e035      	b.n	800b3b6 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800b34a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b34c:	3318      	adds	r3, #24
 800b34e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800b350:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b352:	785b      	ldrb	r3, [r3, #1]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d12e      	bne.n	800b3b6 <vendord_open+0x1b2>
 800b358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b35a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b35c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b35e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800b360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b362:	789a      	ldrb	r2, [r3, #2]
 800b364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b366:	705a      	strb	r2, [r3, #1]
 800b368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b36c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b36e:	889b      	ldrh	r3, [r3, #4]
 800b370:	b29b      	uxth	r3, r3
 800b372:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b376:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800b378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b37c:	bf0c      	ite	eq
 800b37e:	2301      	moveq	r3, #1
 800b380:	2300      	movne	r3, #0
 800b382:	b2d9      	uxtb	r1, r3
 800b384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b386:	7813      	ldrb	r3, [r2, #0]
 800b388:	f361 0341 	bfi	r3, r1, #1, #1
 800b38c:	7013      	strb	r3, [r2, #0]
}
 800b38e:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800b390:	79fb      	ldrb	r3, [r7, #7]
 800b392:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800b394:	4618      	mov	r0, r3
 800b396:	f005 fdc9 	bl	8010f2c <tu_edpt_stream_read_xfer>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10a      	bne.n	800b3b6 <vendord_open+0x1b2>
 800b3a0:	4b1c      	ldr	r3, [pc, #112]	@ (800b414 <vendord_open+0x210>)
 800b3a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b3a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	f003 0301 	and.w	r3, r3, #1
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d000      	beq.n	800b3b2 <vendord_open+0x1ae>
 800b3b0:	be00      	bkpt	0x0000
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	e029      	b.n	800b40a <vendord_open+0x206>
 800b3b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3b8:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b3ba:	6a3b      	ldr	r3, [r7, #32]
 800b3bc:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b3be:	69fb      	ldr	r3, [r7, #28]
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	69fb      	ldr	r3, [r7, #28]
 800b3c6:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800b3c8:	677b      	str	r3, [r7, #116]	@ 0x74
 800b3ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3cc:	61bb      	str	r3, [r7, #24]
 800b3ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3d0:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800b3d2:	69ba      	ldr	r2, [r7, #24]
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d301      	bcc.n	800b3de <vendord_open+0x1da>
    return false;
 800b3da:	2300      	movs	r3, #0
 800b3dc:	e00e      	b.n	800b3fc <vendord_open+0x1f8>
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800b3f0:	697a      	ldr	r2, [r7, #20]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	bf2c      	ite	cs
 800b3f6:	2301      	movcs	r3, #1
 800b3f8:	2300      	movcc	r3, #0
 800b3fa:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	f47f af43 	bne.w	800b288 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800b402:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	b29b      	uxth	r3, r3
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3778      	adds	r7, #120	@ 0x78
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	e000edf0 	.word	0xe000edf0
 800b418:	20015138 	.word	0x20015138

0800b41c <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b08a      	sub	sp, #40	@ 0x28
 800b420:	af00      	add	r7, sp, #0
 800b422:	603b      	str	r3, [r7, #0]
 800b424:	4603      	mov	r3, r0
 800b426:	71fb      	strb	r3, [r7, #7]
 800b428:	460b      	mov	r3, r1
 800b42a:	71bb      	strb	r3, [r7, #6]
 800b42c:	4613      	mov	r3, r2
 800b42e:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800b430:	79bb      	ldrb	r3, [r7, #6]
 800b432:	4618      	mov	r0, r3
 800b434:	f7ff feae 	bl	800b194 <find_vendor_itf>
 800b438:	4603      	mov	r3, r0
 800b43a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800b43e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b442:	2b00      	cmp	r3, #0
 800b444:	d001      	beq.n	800b44a <vendord_xfer_cb+0x2e>
 800b446:	2300      	movs	r3, #0
 800b448:	e05f      	b.n	800b50a <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b44a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b44e:	f240 422c 	movw	r2, #1068	@ 0x42c
 800b452:	fb02 f303 	mul.w	r3, r2, r3
 800b456:	4a2f      	ldr	r2, [pc, #188]	@ (800b514 <vendord_xfer_cb+0xf8>)
 800b458:	4413      	add	r3, r2
 800b45a:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800b45c:	6a3b      	ldr	r3, [r7, #32]
 800b45e:	7e5b      	ldrb	r3, [r3, #25]
 800b460:	79ba      	ldrb	r2, [r7, #6]
 800b462:	429a      	cmp	r2, r3
 800b464:	d131      	bne.n	800b4ca <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800b466:	6a3b      	ldr	r3, [r7, #32]
 800b468:	3318      	adds	r3, #24
 800b46a:	61fb      	str	r3, [r7, #28]
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800b470:	69fb      	ldr	r3, [r7, #28]
 800b472:	3308      	adds	r3, #8
 800b474:	617b      	str	r3, [r7, #20]
  return f->depth;
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	889b      	ldrh	r3, [r3, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d014      	beq.n	800b4a8 <vendord_xfer_cb+0x8c>
 800b47e:	69fb      	ldr	r3, [r7, #28]
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d010      	beq.n	800b4a8 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800b486:	69fb      	ldr	r3, [r7, #28]
 800b488:	f103 0208 	add.w	r2, r3, #8
 800b48c:	69fb      	ldr	r3, [r7, #28]
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	69b9      	ldr	r1, [r7, #24]
 800b492:	b289      	uxth	r1, r1
 800b494:	613a      	str	r2, [r7, #16]
 800b496:	60fb      	str	r3, [r7, #12]
 800b498:	460b      	mov	r3, r1
 800b49a:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800b49c:	897a      	ldrh	r2, [r7, #10]
 800b49e:	2300      	movs	r3, #0
 800b4a0:	68f9      	ldr	r1, [r7, #12]
 800b4a2:	6938      	ldr	r0, [r7, #16]
 800b4a4:	f000 fbb8 	bl	800bc18 <tu_fifo_write_n_access_mode>
}
 800b4a8:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 800b4aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7f6 ff98 	bl	80023e8 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800b4b8:	6a3b      	ldr	r3, [r7, #32]
 800b4ba:	f103 0218 	add.w	r2, r3, #24
 800b4be:	79fb      	ldrb	r3, [r7, #7]
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f005 fd32 	bl	8010f2c <tu_edpt_stream_read_xfer>
 800b4c8:	e01e      	b.n	800b508 <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	795b      	ldrb	r3, [r3, #5]
 800b4ce:	79ba      	ldrb	r2, [r7, #6]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d119      	bne.n	800b508 <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	461a      	mov	r2, r3
 800b4da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4de:	4611      	mov	r1, r2
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	f7ff fcc1 	bl	800ae68 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800b4e6:	6a3b      	ldr	r3, [r7, #32]
 800b4e8:	1d1a      	adds	r2, r3, #4
 800b4ea:	79fb      	ldrb	r3, [r7, #7]
 800b4ec:	4611      	mov	r1, r2
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f005 faf4 	bl	8010adc <tu_edpt_stream_write_xfer>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d106      	bne.n	800b508 <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800b4fa:	6a3b      	ldr	r3, [r7, #32]
 800b4fc:	1d19      	adds	r1, r3, #4
 800b4fe:	79fb      	ldrb	r3, [r7, #7]
 800b500:	683a      	ldr	r2, [r7, #0]
 800b502:	4618      	mov	r0, r3
 800b504:	f005 fa50 	bl	80109a8 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800b508:	2301      	movs	r3, #1
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3728      	adds	r7, #40	@ 0x28
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	20015138 	.word	0x20015138

0800b518 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	60b9      	str	r1, [r7, #8]
 800b522:	4611      	mov	r1, r2
 800b524:	461a      	mov	r2, r3
 800b526:	460b      	mov	r3, r1
 800b528:	80fb      	strh	r3, [r7, #6]
 800b52a:	4613      	mov	r3, r2
 800b52c:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800b52e:	88fb      	ldrh	r3, [r7, #6]
 800b530:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b534:	d901      	bls.n	800b53a <tu_fifo_config+0x22>
    return false;
 800b536:	2300      	movs	r3, #0
 800b538:	e01b      	b.n	800b572 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	68ba      	ldr	r2, [r7, #8]
 800b53e:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	88fa      	ldrh	r2, [r7, #6]
 800b544:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800b546:	88bb      	ldrh	r3, [r7, #4]
 800b548:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b54c:	b299      	uxth	r1, r3
 800b54e:	68fa      	ldr	r2, [r7, #12]
 800b550:	88d3      	ldrh	r3, [r2, #6]
 800b552:	f361 030e 	bfi	r3, r1, #0, #15
 800b556:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800b558:	68fa      	ldr	r2, [r7, #12]
 800b55a:	79d3      	ldrb	r3, [r2, #7]
 800b55c:	7e39      	ldrb	r1, [r7, #24]
 800b55e:	f361 13c7 	bfi	r3, r1, #7, #1
 800b562:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2200      	movs	r2, #0
 800b568:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2200      	movs	r2, #0
 800b56e:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800b570:	2301      	movs	r3, #1
}
 800b572:	4618      	mov	r0, r3
 800b574:	3714      	adds	r7, #20
 800b576:	46bd      	mov	sp, r7
 800b578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57c:	4770      	bx	lr

0800b57e <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800b57e:	b480      	push	{r7}
 800b580:	b083      	sub	sp, #12
 800b582:	af00      	add	r7, sp, #0
 800b584:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2200      	movs	r2, #0
 800b58a:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2200      	movs	r2, #0
 800b590:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800b592:	2301      	movs	r3, #1
}
 800b594:	4618      	mov	r0, r3
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	79db      	ldrb	r3, [r3, #7]
 800b5b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800b5b4:	b2db      	uxtb	r3, r3
 800b5b6:	78fa      	ldrb	r2, [r7, #3]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d101      	bne.n	800b5c0 <tu_fifo_set_overwritable+0x20>
    return true;
 800b5bc:	2301      	movs	r3, #1
 800b5be:	e006      	b.n	800b5ce <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800b5c0:	687a      	ldr	r2, [r7, #4]
 800b5c2:	79d3      	ldrb	r3, [r2, #7]
 800b5c4:	78f9      	ldrb	r1, [r7, #3]
 800b5c6:	f361 13c7 	bfi	r3, r1, #7, #1
 800b5ca:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800b5cc:	2301      	movs	r3, #1
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	370c      	adds	r7, #12
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr

0800b5da <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b08a      	sub	sp, #40	@ 0x28
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	60f8      	str	r0, [r7, #12]
 800b5e2:	60b9      	str	r1, [r7, #8]
 800b5e4:	4613      	mov	r3, r2
 800b5e6:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800b5e8:	88fb      	ldrh	r3, [r7, #6]
 800b5ea:	089b      	lsrs	r3, r3, #2
 800b5ec:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800b5ee:	e00d      	b.n	800b60c <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	623b      	str	r3, [r7, #32]
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	61fb      	str	r3, [r7, #28]
 800b5fa:	6a3b      	ldr	r3, [r7, #32]
 800b5fc:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800b5fe:	69fb      	ldr	r3, [r7, #28]
 800b600:	69ba      	ldr	r2, [r7, #24]
 800b602:	601a      	str	r2, [r3, #0]
}
 800b604:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	3304      	adds	r3, #4
 800b60a:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800b60c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b60e:	1e5a      	subs	r2, r3, #1
 800b610:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800b612:	2b00      	cmp	r3, #0
 800b614:	d1ec      	bne.n	800b5f0 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800b616:	88fb      	ldrh	r3, [r7, #6]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	f003 0303 	and.w	r3, r3, #3
 800b61e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800b622:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00a      	beq.n	800b640 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800b62a:	68bb      	ldr	r3, [r7, #8]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800b630:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800b634:	f107 0314 	add.w	r3, r7, #20
 800b638:	4619      	mov	r1, r3
 800b63a:	68f8      	ldr	r0, [r7, #12]
 800b63c:	f006 fc5d 	bl	8011efa <memcpy>
  }
}
 800b640:	bf00      	nop
 800b642:	3728      	adds	r7, #40	@ 0x28
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}

0800b648 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800b648:	b580      	push	{r7, lr}
 800b64a:	b088      	sub	sp, #32
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	4613      	mov	r3, r2
 800b654:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800b656:	88fb      	ldrh	r3, [r7, #6]
 800b658:	089b      	lsrs	r3, r3, #2
 800b65a:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800b65c:	e008      	b.n	800b670 <ff_pull_fixed_addr_rw32+0x28>
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	3304      	adds	r3, #4
 800b66e:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800b670:	8bfb      	ldrh	r3, [r7, #30]
 800b672:	1e5a      	subs	r2, r3, #1
 800b674:	83fa      	strh	r2, [r7, #30]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1f1      	bne.n	800b65e <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800b67a:	88fb      	ldrh	r3, [r7, #6]
 800b67c:	b2db      	uxtb	r3, r3
 800b67e:	f003 0303 	and.w	r3, r3, #3
 800b682:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800b684:	7f7b      	ldrb	r3, [r7, #29]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d00b      	beq.n	800b6a2 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800b68a:	2300      	movs	r3, #0
 800b68c:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800b68e:	7f7a      	ldrb	r2, [r7, #29]
 800b690:	f107 0314 	add.w	r3, r7, #20
 800b694:	68b9      	ldr	r1, [r7, #8]
 800b696:	4618      	mov	r0, r3
 800b698:	f006 fc2f 	bl	8011efa <memcpy>
    *reg_tx = tmp32;
 800b69c:	697a      	ldr	r2, [r7, #20]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	601a      	str	r2, [r3, #0]
  }
}
 800b6a2:	bf00      	nop
 800b6a4:	3720      	adds	r7, #32
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	b092      	sub	sp, #72	@ 0x48
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	60f8      	str	r0, [r7, #12]
 800b6b2:	60b9      	str	r1, [r7, #8]
 800b6b4:	4611      	mov	r1, r2
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	80fb      	strh	r3, [r7, #6]
 800b6bc:	4613      	mov	r3, r2
 800b6be:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	889a      	ldrh	r2, [r3, #4]
 800b6c4:	88bb      	ldrh	r3, [r7, #4]
 800b6c6:	1ad3      	subs	r3, r2, r3
 800b6c8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800b6ca:	88fa      	ldrh	r2, [r7, #6]
 800b6cc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b6ce:	1ad3      	subs	r3, r2, r3
 800b6d0:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	88db      	ldrh	r3, [r3, #6]
 800b6d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b6da:	b29b      	uxth	r3, r3
 800b6dc:	461a      	mov	r2, r3
 800b6de:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b6e0:	fb13 f302 	smulbb	r3, r3, r2
 800b6e4:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	88db      	ldrh	r3, [r3, #6]
 800b6ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	461a      	mov	r2, r3
 800b6f2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b6f4:	fb13 f302 	smulbb	r3, r3, r2
 800b6f8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	88ba      	ldrh	r2, [r7, #4]
 800b702:	68f9      	ldr	r1, [r7, #12]
 800b704:	88c9      	ldrh	r1, [r1, #6]
 800b706:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b70a:	b289      	uxth	r1, r1
 800b70c:	fb01 f202 	mul.w	r2, r1, r2
 800b710:	4413      	add	r3, r2
 800b712:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800b714:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d002      	beq.n	800b722 <ff_push_n+0x78>
 800b71c:	2b01      	cmp	r3, #1
 800b71e:	d023      	beq.n	800b768 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800b720:	e0ba      	b.n	800b898 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800b722:	88fa      	ldrh	r2, [r7, #6]
 800b724:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b726:	429a      	cmp	r2, r3
 800b728:	d80d      	bhi.n	800b746 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800b72a:	88fb      	ldrh	r3, [r7, #6]
 800b72c:	68fa      	ldr	r2, [r7, #12]
 800b72e:	88d2      	ldrh	r2, [r2, #6]
 800b730:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b734:	b292      	uxth	r2, r2
 800b736:	fb02 f303 	mul.w	r3, r2, r3
 800b73a:	461a      	mov	r2, r3
 800b73c:	68b9      	ldr	r1, [r7, #8]
 800b73e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b740:	f006 fbdb 	bl	8011efa <memcpy>
      break;
 800b744:	e0a8      	b.n	800b898 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800b746:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b748:	461a      	mov	r2, r3
 800b74a:	68b9      	ldr	r1, [r7, #8]
 800b74c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b74e:	f006 fbd4 	bl	8011efa <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	6818      	ldr	r0, [r3, #0]
 800b756:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b758:	68ba      	ldr	r2, [r7, #8]
 800b75a:	4413      	add	r3, r2
 800b75c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b760:	4619      	mov	r1, r3
 800b762:	f006 fbca 	bl	8011efa <memcpy>
      break;
 800b766:	e097      	b.n	800b898 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800b76c:	88fa      	ldrh	r2, [r7, #6]
 800b76e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b770:	429a      	cmp	r2, r3
 800b772:	d80f      	bhi.n	800b794 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	88db      	ldrh	r3, [r3, #6]
 800b778:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b77c:	b29b      	uxth	r3, r3
 800b77e:	461a      	mov	r2, r3
 800b780:	88fb      	ldrh	r3, [r7, #6]
 800b782:	fb13 f302 	smulbb	r3, r3, r2
 800b786:	b29b      	uxth	r3, r3
 800b788:	461a      	mov	r2, r3
 800b78a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b78c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b78e:	f7ff ff24 	bl	800b5da <ff_push_fixed_addr_rw32>
      break;
 800b792:	e080      	b.n	800b896 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800b794:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b796:	f023 0303 	bic.w	r3, r3, #3
 800b79a:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800b79c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b79e:	461a      	mov	r2, r3
 800b7a0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b7a2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b7a4:	f7ff ff19 	bl	800b5da <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800b7a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b7aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7ac:	4413      	add	r3, r2
 800b7ae:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800b7b0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	f003 0303 	and.w	r3, r3, #3
 800b7b8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800b7bc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d05a      	beq.n	800b87a <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800b7c4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b7c8:	b29b      	uxth	r3, r3
 800b7ca:	f1c3 0304 	rsb	r3, r3, #4
 800b7ce:	b29a      	uxth	r2, r3
 800b7d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b7d4:	82fb      	strh	r3, [r7, #22]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b7da:	8afa      	ldrh	r2, [r7, #22]
 800b7dc:	8abb      	ldrh	r3, [r7, #20]
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	bf28      	it	cs
 800b7e2:	4613      	movcs	r3, r2
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800b7ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7f6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b7f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7fa:	627a      	str	r2, [r7, #36]	@ 0x24
 800b7fc:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b800:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800b804:	61fb      	str	r3, [r7, #28]
 800b806:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b80a:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800b80c:	2300      	movs	r3, #0
 800b80e:	76bb      	strb	r3, [r7, #26]
 800b810:	e00b      	b.n	800b82a <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800b812:	7ebb      	ldrb	r3, [r7, #26]
 800b814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b816:	4413      	add	r3, r2
 800b818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b81a:	b2d2      	uxtb	r2, r2
 800b81c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800b81e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b820:	0a1b      	lsrs	r3, r3, #8
 800b822:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800b824:	7ebb      	ldrb	r3, [r7, #26]
 800b826:	3301      	adds	r3, #1
 800b828:	76bb      	strb	r3, [r7, #26]
 800b82a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b82e:	7ebb      	ldrb	r3, [r7, #26]
 800b830:	429a      	cmp	r2, r3
 800b832:	d8ee      	bhi.n	800b812 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800b834:	2300      	movs	r3, #0
 800b836:	767b      	strb	r3, [r7, #25]
 800b838:	e00b      	b.n	800b852 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800b83a:	7e7b      	ldrb	r3, [r7, #25]
 800b83c:	69fa      	ldr	r2, [r7, #28]
 800b83e:	4413      	add	r3, r2
 800b840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b842:	b2d2      	uxtb	r2, r2
 800b844:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800b846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b848:	0a1b      	lsrs	r3, r3, #8
 800b84a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800b84c:	7e7b      	ldrb	r3, [r7, #25]
 800b84e:	3301      	adds	r3, #1
 800b850:	767b      	strb	r3, [r7, #25]
 800b852:	7efa      	ldrb	r2, [r7, #27]
 800b854:	7e7b      	ldrb	r3, [r7, #25]
 800b856:	429a      	cmp	r2, r3
 800b858:	d8ef      	bhi.n	800b83a <ff_push_n+0x190>
}
 800b85a:	bf00      	nop
          wrap_bytes -= remrem;
 800b85c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b860:	b29b      	uxth	r3, r3
 800b862:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b866:	1ad3      	subs	r3, r2, r3
 800b868:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b874:	4413      	add	r3, r2
 800b876:	643b      	str	r3, [r7, #64]	@ 0x40
 800b878:	e002      	b.n	800b880 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800b880:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b884:	2b00      	cmp	r3, #0
 800b886:	d006      	beq.n	800b896 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800b888:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b88c:	461a      	mov	r2, r3
 800b88e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b890:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800b892:	f7ff fea2 	bl	800b5da <ff_push_fixed_addr_rw32>
      break;
 800b896:	bf00      	nop
  }
}
 800b898:	bf00      	nop
 800b89a:	3748      	adds	r7, #72	@ 0x48
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b092      	sub	sp, #72	@ 0x48
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	4611      	mov	r1, r2
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	80fb      	strh	r3, [r7, #6]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	889a      	ldrh	r2, [r3, #4]
 800b8ba:	88bb      	ldrh	r3, [r7, #4]
 800b8bc:	1ad3      	subs	r3, r2, r3
 800b8be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800b8c0:	88fa      	ldrh	r2, [r7, #6]
 800b8c2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b8c4:	1ad3      	subs	r3, r2, r3
 800b8c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	88db      	ldrh	r3, [r3, #6]
 800b8cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b8d6:	fb13 f302 	smulbb	r3, r3, r2
 800b8da:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	88db      	ldrh	r3, [r3, #6]
 800b8e0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b8e4:	b29b      	uxth	r3, r3
 800b8e6:	461a      	mov	r2, r3
 800b8e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b8ea:	fb13 f302 	smulbb	r3, r3, r2
 800b8ee:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	88ba      	ldrh	r2, [r7, #4]
 800b8f8:	68f9      	ldr	r1, [r7, #12]
 800b8fa:	88c9      	ldrh	r1, [r1, #6]
 800b8fc:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800b900:	b289      	uxth	r1, r1
 800b902:	fb01 f202 	mul.w	r2, r1, r2
 800b906:	4413      	add	r3, r2
 800b908:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800b90a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d002      	beq.n	800b918 <ff_pull_n+0x78>
 800b912:	2b01      	cmp	r3, #1
 800b914:	d023      	beq.n	800b95e <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800b916:	e0c7      	b.n	800baa8 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800b918:	88fa      	ldrh	r2, [r7, #6]
 800b91a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d80d      	bhi.n	800b93c <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800b920:	88fb      	ldrh	r3, [r7, #6]
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	88d2      	ldrh	r2, [r2, #6]
 800b926:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b92a:	b292      	uxth	r2, r2
 800b92c:	fb02 f303 	mul.w	r3, r2, r3
 800b930:	461a      	mov	r2, r3
 800b932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b934:	68b8      	ldr	r0, [r7, #8]
 800b936:	f006 fae0 	bl	8011efa <memcpy>
      break;
 800b93a:	e0b5      	b.n	800baa8 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800b93c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b93e:	461a      	mov	r2, r3
 800b940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b942:	68b8      	ldr	r0, [r7, #8]
 800b944:	f006 fad9 	bl	8011efa <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800b948:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b94a:	68ba      	ldr	r2, [r7, #8]
 800b94c:	18d0      	adds	r0, r2, r3
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800b956:	4619      	mov	r1, r3
 800b958:	f006 facf 	bl	8011efa <memcpy>
      break;
 800b95c:	e0a4      	b.n	800baa8 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800b962:	88fa      	ldrh	r2, [r7, #6]
 800b964:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b966:	429a      	cmp	r2, r3
 800b968:	d80f      	bhi.n	800b98a <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	88db      	ldrh	r3, [r3, #6]
 800b96e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b972:	b29b      	uxth	r3, r3
 800b974:	461a      	mov	r2, r3
 800b976:	88fb      	ldrh	r3, [r7, #6]
 800b978:	fb13 f302 	smulbb	r3, r3, r2
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	461a      	mov	r2, r3
 800b980:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b982:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b984:	f7ff fe60 	bl	800b648 <ff_pull_fixed_addr_rw32>
      break;
 800b988:	e08d      	b.n	800baa6 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800b98a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b98c:	f023 0303 	bic.w	r3, r3, #3
 800b990:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800b992:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b994:	461a      	mov	r2, r3
 800b996:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b998:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b99a:	f7ff fe55 	bl	800b648 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800b99e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b9a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9a2:	4413      	add	r3, r2
 800b9a4:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800b9a6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b9a8:	b2db      	uxtb	r3, r3
 800b9aa:	f003 0303 	and.w	r3, r3, #3
 800b9ae:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800b9b2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d067      	beq.n	800ba8a <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800b9ba:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	f1c3 0304 	rsb	r3, r3, #4
 800b9c4:	b29a      	uxth	r2, r3
 800b9c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b9ca:	827b      	strh	r3, [r7, #18]
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b9d0:	8a7a      	ldrh	r2, [r7, #18]
 800b9d2:	8a3b      	ldrh	r3, [r7, #16]
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	bf28      	it	cs
 800b9d8:	4613      	movcs	r3, r2
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b9e6:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b9e8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b9ec:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800b9f0:	623b      	str	r3, [r7, #32]
 800b9f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b9f6:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ba00:	2300      	movs	r3, #0
 800ba02:	75bb      	strb	r3, [r7, #22]
 800ba04:	e010      	b.n	800ba28 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800ba06:	7dbb      	ldrb	r3, [r7, #22]
 800ba08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba0a:	4413      	add	r3, r2
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	461a      	mov	r2, r3
 800ba10:	7dfb      	ldrb	r3, [r7, #23]
 800ba12:	fa02 f303 	lsl.w	r3, r2, r3
 800ba16:	69ba      	ldr	r2, [r7, #24]
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ba1c:	7dfb      	ldrb	r3, [r7, #23]
 800ba1e:	3308      	adds	r3, #8
 800ba20:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ba22:	7dbb      	ldrb	r3, [r7, #22]
 800ba24:	3301      	adds	r3, #1
 800ba26:	75bb      	strb	r3, [r7, #22]
 800ba28:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ba2c:	7dbb      	ldrb	r3, [r7, #22]
 800ba2e:	429a      	cmp	r2, r3
 800ba30:	d8e9      	bhi.n	800ba06 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800ba32:	2300      	movs	r3, #0
 800ba34:	757b      	strb	r3, [r7, #21]
 800ba36:	e010      	b.n	800ba5a <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800ba38:	7d7b      	ldrb	r3, [r7, #21]
 800ba3a:	6a3a      	ldr	r2, [r7, #32]
 800ba3c:	4413      	add	r3, r2
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	461a      	mov	r2, r3
 800ba42:	7dfb      	ldrb	r3, [r7, #23]
 800ba44:	fa02 f303 	lsl.w	r3, r2, r3
 800ba48:	69ba      	ldr	r2, [r7, #24]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ba4e:	7dfb      	ldrb	r3, [r7, #23]
 800ba50:	3308      	adds	r3, #8
 800ba52:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800ba54:	7d7b      	ldrb	r3, [r7, #21]
 800ba56:	3301      	adds	r3, #1
 800ba58:	757b      	strb	r3, [r7, #21]
 800ba5a:	7ffa      	ldrb	r2, [r7, #31]
 800ba5c:	7d7b      	ldrb	r3, [r7, #21]
 800ba5e:	429a      	cmp	r2, r3
 800ba60:	d8ea      	bhi.n	800ba38 <ff_pull_n+0x198>
  return result;
 800ba62:	69bb      	ldr	r3, [r7, #24]
 800ba64:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800ba66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba6a:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800ba6c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ba70:	b29b      	uxth	r3, r3
 800ba72:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ba76:	1ad3      	subs	r3, r2, r3
 800ba78:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ba84:	4413      	add	r3, r2
 800ba86:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba88:	e002      	b.n	800ba90 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800ba90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d006      	beq.n	800baa6 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800ba98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800baa0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800baa2:	f7ff fdd1 	bl	800b648 <ff_pull_fixed_addr_rw32>
      break;
 800baa6:	bf00      	nop
  }
}
 800baa8:	bf00      	nop
 800baaa:	3748      	adds	r7, #72	@ 0x48
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b08c      	sub	sp, #48	@ 0x30
 800bab4:	af02      	add	r7, sp, #8
 800bab6:	60f8      	str	r0, [r7, #12]
 800bab8:	60b9      	str	r1, [r7, #8]
 800baba:	4611      	mov	r1, r2
 800babc:	461a      	mov	r2, r3
 800babe:	460b      	mov	r3, r1
 800bac0:	80fb      	strh	r3, [r7, #6]
 800bac2:	4613      	mov	r3, r2
 800bac4:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	889b      	ldrh	r3, [r3, #4]
 800baca:	847b      	strh	r3, [r7, #34]	@ 0x22
 800bacc:	88bb      	ldrh	r3, [r7, #4]
 800bace:	843b      	strh	r3, [r7, #32]
 800bad0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bad2:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800bad4:	8c3a      	ldrh	r2, [r7, #32]
 800bad6:	8bfb      	ldrh	r3, [r7, #30]
 800bad8:	429a      	cmp	r2, r3
 800bada:	d304      	bcc.n	800bae6 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800badc:	8c3a      	ldrh	r2, [r7, #32]
 800bade:	8bfb      	ldrh	r3, [r7, #30]
 800bae0:	1ad3      	subs	r3, r2, r3
 800bae2:	b29b      	uxth	r3, r3
 800bae4:	e008      	b.n	800baf8 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800bae6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bae8:	005b      	lsls	r3, r3, #1
 800baea:	b29a      	uxth	r2, r3
 800baec:	8c39      	ldrh	r1, [r7, #32]
 800baee:	8bfb      	ldrh	r3, [r7, #30]
 800baf0:	1acb      	subs	r3, r1, r3
 800baf2:	b29b      	uxth	r3, r3
 800baf4:	4413      	add	r3, r2
 800baf6:	b29b      	uxth	r3, r3
 800baf8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800bafa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800bb00:	2300      	movs	r3, #0
 800bb02:	e041      	b.n	800bb88 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	889b      	ldrh	r3, [r3, #4]
 800bb08:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d91b      	bls.n	800bb46 <tu_fifo_peek_n_access_mode+0x96>
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	61bb      	str	r3, [r7, #24]
 800bb12:	88bb      	ldrh	r3, [r7, #4]
 800bb14:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800bb16:	69bb      	ldr	r3, [r7, #24]
 800bb18:	889b      	ldrh	r3, [r3, #4]
 800bb1a:	8afa      	ldrh	r2, [r7, #22]
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d305      	bcc.n	800bb2c <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	889b      	ldrh	r3, [r3, #4]
 800bb24:	8afa      	ldrh	r2, [r7, #22]
 800bb26:	1ad3      	subs	r3, r2, r3
 800bb28:	82bb      	strh	r3, [r7, #20]
 800bb2a:	e004      	b.n	800bb36 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800bb2c:	69bb      	ldr	r3, [r7, #24]
 800bb2e:	889a      	ldrh	r2, [r3, #4]
 800bb30:	8afb      	ldrh	r3, [r7, #22]
 800bb32:	4413      	add	r3, r2
 800bb34:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	8aba      	ldrh	r2, [r7, #20]
 800bb3a:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800bb3c:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800bb3e:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	889b      	ldrh	r3, [r3, #4]
 800bb44:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800bb46:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800bb48:	88fb      	ldrh	r3, [r7, #6]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d201      	bcs.n	800bb52 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800bb4e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bb50:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	889b      	ldrh	r3, [r3, #4]
 800bb56:	827b      	strh	r3, [r7, #18]
 800bb58:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bb5a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bb5c:	e003      	b.n	800bb66 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800bb5e:	8a3a      	ldrh	r2, [r7, #16]
 800bb60:	8a7b      	ldrh	r3, [r7, #18]
 800bb62:	1ad3      	subs	r3, r2, r3
 800bb64:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bb66:	8a7a      	ldrh	r2, [r7, #18]
 800bb68:	8a3b      	ldrh	r3, [r7, #16]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d9f7      	bls.n	800bb5e <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800bb6e:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800bb70:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800bb72:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800bb74:	88fa      	ldrh	r2, [r7, #6]
 800bb76:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800bb7a:	9300      	str	r3, [sp, #0]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	68b9      	ldr	r1, [r7, #8]
 800bb80:	68f8      	ldr	r0, [r7, #12]
 800bb82:	f7ff fe8d 	bl	800b8a0 <ff_pull_n>

  return n;
 800bb86:	88fb      	ldrh	r3, [r7, #6]
}
 800bb88:	4618      	mov	r0, r3
 800bb8a:	3728      	adds	r7, #40	@ 0x28
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b08a      	sub	sp, #40	@ 0x28
 800bb94:	af02      	add	r7, sp, #8
 800bb96:	60f8      	str	r0, [r7, #12]
 800bb98:	60b9      	str	r1, [r7, #8]
 800bb9a:	4611      	mov	r1, r2
 800bb9c:	461a      	mov	r2, r3
 800bb9e:	460b      	mov	r3, r1
 800bba0:	80fb      	strh	r3, [r7, #6]
 800bba2:	4613      	mov	r3, r2
 800bba4:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	891b      	ldrh	r3, [r3, #8]
 800bbaa:	b298      	uxth	r0, r3
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	895b      	ldrh	r3, [r3, #10]
 800bbb0:	b29b      	uxth	r3, r3
 800bbb2:	88f9      	ldrh	r1, [r7, #6]
 800bbb4:	797a      	ldrb	r2, [r7, #5]
 800bbb6:	9201      	str	r2, [sp, #4]
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	4603      	mov	r3, r0
 800bbbc:	460a      	mov	r2, r1
 800bbbe:	68b9      	ldr	r1, [r7, #8]
 800bbc0:	68f8      	ldr	r0, [r7, #12]
 800bbc2:	f7ff ff75 	bl	800bab0 <tu_fifo_peek_n_access_mode>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	889a      	ldrh	r2, [r3, #4]
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	895b      	ldrh	r3, [r3, #10]
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	83fa      	strh	r2, [r7, #30]
 800bbd6:	83bb      	strh	r3, [r7, #28]
 800bbd8:	88fb      	ldrh	r3, [r7, #6]
 800bbda:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800bbdc:	8bba      	ldrh	r2, [r7, #28]
 800bbde:	8b7b      	ldrh	r3, [r7, #26]
 800bbe0:	4413      	add	r3, r2
 800bbe2:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800bbe4:	8bba      	ldrh	r2, [r7, #28]
 800bbe6:	8b3b      	ldrh	r3, [r7, #24]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	d804      	bhi.n	800bbf6 <tu_fifo_read_n_access_mode+0x66>
 800bbec:	8b3a      	ldrh	r2, [r7, #24]
 800bbee:	8bfb      	ldrh	r3, [r7, #30]
 800bbf0:	005b      	lsls	r3, r3, #1
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	db08      	blt.n	800bc08 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800bbf6:	8bfb      	ldrh	r3, [r7, #30]
 800bbf8:	005b      	lsls	r3, r3, #1
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	425b      	negs	r3, r3
 800bbfe:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800bc00:	8b3a      	ldrh	r2, [r7, #24]
 800bc02:	8afb      	ldrh	r3, [r7, #22]
 800bc04:	4413      	add	r3, r2
 800bc06:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800bc08:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800bc0e:	88fb      	ldrh	r3, [r7, #6]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3720      	adds	r7, #32
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b096      	sub	sp, #88	@ 0x58
 800bc1c:	af02      	add	r7, sp, #8
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	4611      	mov	r1, r2
 800bc24:	461a      	mov	r2, r3
 800bc26:	460b      	mov	r3, r1
 800bc28:	80fb      	strh	r3, [r7, #6]
 800bc2a:	4613      	mov	r3, r2
 800bc2c:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800bc2e:	88fb      	ldrh	r3, [r7, #6]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d101      	bne.n	800bc38 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800bc34:	2300      	movs	r3, #0
 800bc36:	e0fb      	b.n	800be30 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	891b      	ldrh	r3, [r3, #8]
 800bc3c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	895b      	ldrh	r3, [r3, #10]
 800bc44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	79db      	ldrb	r3, [r3, #7]
 800bc50:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	f083 0301 	eor.w	r3, r3, #1
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d03a      	beq.n	800bcd6 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	889b      	ldrh	r3, [r3, #4]
 800bc64:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800bc66:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bc6a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800bc6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc70:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800bc72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bc74:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800bc76:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800bc78:	867b      	strh	r3, [r7, #50]	@ 0x32
 800bc7a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc7c:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800bc7e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800bc80:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d304      	bcc.n	800bc90 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800bc86:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800bc88:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bc8a:	1ad3      	subs	r3, r2, r3
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	e008      	b.n	800bca2 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800bc90:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800bc92:	005b      	lsls	r3, r3, #1
 800bc94:	b29a      	uxth	r2, r3
 800bc96:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800bc98:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bc9a:	1acb      	subs	r3, r1, r3
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	4413      	add	r3, r2
 800bca0:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800bca2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800bca4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bca6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d904      	bls.n	800bcb6 <tu_fifo_write_n_access_mode+0x9e>
 800bcac:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bcae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bcb0:	1ad3      	subs	r3, r2, r3
 800bcb2:	b29b      	uxth	r3, r3
 800bcb4:	e000      	b.n	800bcb8 <tu_fifo_write_n_access_mode+0xa0>
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800bcbc:	88fb      	ldrh	r3, [r7, #6]
 800bcbe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800bcc0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800bcc4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800bcc6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800bcc8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bcca:	4293      	cmp	r3, r2
 800bccc:	bf28      	it	cs
 800bcce:	4613      	movcs	r3, r2
 800bcd0:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800bcd2:	80fb      	strh	r3, [r7, #6]
 800bcd4:	e06b      	b.n	800bdae <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	889b      	ldrh	r3, [r3, #4]
 800bcda:	88fa      	ldrh	r2, [r7, #6]
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d319      	bcc.n	800bd14 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800bce0:	797b      	ldrb	r3, [r7, #5]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10e      	bne.n	800bd04 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800bce6:	88fb      	ldrh	r3, [r7, #6]
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	8892      	ldrh	r2, [r2, #4]
 800bcec:	1a9b      	subs	r3, r3, r2
 800bcee:	68fa      	ldr	r2, [r7, #12]
 800bcf0:	88d2      	ldrh	r2, [r2, #6]
 800bcf2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bcf6:	b292      	uxth	r2, r2
 800bcf8:	fb02 f303 	mul.w	r3, r2, r3
 800bcfc:	461a      	mov	r2, r3
 800bcfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd00:	4413      	add	r3, r2
 800bd02:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	889b      	ldrh	r3, [r3, #4]
 800bd08:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800bd0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bd0e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800bd12:	e04c      	b.n	800bdae <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	889b      	ldrh	r3, [r3, #4]
 800bd18:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bd1a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bd1e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800bd20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bd24:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800bd26:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800bd28:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bd2a:	429a      	cmp	r2, r3
 800bd2c:	d304      	bcc.n	800bd38 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800bd2e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800bd30:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bd32:	1ad3      	subs	r3, r2, r3
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	e008      	b.n	800bd4a <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800bd38:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bd3a:	005b      	lsls	r3, r3, #1
 800bd3c:	b29a      	uxth	r2, r3
 800bd3e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bd40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bd42:	1acb      	subs	r3, r1, r3
 800bd44:	b29b      	uxth	r3, r3
 800bd46:	4413      	add	r3, r2
 800bd48:	b29b      	uxth	r3, r3
 800bd4a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800bd4e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800bd52:	88fb      	ldrh	r3, [r7, #6]
 800bd54:	441a      	add	r2, r3
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	889b      	ldrh	r3, [r3, #4]
 800bd5a:	005b      	lsls	r3, r3, #1
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	db26      	blt.n	800bdae <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	8899      	ldrh	r1, [r3, #4]
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	889a      	ldrh	r2, [r3, #4]
 800bd68:	88fb      	ldrh	r3, [r7, #6]
 800bd6a:	1ad3      	subs	r3, r2, r3
 800bd6c:	b29a      	uxth	r2, r3
 800bd6e:	460b      	mov	r3, r1
 800bd70:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800bd72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bd76:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800bd78:	4613      	mov	r3, r2
 800bd7a:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800bd7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bd7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bd80:	4413      	add	r3, r2
 800bd82:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800bd84:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800bd86:	8c3b      	ldrh	r3, [r7, #32]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d804      	bhi.n	800bd96 <tu_fifo_write_n_access_mode+0x17e>
 800bd8c:	8c3a      	ldrh	r2, [r7, #32]
 800bd8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd90:	005b      	lsls	r3, r3, #1
 800bd92:	429a      	cmp	r2, r3
 800bd94:	db08      	blt.n	800bda8 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800bd96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bd98:	005b      	lsls	r3, r3, #1
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	425b      	negs	r3, r3
 800bd9e:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800bda0:	8c3a      	ldrh	r2, [r7, #32]
 800bda2:	8bfb      	ldrh	r3, [r7, #30]
 800bda4:	4413      	add	r3, r2
 800bda6:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800bda8:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800bdaa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800bdae:	88fb      	ldrh	r3, [r7, #6]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d03c      	beq.n	800be2e <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	889b      	ldrh	r3, [r3, #4]
 800bdb8:	827b      	strh	r3, [r7, #18]
 800bdba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bdbe:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bdc0:	e003      	b.n	800bdca <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800bdc2:	8a3a      	ldrh	r2, [r7, #16]
 800bdc4:	8a7b      	ldrh	r3, [r7, #18]
 800bdc6:	1ad3      	subs	r3, r2, r3
 800bdc8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bdca:	8a7a      	ldrh	r2, [r7, #18]
 800bdcc:	8a3b      	ldrh	r3, [r7, #16]
 800bdce:	429a      	cmp	r2, r3
 800bdd0:	d9f7      	bls.n	800bdc2 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800bdd2:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800bdd4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800bdd8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800bddc:	88fa      	ldrh	r2, [r7, #6]
 800bdde:	797b      	ldrb	r3, [r7, #5]
 800bde0:	9300      	str	r3, [sp, #0]
 800bde2:	460b      	mov	r3, r1
 800bde4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800bde6:	68f8      	ldr	r0, [r7, #12]
 800bde8:	f7ff fc5f 	bl	800b6aa <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	889b      	ldrh	r3, [r3, #4]
 800bdf0:	83bb      	strh	r3, [r7, #28]
 800bdf2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800bdf6:	837b      	strh	r3, [r7, #26]
 800bdf8:	88fb      	ldrh	r3, [r7, #6]
 800bdfa:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800bdfc:	8b7a      	ldrh	r2, [r7, #26]
 800bdfe:	8b3b      	ldrh	r3, [r7, #24]
 800be00:	4413      	add	r3, r2
 800be02:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800be04:	8b7a      	ldrh	r2, [r7, #26]
 800be06:	8afb      	ldrh	r3, [r7, #22]
 800be08:	429a      	cmp	r2, r3
 800be0a:	d804      	bhi.n	800be16 <tu_fifo_write_n_access_mode+0x1fe>
 800be0c:	8afa      	ldrh	r2, [r7, #22]
 800be0e:	8bbb      	ldrh	r3, [r7, #28]
 800be10:	005b      	lsls	r3, r3, #1
 800be12:	429a      	cmp	r2, r3
 800be14:	db08      	blt.n	800be28 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800be16:	8bbb      	ldrh	r3, [r7, #28]
 800be18:	005b      	lsls	r3, r3, #1
 800be1a:	b29b      	uxth	r3, r3
 800be1c:	425b      	negs	r3, r3
 800be1e:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800be20:	8afa      	ldrh	r2, [r7, #22]
 800be22:	8abb      	ldrh	r3, [r7, #20]
 800be24:	4413      	add	r3, r2
 800be26:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800be28:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800be2e:	88fb      	ldrh	r3, [r7, #6]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3750      	adds	r7, #80	@ 0x50
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800be38:	b580      	push	{r7, lr}
 800be3a:	b08a      	sub	sp, #40	@ 0x28
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	60b9      	str	r1, [r7, #8]
 800be42:	4611      	mov	r1, r2
 800be44:	461a      	mov	r2, r3
 800be46:	460b      	mov	r3, r1
 800be48:	80fb      	strh	r3, [r7, #6]
 800be4a:	4613      	mov	r3, r2
 800be4c:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	889b      	ldrh	r3, [r3, #4]
 800be52:	847b      	strh	r3, [r7, #34]	@ 0x22
 800be54:	88fb      	ldrh	r3, [r7, #6]
 800be56:	843b      	strh	r3, [r7, #32]
 800be58:	88bb      	ldrh	r3, [r7, #4]
 800be5a:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800be5c:	8c3a      	ldrh	r2, [r7, #32]
 800be5e:	8bfb      	ldrh	r3, [r7, #30]
 800be60:	429a      	cmp	r2, r3
 800be62:	d304      	bcc.n	800be6e <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800be64:	8c3a      	ldrh	r2, [r7, #32]
 800be66:	8bfb      	ldrh	r3, [r7, #30]
 800be68:	1ad3      	subs	r3, r2, r3
 800be6a:	b29b      	uxth	r3, r3
 800be6c:	e008      	b.n	800be80 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800be6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800be70:	005b      	lsls	r3, r3, #1
 800be72:	b29a      	uxth	r2, r3
 800be74:	8c39      	ldrh	r1, [r7, #32]
 800be76:	8bfb      	ldrh	r3, [r7, #30]
 800be78:	1acb      	subs	r3, r1, r3
 800be7a:	b29b      	uxth	r3, r3
 800be7c:	4413      	add	r3, r2
 800be7e:	b29b      	uxth	r3, r3
 800be80:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800be82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800be84:	2b00      	cmp	r3, #0
 800be86:	d101      	bne.n	800be8c <ff_peek_local+0x54>
    return false; // nothing to peek
 800be88:	2300      	movs	r3, #0
 800be8a:	e042      	b.n	800bf12 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	889b      	ldrh	r3, [r3, #4]
 800be90:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800be92:	429a      	cmp	r2, r3
 800be94:	d918      	bls.n	800bec8 <ff_peek_local+0x90>
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	61bb      	str	r3, [r7, #24]
 800be9a:	88fb      	ldrh	r3, [r7, #6]
 800be9c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800be9e:	69bb      	ldr	r3, [r7, #24]
 800bea0:	889b      	ldrh	r3, [r3, #4]
 800bea2:	8afa      	ldrh	r2, [r7, #22]
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d305      	bcc.n	800beb4 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800bea8:	69bb      	ldr	r3, [r7, #24]
 800beaa:	889b      	ldrh	r3, [r3, #4]
 800beac:	8afa      	ldrh	r2, [r7, #22]
 800beae:	1ad3      	subs	r3, r2, r3
 800beb0:	82bb      	strh	r3, [r7, #20]
 800beb2:	e004      	b.n	800bebe <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800beb4:	69bb      	ldr	r3, [r7, #24]
 800beb6:	889a      	ldrh	r2, [r3, #4]
 800beb8:	8afb      	ldrh	r3, [r7, #22]
 800beba:	4413      	add	r3, r2
 800bebc:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800bebe:	69bb      	ldr	r3, [r7, #24]
 800bec0:	8aba      	ldrh	r2, [r7, #20]
 800bec2:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800bec4:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800bec6:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	889b      	ldrh	r3, [r3, #4]
 800becc:	827b      	strh	r3, [r7, #18]
 800bece:	88bb      	ldrh	r3, [r7, #4]
 800bed0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bed2:	e003      	b.n	800bedc <ff_peek_local+0xa4>
    idx -= depth;
 800bed4:	8a3a      	ldrh	r2, [r7, #16]
 800bed6:	8a7b      	ldrh	r3, [r7, #18]
 800bed8:	1ad3      	subs	r3, r2, r3
 800beda:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800bedc:	8a7a      	ldrh	r2, [r7, #18]
 800bede:	8a3b      	ldrh	r3, [r7, #16]
 800bee0:	429a      	cmp	r2, r3
 800bee2:	d9f7      	bls.n	800bed4 <ff_peek_local+0x9c>
  return idx;
 800bee4:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800bee6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800beee:	68f9      	ldr	r1, [r7, #12]
 800bef0:	88c9      	ldrh	r1, [r1, #6]
 800bef2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800bef6:	b289      	uxth	r1, r1
 800bef8:	fb01 f202 	mul.w	r2, r1, r2
 800befc:	1899      	adds	r1, r3, r2
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	88db      	ldrh	r3, [r3, #6]
 800bf02:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	461a      	mov	r2, r3
 800bf0a:	68b8      	ldr	r0, [r7, #8]
 800bf0c:	f005 fff5 	bl	8011efa <memcpy>

  return true;
 800bf10:	2301      	movs	r3, #1
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3728      	adds	r7, #40	@ 0x28
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}

0800bf1a <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800bf1a:	b580      	push	{r7, lr}
 800bf1c:	b086      	sub	sp, #24
 800bf1e:	af00      	add	r7, sp, #0
 800bf20:	6078      	str	r0, [r7, #4]
 800bf22:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	891b      	ldrh	r3, [r3, #8]
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	895b      	ldrh	r3, [r3, #10]
 800bf2e:	b29b      	uxth	r3, r3
 800bf30:	6839      	ldr	r1, [r7, #0]
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	f7ff ff80 	bl	800be38 <ff_peek_local>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800bf3c:	7dfb      	ldrb	r3, [r7, #23]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d021      	beq.n	800bf86 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	889a      	ldrh	r2, [r3, #4]
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	895b      	ldrh	r3, [r3, #10]
 800bf4a:	b29b      	uxth	r3, r3
 800bf4c:	82ba      	strh	r2, [r7, #20]
 800bf4e:	827b      	strh	r3, [r7, #18]
 800bf50:	2301      	movs	r3, #1
 800bf52:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800bf54:	8a7a      	ldrh	r2, [r7, #18]
 800bf56:	8a3b      	ldrh	r3, [r7, #16]
 800bf58:	4413      	add	r3, r2
 800bf5a:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800bf5c:	8a7a      	ldrh	r2, [r7, #18]
 800bf5e:	89fb      	ldrh	r3, [r7, #14]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d804      	bhi.n	800bf6e <tu_fifo_read+0x54>
 800bf64:	89fa      	ldrh	r2, [r7, #14]
 800bf66:	8abb      	ldrh	r3, [r7, #20]
 800bf68:	005b      	lsls	r3, r3, #1
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	db08      	blt.n	800bf80 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800bf6e:	8abb      	ldrh	r3, [r7, #20]
 800bf70:	005b      	lsls	r3, r3, #1
 800bf72:	b29b      	uxth	r3, r3
 800bf74:	425b      	negs	r3, r3
 800bf76:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800bf78:	89fa      	ldrh	r2, [r7, #14]
 800bf7a:	89bb      	ldrh	r3, [r7, #12]
 800bf7c:	4413      	add	r3, r2
 800bf7e:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800bf80:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800bf86:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3718      	adds	r7, #24
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b08a      	sub	sp, #40	@ 0x28
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	891b      	ldrh	r3, [r3, #8]
 800bf9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800bfa4:	69fb      	ldr	r3, [r7, #28]
 800bfa6:	8899      	ldrh	r1, [r3, #4]
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	891b      	ldrh	r3, [r3, #8]
 800bfac:	b29a      	uxth	r2, r3
 800bfae:	69fb      	ldr	r3, [r7, #28]
 800bfb0:	895b      	ldrh	r3, [r3, #10]
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	8379      	strh	r1, [r7, #26]
 800bfb6:	833a      	strh	r2, [r7, #24]
 800bfb8:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800bfba:	8b3a      	ldrh	r2, [r7, #24]
 800bfbc:	8afb      	ldrh	r3, [r7, #22]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d304      	bcc.n	800bfcc <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800bfc2:	8b3a      	ldrh	r2, [r7, #24]
 800bfc4:	8afb      	ldrh	r3, [r7, #22]
 800bfc6:	1ad3      	subs	r3, r2, r3
 800bfc8:	b29b      	uxth	r3, r3
 800bfca:	e008      	b.n	800bfde <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800bfcc:	8b7b      	ldrh	r3, [r7, #26]
 800bfce:	005b      	lsls	r3, r3, #1
 800bfd0:	b29a      	uxth	r2, r3
 800bfd2:	8b39      	ldrh	r1, [r7, #24]
 800bfd4:	8afb      	ldrh	r3, [r7, #22]
 800bfd6:	1acb      	subs	r3, r1, r3
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	4413      	add	r3, r2
 800bfdc:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800bfde:	69fa      	ldr	r2, [r7, #28]
 800bfe0:	8892      	ldrh	r2, [r2, #4]
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	bf2c      	ite	cs
 800bfe6:	2301      	movcs	r3, #1
 800bfe8:	2300      	movcc	r3, #0
 800bfea:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d00d      	beq.n	800c00c <tu_fifo_write+0x7c>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	79db      	ldrb	r3, [r3, #7]
 800bff4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	f083 0301 	eor.w	r3, r3, #1
 800bffe:	b2db      	uxtb	r3, r3
 800c000:	2b00      	cmp	r3, #0
 800c002:	d003      	beq.n	800c00c <tu_fifo_write+0x7c>
    ret = false;
 800c004:	2300      	movs	r3, #0
 800c006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c00a:	e046      	b.n	800c09a <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	889b      	ldrh	r3, [r3, #4]
 800c010:	817b      	strh	r3, [r7, #10]
 800c012:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c014:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c016:	e003      	b.n	800c020 <tu_fifo_write+0x90>
    idx -= depth;
 800c018:	893a      	ldrh	r2, [r7, #8]
 800c01a:	897b      	ldrh	r3, [r7, #10]
 800c01c:	1ad3      	subs	r3, r2, r3
 800c01e:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c020:	897a      	ldrh	r2, [r7, #10]
 800c022:	893b      	ldrh	r3, [r7, #8]
 800c024:	429a      	cmp	r2, r3
 800c026:	d9f7      	bls.n	800c018 <tu_fifo_write+0x88>
  return idx;
 800c028:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c02a:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c032:	6879      	ldr	r1, [r7, #4]
 800c034:	88c9      	ldrh	r1, [r1, #6]
 800c036:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c03a:	b289      	uxth	r1, r1
 800c03c:	fb01 f202 	mul.w	r2, r1, r2
 800c040:	1898      	adds	r0, r3, r2
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	88db      	ldrh	r3, [r3, #6]
 800c046:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c04a:	b29b      	uxth	r3, r3
 800c04c:	461a      	mov	r2, r3
 800c04e:	6839      	ldr	r1, [r7, #0]
 800c050:	f005 ff53 	bl	8011efa <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	889b      	ldrh	r3, [r3, #4]
 800c058:	82bb      	strh	r3, [r7, #20]
 800c05a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c05c:	827b      	strh	r3, [r7, #18]
 800c05e:	2301      	movs	r3, #1
 800c060:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c062:	8a7a      	ldrh	r2, [r7, #18]
 800c064:	8a3b      	ldrh	r3, [r7, #16]
 800c066:	4413      	add	r3, r2
 800c068:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c06a:	8a7a      	ldrh	r2, [r7, #18]
 800c06c:	89fb      	ldrh	r3, [r7, #14]
 800c06e:	429a      	cmp	r2, r3
 800c070:	d804      	bhi.n	800c07c <tu_fifo_write+0xec>
 800c072:	89fa      	ldrh	r2, [r7, #14]
 800c074:	8abb      	ldrh	r3, [r7, #20]
 800c076:	005b      	lsls	r3, r3, #1
 800c078:	429a      	cmp	r2, r3
 800c07a:	db08      	blt.n	800c08e <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c07c:	8abb      	ldrh	r3, [r7, #20]
 800c07e:	005b      	lsls	r3, r3, #1
 800c080:	b29b      	uxth	r3, r3
 800c082:	425b      	negs	r3, r3
 800c084:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c086:	89fa      	ldrh	r2, [r7, #14]
 800c088:	89bb      	ldrh	r3, [r7, #12]
 800c08a:	4413      	add	r3, r2
 800c08c:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800c08e:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800c094:	2301      	movs	r3, #1
 800c096:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800c09a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3728      	adds	r7, #40	@ 0x28
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}

0800c0a6 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800c0a6:	b480      	push	{r7}
 800c0a8:	b08b      	sub	sp, #44	@ 0x2c
 800c0aa:	af00      	add	r7, sp, #0
 800c0ac:	6078      	str	r0, [r7, #4]
 800c0ae:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	891b      	ldrh	r3, [r3, #8]
 800c0b4:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	895b      	ldrh	r3, [r3, #10]
 800c0ba:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	889b      	ldrh	r3, [r3, #4]
 800c0c0:	83bb      	strh	r3, [r7, #28]
 800c0c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c0c4:	837b      	strh	r3, [r7, #26]
 800c0c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c0c8:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800c0ca:	8b7a      	ldrh	r2, [r7, #26]
 800c0cc:	8b3b      	ldrh	r3, [r7, #24]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d304      	bcc.n	800c0dc <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800c0d2:	8b7a      	ldrh	r2, [r7, #26]
 800c0d4:	8b3b      	ldrh	r3, [r7, #24]
 800c0d6:	1ad3      	subs	r3, r2, r3
 800c0d8:	b29b      	uxth	r3, r3
 800c0da:	e008      	b.n	800c0ee <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c0dc:	8bbb      	ldrh	r3, [r7, #28]
 800c0de:	005b      	lsls	r3, r3, #1
 800c0e0:	b29a      	uxth	r2, r3
 800c0e2:	8b79      	ldrh	r1, [r7, #26]
 800c0e4:	8b3b      	ldrh	r3, [r7, #24]
 800c0e6:	1acb      	subs	r3, r1, r3
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	4413      	add	r3, r2
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	889b      	ldrh	r3, [r3, #4]
 800c0f4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c0f6:	429a      	cmp	r2, r3
 800c0f8:	d91b      	bls.n	800c132 <tu_fifo_get_read_info+0x8c>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	617b      	str	r3, [r7, #20]
 800c0fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c100:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	889b      	ldrh	r3, [r3, #4]
 800c106:	8a7a      	ldrh	r2, [r7, #18]
 800c108:	429a      	cmp	r2, r3
 800c10a:	d305      	bcc.n	800c118 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	889b      	ldrh	r3, [r3, #4]
 800c110:	8a7a      	ldrh	r2, [r7, #18]
 800c112:	1ad3      	subs	r3, r2, r3
 800c114:	823b      	strh	r3, [r7, #16]
 800c116:	e004      	b.n	800c122 <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	889a      	ldrh	r2, [r3, #4]
 800c11c:	8a7b      	ldrh	r3, [r7, #18]
 800c11e:	4413      	add	r3, r2
 800c120:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	8a3a      	ldrh	r2, [r7, #16]
 800c126:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c128:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800c12a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	889b      	ldrh	r3, [r3, #4]
 800c130:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800c132:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c134:	2b00      	cmp	r3, #0
 800c136:	d10c      	bne.n	800c152 <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	2200      	movs	r2, #0
 800c13c:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	2200      	movs	r2, #0
 800c142:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	2200      	movs	r2, #0
 800c148:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800c14a:	683b      	ldr	r3, [r7, #0]
 800c14c:	2200      	movs	r2, #0
 800c14e:	60da      	str	r2, [r3, #12]
    return;
 800c150:	e045      	b.n	800c1de <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	889b      	ldrh	r3, [r3, #4]
 800c156:	817b      	strh	r3, [r7, #10]
 800c158:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c15a:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c15c:	e003      	b.n	800c166 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800c15e:	893a      	ldrh	r2, [r7, #8]
 800c160:	897b      	ldrh	r3, [r7, #10]
 800c162:	1ad3      	subs	r3, r2, r3
 800c164:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c166:	897a      	ldrh	r2, [r7, #10]
 800c168:	893b      	ldrh	r3, [r7, #8]
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d9f7      	bls.n	800c15e <tu_fifo_get_read_info+0xb8>
  return idx;
 800c16e:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c170:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	889b      	ldrh	r3, [r3, #4]
 800c176:	81fb      	strh	r3, [r7, #14]
 800c178:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c17a:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800c17c:	e003      	b.n	800c186 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800c17e:	89ba      	ldrh	r2, [r7, #12]
 800c180:	89fb      	ldrh	r3, [r7, #14]
 800c182:	1ad3      	subs	r3, r2, r3
 800c184:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800c186:	89fa      	ldrh	r2, [r7, #14]
 800c188:	89bb      	ldrh	r3, [r7, #12]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d9f7      	bls.n	800c17e <tu_fifo_get_read_info+0xd8>
  return idx;
 800c18e:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c190:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681a      	ldr	r2, [r3, #0]
 800c196:	8bfb      	ldrh	r3, [r7, #30]
 800c198:	441a      	add	r2, r3
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800c19e:	8c3a      	ldrh	r2, [r7, #32]
 800c1a0:	8bfb      	ldrh	r3, [r7, #30]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d909      	bls.n	800c1ba <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c1aa:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	60da      	str	r2, [r3, #12]
 800c1b8:	e011      	b.n	800c1de <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	889a      	ldrh	r2, [r3, #4]
 800c1be:	8bfb      	ldrh	r3, [r7, #30]
 800c1c0:	1ad3      	subs	r3, r2, r3
 800c1c2:	b29a      	uxth	r2, r3
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c1ce:	1ad3      	subs	r3, r2, r3
 800c1d0:	b29a      	uxth	r2, r3
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	683b      	ldr	r3, [r7, #0]
 800c1dc:	60da      	str	r2, [r3, #12]
  }
}
 800c1de:	372c      	adds	r7, #44	@ 0x2c
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr

0800c1e8 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800c1e8:	b480      	push	{r7}
 800c1ea:	b083      	sub	sp, #12
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	6039      	str	r1, [r7, #0]
 800c1f2:	71fb      	strb	r3, [r7, #7]
 800c1f4:	4613      	mov	r3, r2
 800c1f6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800c1f8:	bf00      	nop
 800c1fa:	370c      	adds	r7, #12
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800c204:	b480      	push	{r7}
 800c206:	b083      	sub	sp, #12
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800c20c:	bf00      	nop
 800c20e:	370c      	adds	r7, #12
 800c210:	46bd      	mov	sp, r7
 800c212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c216:	4770      	bx	lr

0800c218 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800c218:	b480      	push	{r7}
 800c21a:	af00      	add	r7, sp, #0
  return NULL;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	46bd      	mov	sp, r7
 800c222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c226:	4770      	bx	lr

0800c228 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800c228:	b480      	push	{r7}
 800c22a:	af00      	add	r7, sp, #0
  return NULL;
 800c22c:	2300      	movs	r3, #0
}
 800c22e:	4618      	mov	r0, r3
 800c230:	46bd      	mov	sp, r7
 800c232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c236:	4770      	bx	lr

0800c238 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800c238:	b480      	push	{r7}
 800c23a:	b083      	sub	sp, #12
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	4603      	mov	r3, r0
 800c240:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800c242:	2300      	movs	r3, #0
}
 800c244:	4618      	mov	r0, r3
 800c246:	370c      	adds	r7, #12
 800c248:	46bd      	mov	sp, r7
 800c24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24e:	4770      	bx	lr

0800c250 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800c250:	b480      	push	{r7}
 800c252:	af00      	add	r7, sp, #0
}
 800c254:	bf00      	nop
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr

0800c25e <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800c25e:	b480      	push	{r7}
 800c260:	af00      	add	r7, sp, #0
}
 800c262:	bf00      	nop
 800c264:	46bd      	mov	sp, r7
 800c266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26a:	4770      	bx	lr

0800c26c <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800c26c:	b480      	push	{r7}
 800c26e:	b083      	sub	sp, #12
 800c270:	af00      	add	r7, sp, #0
 800c272:	4603      	mov	r3, r0
 800c274:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800c276:	bf00      	nop
 800c278:	370c      	adds	r7, #12
 800c27a:	46bd      	mov	sp, r7
 800c27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c280:	4770      	bx	lr

0800c282 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800c282:	b480      	push	{r7}
 800c284:	af00      	add	r7, sp, #0
}
 800c286:	bf00      	nop
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800c290:	b480      	push	{r7}
 800c292:	b083      	sub	sp, #12
 800c294:	af00      	add	r7, sp, #0
 800c296:	4603      	mov	r3, r0
 800c298:	603a      	str	r2, [r7, #0]
 800c29a:	71fb      	strb	r3, [r7, #7]
 800c29c:	460b      	mov	r3, r1
 800c29e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800c2a0:	2300      	movs	r3, #0
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	370c      	adds	r7, #12
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr

0800c2ae <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800c2ae:	b480      	push	{r7}
 800c2b0:	b083      	sub	sp, #12
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
 800c2b6:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800c2b8:	2301      	movs	r3, #1
}
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	370c      	adds	r7, #12
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr

0800c2c6 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800c2c6:	b480      	push	{r7}
 800c2c8:	b083      	sub	sp, #12
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	701a      	strb	r2, [r3, #0]
  return NULL;
 800c2d4:	2300      	movs	r3, #0
}
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	370c      	adds	r7, #12
 800c2da:	46bd      	mov	sp, r7
 800c2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e0:	4770      	bx	lr
	...

0800c2e4 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800c2e4:	b480      	push	{r7}
 800c2e6:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800c2e8:	4b06      	ldr	r3, [pc, #24]	@ (800c304 <tud_mounted+0x20>)
 800c2ea:	785b      	ldrb	r3, [r3, #1]
 800c2ec:	b2db      	uxtb	r3, r3
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	bf14      	ite	ne
 800c2f2:	2301      	movne	r3, #1
 800c2f4:	2300      	moveq	r3, #0
 800c2f6:	b2db      	uxtb	r3, r3
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c300:	4770      	bx	lr
 800c302:	bf00      	nop
 800c304:	20015564 	.word	0x20015564

0800c308 <tud_suspended>:

bool tud_suspended(void) {
 800c308:	b480      	push	{r7}
 800c30a:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800c30c:	4b07      	ldr	r3, [pc, #28]	@ (800c32c <tud_suspended+0x24>)
 800c30e:	781b      	ldrb	r3, [r3, #0]
 800c310:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c314:	b2db      	uxtb	r3, r3
 800c316:	2b00      	cmp	r3, #0
 800c318:	bf14      	ite	ne
 800c31a:	2301      	movne	r3, #1
 800c31c:	2300      	moveq	r3, #0
 800c31e:	b2db      	uxtb	r3, r3
}
 800c320:	4618      	mov	r0, r3
 800c322:	46bd      	mov	sp, r7
 800c324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c328:	4770      	bx	lr
 800c32a:	bf00      	nop
 800c32c:	20015564 	.word	0x20015564

0800c330 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800c330:	b580      	push	{r7, lr}
 800c332:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800c334:	4b03      	ldr	r3, [pc, #12]	@ (800c344 <tud_disconnect+0x14>)
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	4618      	mov	r0, r3
 800c33a:	f002 fe47 	bl	800efcc <dcd_disconnect>
  return true;
 800c33e:	2301      	movs	r3, #1
}
 800c340:	4618      	mov	r0, r3
 800c342:	bd80      	pop	{r7, pc}
 800c344:	2000002d 	.word	0x2000002d

0800c348 <tud_connect>:

bool tud_connect(void) {
 800c348:	b580      	push	{r7, lr}
 800c34a:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800c34c:	4b03      	ldr	r3, [pc, #12]	@ (800c35c <tud_connect+0x14>)
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	4618      	mov	r0, r3
 800c352:	f002 fe19 	bl	800ef88 <dcd_connect>
  return true;
 800c356:	2301      	movs	r3, #1
}
 800c358:	4618      	mov	r0, r3
 800c35a:	bd80      	pop	{r7, pc}
 800c35c:	2000002d 	.word	0x2000002d

0800c360 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800c360:	b480      	push	{r7}
 800c362:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800c364:	4b05      	ldr	r3, [pc, #20]	@ (800c37c <tud_inited+0x1c>)
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	2bff      	cmp	r3, #255	@ 0xff
 800c36a:	bf14      	ite	ne
 800c36c:	2301      	movne	r3, #1
 800c36e:	2300      	moveq	r3, #0
 800c370:	b2db      	uxtb	r3, r3
}
 800c372:	4618      	mov	r0, r3
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr
 800c37c:	2000002d 	.word	0x2000002d

0800c380 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800c380:	b580      	push	{r7, lr}
 800c382:	b08e      	sub	sp, #56	@ 0x38
 800c384:	af00      	add	r7, sp, #0
 800c386:	4603      	mov	r3, r0
 800c388:	6039      	str	r1, [r7, #0]
 800c38a:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800c38c:	f7ff ffe8 	bl	800c360 <tud_inited>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d001      	beq.n	800c39a <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800c396:	2301      	movs	r3, #1
 800c398:	e0b0      	b.n	800c4fc <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d10a      	bne.n	800c3b6 <tud_rhport_init+0x36>
 800c3a0:	4b58      	ldr	r3, [pc, #352]	@ (800c504 <tud_rhport_init+0x184>)
 800c3a2:	61fb      	str	r3, [r7, #28]
 800c3a4:	69fb      	ldr	r3, [r7, #28]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f003 0301 	and.w	r3, r3, #1
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d000      	beq.n	800c3b2 <tud_rhport_init+0x32>
 800c3b0:	be00      	bkpt	0x0000
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	e0a2      	b.n	800c4fc <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800c3b6:	222c      	movs	r2, #44	@ 0x2c
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	4853      	ldr	r0, [pc, #332]	@ (800c508 <tud_rhport_init+0x188>)
 800c3bc:	f005 fd1d 	bl	8011dfa <memset>
  _usbd_queued_setup = 0;
 800c3c0:	4b52      	ldr	r3, [pc, #328]	@ (800c50c <tud_rhport_init+0x18c>)
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	701a      	strb	r2, [r3, #0]
 800c3c6:	4b52      	ldr	r3, [pc, #328]	@ (800c510 <tud_rhport_init+0x190>)
 800c3c8:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800c3ca:	bf00      	nop
 800c3cc:	4b51      	ldr	r3, [pc, #324]	@ (800c514 <tud_rhport_init+0x194>)
 800c3ce:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800c3d0:	69bb      	ldr	r3, [r7, #24]
 800c3d2:	3304      	adds	r3, #4
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	f7ff f8d2 	bl	800b57e <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800c3da:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800c3dc:	4a4e      	ldr	r2, [pc, #312]	@ (800c518 <tud_rhport_init+0x198>)
 800c3de:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800c3e0:	4b4d      	ldr	r3, [pc, #308]	@ (800c518 <tud_rhport_init+0x198>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d10a      	bne.n	800c3fe <tud_rhport_init+0x7e>
 800c3e8:	4b46      	ldr	r3, [pc, #280]	@ (800c504 <tud_rhport_init+0x184>)
 800c3ea:	623b      	str	r3, [r7, #32]
 800c3ec:	6a3b      	ldr	r3, [r7, #32]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f003 0301 	and.w	r3, r3, #1
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d000      	beq.n	800c3fa <tud_rhport_init+0x7a>
 800c3f8:	be00      	bkpt	0x0000
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	e07e      	b.n	800c4fc <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800c3fe:	4847      	ldr	r0, [pc, #284]	@ (800c51c <tud_rhport_init+0x19c>)
 800c400:	f7ff ff61 	bl	800c2c6 <usbd_app_driver_get_cb>
 800c404:	4603      	mov	r3, r0
 800c406:	4a46      	ldr	r2, [pc, #280]	@ (800c520 <tud_rhport_init+0x1a0>)
 800c408:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800c40a:	4b44      	ldr	r3, [pc, #272]	@ (800c51c <tud_rhport_init+0x19c>)
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	2bfb      	cmp	r3, #251	@ 0xfb
 800c410:	d90a      	bls.n	800c428 <tud_rhport_init+0xa8>
 800c412:	4b3c      	ldr	r3, [pc, #240]	@ (800c504 <tud_rhport_init+0x184>)
 800c414:	627b      	str	r3, [r7, #36]	@ 0x24
 800c416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f003 0301 	and.w	r3, r3, #1
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d000      	beq.n	800c424 <tud_rhport_init+0xa4>
 800c422:	be00      	bkpt	0x0000
 800c424:	2300      	movs	r3, #0
 800c426:	e069      	b.n	800c4fc <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c428:	2300      	movs	r3, #0
 800c42a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c42e:	e03f      	b.n	800c4b0 <tud_rhport_init+0x130>
 800c430:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c434:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800c436:	2300      	movs	r3, #0
 800c438:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800c43a:	4b38      	ldr	r3, [pc, #224]	@ (800c51c <tud_rhport_init+0x19c>)
 800c43c:	781b      	ldrb	r3, [r3, #0]
 800c43e:	7cfa      	ldrb	r2, [r7, #19]
 800c440:	429a      	cmp	r2, r3
 800c442:	d209      	bcs.n	800c458 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800c444:	4b36      	ldr	r3, [pc, #216]	@ (800c520 <tud_rhport_init+0x1a0>)
 800c446:	6819      	ldr	r1, [r3, #0]
 800c448:	7cfa      	ldrb	r2, [r7, #19]
 800c44a:	4613      	mov	r3, r2
 800c44c:	00db      	lsls	r3, r3, #3
 800c44e:	4413      	add	r3, r2
 800c450:	009b      	lsls	r3, r3, #2
 800c452:	440b      	add	r3, r1
 800c454:	60fb      	str	r3, [r7, #12]
 800c456:	e00f      	b.n	800c478 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800c458:	4b30      	ldr	r3, [pc, #192]	@ (800c51c <tud_rhport_init+0x19c>)
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	7cfa      	ldrb	r2, [r7, #19]
 800c45e:	1ad3      	subs	r3, r2, r3
 800c460:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c462:	7cfb      	ldrb	r3, [r7, #19]
 800c464:	2b03      	cmp	r3, #3
 800c466:	d807      	bhi.n	800c478 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800c468:	7cfa      	ldrb	r2, [r7, #19]
 800c46a:	4613      	mov	r3, r2
 800c46c:	00db      	lsls	r3, r3, #3
 800c46e:	4413      	add	r3, r2
 800c470:	009b      	lsls	r3, r3, #2
 800c472:	4a2c      	ldr	r2, [pc, #176]	@ (800c524 <tud_rhport_init+0x1a4>)
 800c474:	4413      	add	r3, r2
 800c476:	60fb      	str	r3, [r7, #12]
  return driver;
 800c478:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800c47a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800c47c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d003      	beq.n	800c48a <tud_rhport_init+0x10a>
 800c482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c484:	685b      	ldr	r3, [r3, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d10a      	bne.n	800c4a0 <tud_rhport_init+0x120>
 800c48a:	4b1e      	ldr	r3, [pc, #120]	@ (800c504 <tud_rhport_init+0x184>)
 800c48c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c48e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f003 0301 	and.w	r3, r3, #1
 800c496:	2b00      	cmp	r3, #0
 800c498:	d000      	beq.n	800c49c <tud_rhport_init+0x11c>
 800c49a:	be00      	bkpt	0x0000
 800c49c:	2300      	movs	r3, #0
 800c49e:	e02d      	b.n	800c4fc <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800c4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4a2:	685b      	ldr	r3, [r3, #4]
 800c4a4:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c4a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c4b0:	4b1a      	ldr	r3, [pc, #104]	@ (800c51c <tud_rhport_init+0x19c>)
 800c4b2:	781b      	ldrb	r3, [r3, #0]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	b2db      	uxtb	r3, r3
 800c4b8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c4bc:	429a      	cmp	r2, r3
 800c4be:	d3b7      	bcc.n	800c430 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800c4c0:	4a19      	ldr	r2, [pc, #100]	@ (800c528 <tud_rhport_init+0x1a8>)
 800c4c2:	79fb      	ldrb	r3, [r7, #7]
 800c4c4:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800c4c6:	79fb      	ldrb	r3, [r7, #7]
 800c4c8:	6839      	ldr	r1, [r7, #0]
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	f002 fc34 	bl	800ed38 <dcd_init>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	f083 0301 	eor.w	r3, r3, #1
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00a      	beq.n	800c4f2 <tud_rhport_init+0x172>
 800c4dc:	4b09      	ldr	r3, [pc, #36]	@ (800c504 <tud_rhport_init+0x184>)
 800c4de:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f003 0301 	and.w	r3, r3, #1
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d000      	beq.n	800c4ee <tud_rhport_init+0x16e>
 800c4ec:	be00      	bkpt	0x0000
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	e004      	b.n	800c4fc <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800c4f2:	79fb      	ldrb	r3, [r7, #7]
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	f002 fcbd 	bl	800ee74 <dcd_int_enable>

  return true;
 800c4fa:	2301      	movs	r3, #1
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3738      	adds	r7, #56	@ 0x38
 800c500:	46bd      	mov	sp, r7
 800c502:	bd80      	pop	{r7, pc}
 800c504:	e000edf0 	.word	0xe000edf0
 800c508:	20015564 	.word	0x20015564
 800c50c:	20015590 	.word	0x20015590
 800c510:	20000030 	.word	0x20000030
 800c514:	20000038 	.word	0x20000038
 800c518:	2001565c 	.word	0x2001565c
 800c51c:	20015598 	.word	0x20015598
 800c520:	20015594 	.word	0x20015594
 800c524:	080142a4 	.word	0x080142a4
 800c528:	2000002d 	.word	0x2000002d

0800c52c <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b088      	sub	sp, #32
 800c530:	af00      	add	r7, sp, #0
 800c532:	4603      	mov	r3, r0
 800c534:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c536:	2300      	movs	r3, #0
 800c538:	77fb      	strb	r3, [r7, #31]
 800c53a:	e039      	b.n	800c5b0 <configuration_reset+0x84>
 800c53c:	7ffb      	ldrb	r3, [r7, #31]
 800c53e:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800c540:	2300      	movs	r3, #0
 800c542:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800c544:	4b28      	ldr	r3, [pc, #160]	@ (800c5e8 <configuration_reset+0xbc>)
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	7cfa      	ldrb	r2, [r7, #19]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d209      	bcs.n	800c562 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800c54e:	4b27      	ldr	r3, [pc, #156]	@ (800c5ec <configuration_reset+0xc0>)
 800c550:	6819      	ldr	r1, [r3, #0]
 800c552:	7cfa      	ldrb	r2, [r7, #19]
 800c554:	4613      	mov	r3, r2
 800c556:	00db      	lsls	r3, r3, #3
 800c558:	4413      	add	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	440b      	add	r3, r1
 800c55e:	60fb      	str	r3, [r7, #12]
 800c560:	e00f      	b.n	800c582 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800c562:	4b21      	ldr	r3, [pc, #132]	@ (800c5e8 <configuration_reset+0xbc>)
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	7cfa      	ldrb	r2, [r7, #19]
 800c568:	1ad3      	subs	r3, r2, r3
 800c56a:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c56c:	7cfb      	ldrb	r3, [r7, #19]
 800c56e:	2b03      	cmp	r3, #3
 800c570:	d807      	bhi.n	800c582 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800c572:	7cfa      	ldrb	r2, [r7, #19]
 800c574:	4613      	mov	r3, r2
 800c576:	00db      	lsls	r3, r3, #3
 800c578:	4413      	add	r3, r2
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	4a1c      	ldr	r2, [pc, #112]	@ (800c5f0 <configuration_reset+0xc4>)
 800c57e:	4413      	add	r3, r2
 800c580:	60fb      	str	r3, [r7, #12]
  return driver;
 800c582:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800c584:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d109      	bne.n	800c5a0 <configuration_reset+0x74>
 800c58c:	4b19      	ldr	r3, [pc, #100]	@ (800c5f4 <configuration_reset+0xc8>)
 800c58e:	617b      	str	r3, [r7, #20]
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d020      	beq.n	800c5de <configuration_reset+0xb2>
 800c59c:	be00      	bkpt	0x0000
 800c59e:	e01e      	b.n	800c5de <configuration_reset+0xb2>
    driver->reset(rhport);
 800c5a0:	69bb      	ldr	r3, [r7, #24]
 800c5a2:	68db      	ldr	r3, [r3, #12]
 800c5a4:	79fa      	ldrb	r2, [r7, #7]
 800c5a6:	4610      	mov	r0, r2
 800c5a8:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c5aa:	7ffb      	ldrb	r3, [r7, #31]
 800c5ac:	3301      	adds	r3, #1
 800c5ae:	77fb      	strb	r3, [r7, #31]
 800c5b0:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e8 <configuration_reset+0xbc>)
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	3304      	adds	r3, #4
 800c5b6:	b2db      	uxtb	r3, r3
 800c5b8:	7ffa      	ldrb	r2, [r7, #31]
 800c5ba:	429a      	cmp	r2, r3
 800c5bc:	d3be      	bcc.n	800c53c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800c5be:	222c      	movs	r2, #44	@ 0x2c
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	480d      	ldr	r0, [pc, #52]	@ (800c5f8 <configuration_reset+0xcc>)
 800c5c4:	f005 fc19 	bl	8011dfa <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800c5c8:	2210      	movs	r2, #16
 800c5ca:	21ff      	movs	r1, #255	@ 0xff
 800c5cc:	480b      	ldr	r0, [pc, #44]	@ (800c5fc <configuration_reset+0xd0>)
 800c5ce:	f005 fc14 	bl	8011dfa <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800c5d2:	220c      	movs	r2, #12
 800c5d4:	21ff      	movs	r1, #255	@ 0xff
 800c5d6:	480a      	ldr	r0, [pc, #40]	@ (800c600 <configuration_reset+0xd4>)
 800c5d8:	f005 fc0f 	bl	8011dfa <memset>
 800c5dc:	e000      	b.n	800c5e0 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800c5de:	bf00      	nop
}
 800c5e0:	3720      	adds	r7, #32
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
 800c5e6:	bf00      	nop
 800c5e8:	20015598 	.word	0x20015598
 800c5ec:	20015594 	.word	0x20015594
 800c5f0:	080142a4 	.word	0x080142a4
 800c5f4:	e000edf0 	.word	0xe000edf0
 800c5f8:	20015564 	.word	0x20015564
 800c5fc:	20015568 	.word	0x20015568
 800c600:	20015578 	.word	0x20015578

0800c604 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800c604:	b580      	push	{r7, lr}
 800c606:	b082      	sub	sp, #8
 800c608:	af00      	add	r7, sp, #0
 800c60a:	4603      	mov	r3, r0
 800c60c:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800c60e:	79fb      	ldrb	r3, [r7, #7]
 800c610:	4618      	mov	r0, r3
 800c612:	f7ff ff8b 	bl	800c52c <configuration_reset>
  usbd_control_reset();
 800c616:	f001 fdd7 	bl	800e1c8 <usbd_control_reset>
}
 800c61a:	bf00      	nop
 800c61c:	3708      	adds	r7, #8
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
	...

0800c624 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800c624:	b590      	push	{r4, r7, lr}
 800c626:	b093      	sub	sp, #76	@ 0x4c
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	460b      	mov	r3, r1
 800c62e:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800c630:	f7ff fe96 	bl	800c360 <tud_inited>
 800c634:	4603      	mov	r3, r0
 800c636:	f083 0301 	eor.w	r3, r3, #1
 800c63a:	b2db      	uxtb	r3, r3
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f040 8191 	bne.w	800c964 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800c642:	4bb5      	ldr	r3, [pc, #724]	@ (800c918 <tud_task_ext+0x2f4>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	633b      	str	r3, [r7, #48]	@ 0x30
 800c648:	f107 030c 	add.w	r3, r7, #12
 800c64c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800c652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	2000      	movs	r0, #0
 800c658:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800c65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c65c:	3304      	adds	r3, #4
 800c65e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c660:	4618      	mov	r0, r3
 800c662:	f7ff fc5a 	bl	800bf1a <tu_fifo_read>
 800c666:	4603      	mov	r3, r0
 800c668:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800c66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	2001      	movs	r0, #1
 800c672:	4798      	blx	r3

  return success;
 800c674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c678:	f083 0301 	eor.w	r3, r3, #1
 800c67c:	b2db      	uxtb	r3, r3
 800c67e:	2b00      	cmp	r3, #0
 800c680:	f040 8172 	bne.w	800c968 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800c684:	7b7b      	ldrb	r3, [r7, #13]
 800c686:	3b01      	subs	r3, #1
 800c688:	2b07      	cmp	r3, #7
 800c68a:	f200 8153 	bhi.w	800c934 <tud_task_ext+0x310>
 800c68e:	a201      	add	r2, pc, #4	@ (adr r2, 800c694 <tud_task_ext+0x70>)
 800c690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c694:	0800c6b5 	.word	0x0800c6b5
 800c698:	0800c6c5 	.word	0x0800c6c5
 800c69c:	0800c8e7 	.word	0x0800c8e7
 800c6a0:	0800c899 	.word	0x0800c899
 800c6a4:	0800c8c3 	.word	0x0800c8c3
 800c6a8:	0800c6d3 	.word	0x0800c6d3
 800c6ac:	0800c783 	.word	0x0800c783
 800c6b0:	0800c8d7 	.word	0x0800c8d7
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800c6b4:	7b3b      	ldrb	r3, [r7, #12]
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7ff ffa4 	bl	800c604 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800c6bc:	7c3a      	ldrb	r2, [r7, #16]
 800c6be:	4b97      	ldr	r3, [pc, #604]	@ (800c91c <tud_task_ext+0x2f8>)
 800c6c0:	709a      	strb	r2, [r3, #2]
        break;
 800c6c2:	e14e      	b.n	800c962 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800c6c4:	7b3b      	ldrb	r3, [r7, #12]
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7ff ff9c 	bl	800c604 <usbd_reset>
        tud_umount_cb();
 800c6cc:	f7ff fdc7 	bl	800c25e <tud_umount_cb>
        break;
 800c6d0:	e147      	b.n	800c962 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800c6d2:	4b93      	ldr	r3, [pc, #588]	@ (800c920 <tud_task_ext+0x2fc>)
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d10a      	bne.n	800c6f2 <tud_task_ext+0xce>
 800c6dc:	4b91      	ldr	r3, [pc, #580]	@ (800c924 <tud_task_ext+0x300>)
 800c6de:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f003 0301 	and.w	r3, r3, #1
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	f000 813f 	beq.w	800c96c <tud_task_ext+0x348>
 800c6ee:	be00      	bkpt	0x0000
 800c6f0:	e13c      	b.n	800c96c <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800c6f2:	4b8b      	ldr	r3, [pc, #556]	@ (800c920 <tud_task_ext+0x2fc>)
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	b2db      	uxtb	r3, r3
 800c6f8:	3b01      	subs	r3, #1
 800c6fa:	b2da      	uxtb	r2, r3
 800c6fc:	4b88      	ldr	r3, [pc, #544]	@ (800c920 <tud_task_ext+0x2fc>)
 800c6fe:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800c700:	4b87      	ldr	r3, [pc, #540]	@ (800c920 <tud_task_ext+0x2fc>)
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	b2db      	uxtb	r3, r3
 800c706:	2b00      	cmp	r3, #0
 800c708:	f040 811e 	bne.w	800c948 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800c70c:	4a83      	ldr	r2, [pc, #524]	@ (800c91c <tud_task_ext+0x2f8>)
 800c70e:	7813      	ldrb	r3, [r2, #0]
 800c710:	f043 0301 	orr.w	r3, r3, #1
 800c714:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800c716:	4a81      	ldr	r2, [pc, #516]	@ (800c91c <tud_task_ext+0x2f8>)
 800c718:	f892 3020 	ldrb.w	r3, [r2, #32]
 800c71c:	f023 0301 	bic.w	r3, r3, #1
 800c720:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800c724:	4a7d      	ldr	r2, [pc, #500]	@ (800c91c <tud_task_ext+0x2f8>)
 800c726:	f892 3020 	ldrb.w	r3, [r2, #32]
 800c72a:	f023 0304 	bic.w	r3, r3, #4
 800c72e:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800c732:	4a7a      	ldr	r2, [pc, #488]	@ (800c91c <tud_task_ext+0x2f8>)
 800c734:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800c738:	f023 0301 	bic.w	r3, r3, #1
 800c73c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800c740:	4a76      	ldr	r2, [pc, #472]	@ (800c91c <tud_task_ext+0x2f8>)
 800c742:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800c746:	f023 0304 	bic.w	r3, r3, #4
 800c74a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800c74e:	7b3a      	ldrb	r2, [r7, #12]
 800c750:	f107 030c 	add.w	r3, r7, #12
 800c754:	3304      	adds	r3, #4
 800c756:	4619      	mov	r1, r3
 800c758:	4610      	mov	r0, r2
 800c75a:	f000 f927 	bl	800c9ac <process_control_request>
 800c75e:	4603      	mov	r3, r0
 800c760:	f083 0301 	eor.w	r3, r3, #1
 800c764:	b2db      	uxtb	r3, r3
 800c766:	2b00      	cmp	r3, #0
 800c768:	f000 80f0 	beq.w	800c94c <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800c76c:	7b3b      	ldrb	r3, [r7, #12]
 800c76e:	2100      	movs	r1, #0
 800c770:	4618      	mov	r0, r3
 800c772:	f002 fe07 	bl	800f384 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800c776:	7b3b      	ldrb	r3, [r7, #12]
 800c778:	2180      	movs	r1, #128	@ 0x80
 800c77a:	4618      	mov	r0, r3
 800c77c:	f002 fe02 	bl	800f384 <dcd_edpt_stall>
        }
        break;
 800c780:	e0e4      	b.n	800c94c <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800c782:	7c3b      	ldrb	r3, [r7, #16]
 800c784:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c788:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c78c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c790:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c794:	f003 030f 	and.w	r3, r3, #15
 800c798:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800c79a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800c79e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c7a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c7a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c7aa:	09db      	lsrs	r3, r3, #7
 800c7ac:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800c7ae:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800c7b2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c7b6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c7ba:	4958      	ldr	r1, [pc, #352]	@ (800c91c <tud_task_ext+0x2f8>)
 800c7bc:	0052      	lsls	r2, r2, #1
 800c7be:	440a      	add	r2, r1
 800c7c0:	4413      	add	r3, r2
 800c7c2:	f103 0220 	add.w	r2, r3, #32
 800c7c6:	7813      	ldrb	r3, [r2, #0]
 800c7c8:	f023 0301 	bic.w	r3, r3, #1
 800c7cc:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800c7ce:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c7d2:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c7d6:	4951      	ldr	r1, [pc, #324]	@ (800c91c <tud_task_ext+0x2f8>)
 800c7d8:	0052      	lsls	r2, r2, #1
 800c7da:	440a      	add	r2, r1
 800c7dc:	4413      	add	r3, r2
 800c7de:	f103 0220 	add.w	r2, r3, #32
 800c7e2:	7813      	ldrb	r3, [r2, #0]
 800c7e4:	f023 0304 	bic.w	r3, r3, #4
 800c7e8:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800c7ea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d107      	bne.n	800c802 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800c7f2:	7b38      	ldrb	r0, [r7, #12]
 800c7f4:	7c7a      	ldrb	r2, [r7, #17]
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800c7fc:	f001 fd1a 	bl	800e234 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800c800:	e0af      	b.n	800c962 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c802:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800c806:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800c80a:	4944      	ldr	r1, [pc, #272]	@ (800c91c <tud_task_ext+0x2f8>)
 800c80c:	0052      	lsls	r2, r2, #1
 800c80e:	440a      	add	r2, r1
 800c810:	4413      	add	r3, r2
 800c812:	3314      	adds	r3, #20
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800c81a:	2300      	movs	r3, #0
 800c81c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800c81e:	4b42      	ldr	r3, [pc, #264]	@ (800c928 <tud_task_ext+0x304>)
 800c820:	781b      	ldrb	r3, [r3, #0]
 800c822:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c826:	429a      	cmp	r2, r3
 800c828:	d20a      	bcs.n	800c840 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800c82a:	4b40      	ldr	r3, [pc, #256]	@ (800c92c <tud_task_ext+0x308>)
 800c82c:	6819      	ldr	r1, [r3, #0]
 800c82e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c832:	4613      	mov	r3, r2
 800c834:	00db      	lsls	r3, r3, #3
 800c836:	4413      	add	r3, r2
 800c838:	009b      	lsls	r3, r3, #2
 800c83a:	440b      	add	r3, r1
 800c83c:	623b      	str	r3, [r7, #32]
 800c83e:	e013      	b.n	800c868 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800c840:	4b39      	ldr	r3, [pc, #228]	@ (800c928 <tud_task_ext+0x304>)
 800c842:	781b      	ldrb	r3, [r3, #0]
 800c844:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c84e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c852:	2b03      	cmp	r3, #3
 800c854:	d808      	bhi.n	800c868 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800c856:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800c85a:	4613      	mov	r3, r2
 800c85c:	00db      	lsls	r3, r3, #3
 800c85e:	4413      	add	r3, r2
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	4a33      	ldr	r2, [pc, #204]	@ (800c930 <tud_task_ext+0x30c>)
 800c864:	4413      	add	r3, r2
 800c866:	623b      	str	r3, [r7, #32]
  return driver;
 800c868:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800c86a:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800c86c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d109      	bne.n	800c886 <tud_task_ext+0x262>
 800c872:	4b2c      	ldr	r3, [pc, #176]	@ (800c924 <tud_task_ext+0x300>)
 800c874:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f003 0301 	and.w	r3, r3, #1
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d076      	beq.n	800c970 <tud_task_ext+0x34c>
 800c882:	be00      	bkpt	0x0000
 800c884:	e074      	b.n	800c970 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800c886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c888:	699c      	ldr	r4, [r3, #24]
 800c88a:	7b38      	ldrb	r0, [r7, #12]
 800c88c:	7c7a      	ldrb	r2, [r7, #17]
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800c894:	47a0      	blx	r4
        break;
 800c896:	e064      	b.n	800c962 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800c898:	4b20      	ldr	r3, [pc, #128]	@ (800c91c <tud_task_ext+0x2f8>)
 800c89a:	781b      	ldrb	r3, [r3, #0]
 800c89c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c8a0:	b2db      	uxtb	r3, r3
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d054      	beq.n	800c950 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800c8a6:	4b1d      	ldr	r3, [pc, #116]	@ (800c91c <tud_task_ext+0x2f8>)
 800c8a8:	781b      	ldrb	r3, [r3, #0]
 800c8aa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	bf14      	ite	ne
 800c8b4:	2301      	movne	r3, #1
 800c8b6:	2300      	moveq	r3, #0
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7ff fcd6 	bl	800c26c <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800c8c0:	e046      	b.n	800c950 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800c8c2:	4b16      	ldr	r3, [pc, #88]	@ (800c91c <tud_task_ext+0x2f8>)
 800c8c4:	781b      	ldrb	r3, [r3, #0]
 800c8c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c8ca:	b2db      	uxtb	r3, r3
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d041      	beq.n	800c954 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800c8d0:	f7ff fcd7 	bl	800c282 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800c8d4:	e03e      	b.n	800c954 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d03d      	beq.n	800c958 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	697a      	ldr	r2, [r7, #20]
 800c8e0:	4610      	mov	r0, r2
 800c8e2:	4798      	blx	r3
        }
        break;
 800c8e4:	e038      	b.n	800c958 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800c8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c91c <tud_task_ext+0x2f8>)
 800c8e8:	78db      	ldrb	r3, [r3, #3]
 800c8ea:	b2db      	uxtb	r3, r3
 800c8ec:	61fb      	str	r3, [r7, #28]
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800c8f2:	7efb      	ldrb	r3, [r7, #27]
 800c8f4:	69fa      	ldr	r2, [r7, #28]
 800c8f6:	fa22 f303 	lsr.w	r3, r2, r3
 800c8fa:	f003 0301 	and.w	r3, r3, #1
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	bf14      	ite	ne
 800c902:	2301      	movne	r3, #1
 800c904:	2300      	moveq	r3, #0
 800c906:	b2db      	uxtb	r3, r3
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d027      	beq.n	800c95c <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	4618      	mov	r0, r3
 800c910:	f7ff fc78 	bl	800c204 <tud_sof_cb>
        }
      break;
 800c914:	e022      	b.n	800c95c <tud_task_ext+0x338>
 800c916:	bf00      	nop
 800c918:	2001565c 	.word	0x2001565c
 800c91c:	20015564 	.word	0x20015564
 800c920:	20015590 	.word	0x20015590
 800c924:	e000edf0 	.word	0xe000edf0
 800c928:	20015598 	.word	0x20015598
 800c92c:	20015594 	.word	0x20015594
 800c930:	080142a4 	.word	0x080142a4

      default:
        TU_BREAKPOINT();
 800c934:	4b10      	ldr	r3, [pc, #64]	@ (800c978 <tud_task_ext+0x354>)
 800c936:	637b      	str	r3, [r7, #52]	@ 0x34
 800c938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f003 0301 	and.w	r3, r3, #1
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00d      	beq.n	800c960 <tud_task_ext+0x33c>
 800c944:	be00      	bkpt	0x0000
        break;
 800c946:	e00b      	b.n	800c960 <tud_task_ext+0x33c>
          break;
 800c948:	bf00      	nop
 800c94a:	e67a      	b.n	800c642 <tud_task_ext+0x1e>
        break;
 800c94c:	bf00      	nop
 800c94e:	e678      	b.n	800c642 <tud_task_ext+0x1e>
        break;
 800c950:	bf00      	nop
 800c952:	e676      	b.n	800c642 <tud_task_ext+0x1e>
        break;
 800c954:	bf00      	nop
 800c956:	e674      	b.n	800c642 <tud_task_ext+0x1e>
        break;
 800c958:	bf00      	nop
 800c95a:	e672      	b.n	800c642 <tud_task_ext+0x1e>
      break;
 800c95c:	bf00      	nop
 800c95e:	e670      	b.n	800c642 <tud_task_ext+0x1e>
        break;
 800c960:	bf00      	nop
  while (1) {
 800c962:	e66e      	b.n	800c642 <tud_task_ext+0x1e>
    return;
 800c964:	bf00      	nop
 800c966:	e004      	b.n	800c972 <tud_task_ext+0x34e>
      return;
 800c968:	bf00      	nop
 800c96a:	e002      	b.n	800c972 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800c96c:	bf00      	nop
 800c96e:	e000      	b.n	800c972 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800c970:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800c972:	374c      	adds	r7, #76	@ 0x4c
 800c974:	46bd      	mov	sp, r7
 800c976:	bd90      	pop	{r4, r7, pc}
 800c978:	e000edf0 	.word	0xe000edf0

0800c97c <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b084      	sub	sp, #16
 800c980:	af00      	add	r7, sp, #0
 800c982:	4603      	mov	r3, r0
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
 800c988:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	695b      	ldr	r3, [r3, #20]
 800c98e:	4618      	mov	r0, r3
 800c990:	f001 fc26 	bl	800e1e0 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	695b      	ldr	r3, [r3, #20]
 800c998:	7bf8      	ldrb	r0, [r7, #15]
 800c99a:	687a      	ldr	r2, [r7, #4]
 800c99c:	2101      	movs	r1, #1
 800c99e:	4798      	blx	r3
 800c9a0:	4603      	mov	r3, r0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3710      	adds	r7, #16
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}
	...

0800c9ac <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b09a      	sub	sp, #104	@ 0x68
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	6039      	str	r1, [r7, #0]
 800c9b6:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800c9b8:	2000      	movs	r0, #0
 800c9ba:	f001 fc11 	bl	800e1e0 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c9c6:	b2db      	uxtb	r3, r3
 800c9c8:	2b60      	cmp	r3, #96	@ 0x60
 800c9ca:	d10a      	bne.n	800c9e2 <process_control_request+0x36>
 800c9cc:	4ba8      	ldr	r3, [pc, #672]	@ (800cc70 <process_control_request+0x2c4>)
 800c9ce:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	f003 0301 	and.w	r3, r3, #1
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d000      	beq.n	800c9de <process_control_request+0x32>
 800c9dc:	be00      	bkpt	0x0000
 800c9de:	2300      	movs	r3, #0
 800c9e0:	e2cf      	b.n	800cf82 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	781b      	ldrb	r3, [r3, #0]
 800c9e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b40      	cmp	r3, #64	@ 0x40
 800c9ee:	d10a      	bne.n	800ca06 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800c9f0:	48a0      	ldr	r0, [pc, #640]	@ (800cc74 <process_control_request+0x2c8>)
 800c9f2:	f001 fbf5 	bl	800e1e0 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800c9f6:	79fb      	ldrb	r3, [r7, #7]
 800c9f8:	683a      	ldr	r2, [r7, #0]
 800c9fa:	2101      	movs	r1, #1
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7ff fc47 	bl	800c290 <tud_vendor_control_xfer_cb>
 800ca02:	4603      	mov	r3, r0
 800ca04:	e2bd      	b.n	800cf82 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b02      	cmp	r3, #2
 800ca12:	f000 81d5 	beq.w	800cdc0 <process_control_request+0x414>
 800ca16:	2b02      	cmp	r3, #2
 800ca18:	f300 82a6 	bgt.w	800cf68 <process_control_request+0x5bc>
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d003      	beq.n	800ca28 <process_control_request+0x7c>
 800ca20:	2b01      	cmp	r3, #1
 800ca22:	f000 8157 	beq.w	800ccd4 <process_control_request+0x328>
 800ca26:	e29f      	b.n	800cf68 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2b20      	cmp	r3, #32
 800ca34:	d14a      	bne.n	800cacc <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	889b      	ldrh	r3, [r3, #4]
 800ca3a:	b29b      	uxth	r3, r3
 800ca3c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800ca3e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800ca46:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ca4a:	2b0f      	cmp	r3, #15
 800ca4c:	d901      	bls.n	800ca52 <process_control_request+0xa6>
 800ca4e:	2300      	movs	r3, #0
 800ca50:	e297      	b.n	800cf82 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800ca52:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ca56:	4a88      	ldr	r2, [pc, #544]	@ (800cc78 <process_control_request+0x2cc>)
 800ca58:	4413      	add	r3, r2
 800ca5a:	791b      	ldrb	r3, [r3, #4]
 800ca5c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800ca60:	2300      	movs	r3, #0
 800ca62:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800ca64:	4b85      	ldr	r3, [pc, #532]	@ (800cc7c <process_control_request+0x2d0>)
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800ca6c:	429a      	cmp	r2, r3
 800ca6e:	d20a      	bcs.n	800ca86 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800ca70:	4b83      	ldr	r3, [pc, #524]	@ (800cc80 <process_control_request+0x2d4>)
 800ca72:	6819      	ldr	r1, [r3, #0]
 800ca74:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800ca78:	4613      	mov	r3, r2
 800ca7a:	00db      	lsls	r3, r3, #3
 800ca7c:	4413      	add	r3, r2
 800ca7e:	009b      	lsls	r3, r3, #2
 800ca80:	440b      	add	r3, r1
 800ca82:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca84:	e013      	b.n	800caae <process_control_request+0x102>
    drvid -= _app_driver_count;
 800ca86:	4b7d      	ldr	r3, [pc, #500]	@ (800cc7c <process_control_request+0x2d0>)
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800ca8e:	1ad3      	subs	r3, r2, r3
 800ca90:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800ca94:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800ca98:	2b03      	cmp	r3, #3
 800ca9a:	d808      	bhi.n	800caae <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800ca9c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800caa0:	4613      	mov	r3, r2
 800caa2:	00db      	lsls	r3, r3, #3
 800caa4:	4413      	add	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4a76      	ldr	r2, [pc, #472]	@ (800cc84 <process_control_request+0x2d8>)
 800caaa:	4413      	add	r3, r2
 800caac:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800caae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800cab0:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800cab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d101      	bne.n	800cabc <process_control_request+0x110>
 800cab8:	2300      	movs	r3, #0
 800caba:	e262      	b.n	800cf82 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800cabc:	79fb      	ldrb	r3, [r7, #7]
 800cabe:	683a      	ldr	r2, [r7, #0]
 800cac0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800cac2:	4618      	mov	r0, r3
 800cac4:	f7ff ff5a 	bl	800c97c <invoke_class_control>
 800cac8:	4603      	mov	r3, r0
 800caca:	e25a      	b.n	800cf82 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cad4:	b2db      	uxtb	r3, r3
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d00a      	beq.n	800caf0 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800cada:	4b65      	ldr	r3, [pc, #404]	@ (800cc70 <process_control_request+0x2c4>)
 800cadc:	643b      	str	r3, [r7, #64]	@ 0x40
 800cade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0301 	and.w	r3, r3, #1
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d000      	beq.n	800caec <process_control_request+0x140>
 800caea:	be00      	bkpt	0x0000
        return false;
 800caec:	2300      	movs	r3, #0
 800caee:	e248      	b.n	800cf82 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800caf0:	683b      	ldr	r3, [r7, #0]
 800caf2:	785b      	ldrb	r3, [r3, #1]
 800caf4:	2b09      	cmp	r3, #9
 800caf6:	f200 80e0 	bhi.w	800ccba <process_control_request+0x30e>
 800cafa:	a201      	add	r2, pc, #4	@ (adr r2, 800cb00 <process_control_request+0x154>)
 800cafc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb00:	0800cc89 	.word	0x0800cc89
 800cb04:	0800cc4d 	.word	0x0800cc4d
 800cb08:	0800ccbb 	.word	0x0800ccbb
 800cb0c:	0800cc27 	.word	0x0800cc27
 800cb10:	0800ccbb 	.word	0x0800ccbb
 800cb14:	0800cb29 	.word	0x0800cb29
 800cb18:	0800cc0d 	.word	0x0800cc0d
 800cb1c:	0800ccbb 	.word	0x0800ccbb
 800cb20:	0800cb4d 	.word	0x0800cb4d
 800cb24:	0800cb65 	.word	0x0800cb65
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800cb28:	6838      	ldr	r0, [r7, #0]
 800cb2a:	f001 fb69 	bl	800e200 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	885b      	ldrh	r3, [r3, #2]
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	b2da      	uxtb	r2, r3
 800cb36:	79fb      	ldrb	r3, [r7, #7]
 800cb38:	4611      	mov	r1, r2
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f002 f9ea 	bl	800ef14 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800cb40:	4a4d      	ldr	r2, [pc, #308]	@ (800cc78 <process_control_request+0x2cc>)
 800cb42:	7813      	ldrb	r3, [r2, #0]
 800cb44:	f043 0302 	orr.w	r3, r3, #2
 800cb48:	7013      	strb	r3, [r2, #0]
        break;
 800cb4a:	e0c2      	b.n	800ccd2 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800cb4c:	4b4a      	ldr	r3, [pc, #296]	@ (800cc78 <process_control_request+0x2cc>)
 800cb4e:	785b      	ldrb	r3, [r3, #1]
 800cb50:	b2db      	uxtb	r3, r3
 800cb52:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800cb54:	f107 0213 	add.w	r2, r7, #19
 800cb58:	79f8      	ldrb	r0, [r7, #7]
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	6839      	ldr	r1, [r7, #0]
 800cb5e:	f001 fac3 	bl	800e0e8 <tud_control_xfer>
        }
        break;
 800cb62:	e0b6      	b.n	800ccd2 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	885b      	ldrh	r3, [r3, #2]
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800cb6e:	4b42      	ldr	r3, [pc, #264]	@ (800cc78 <process_control_request+0x2cc>)
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d041      	beq.n	800cc00 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800cb7c:	4b3e      	ldr	r3, [pc, #248]	@ (800cc78 <process_control_request+0x2cc>)
 800cb7e:	785b      	ldrb	r3, [r3, #1]
 800cb80:	b2db      	uxtb	r3, r3
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d014      	beq.n	800cbb0 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800cb86:	79fb      	ldrb	r3, [r7, #7]
 800cb88:	2100      	movs	r1, #0
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	f002 fa40 	bl	800f010 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800cb90:	79fb      	ldrb	r3, [r7, #7]
 800cb92:	4618      	mov	r0, r3
 800cb94:	f002 faa4 	bl	800f0e0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800cb98:	4b37      	ldr	r3, [pc, #220]	@ (800cc78 <process_control_request+0x2cc>)
 800cb9a:	789b      	ldrb	r3, [r3, #2]
 800cb9c:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800cba0:	79fb      	ldrb	r3, [r7, #7]
 800cba2:	4618      	mov	r0, r3
 800cba4:	f7ff fcc2 	bl	800c52c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800cba8:	4a33      	ldr	r2, [pc, #204]	@ (800cc78 <process_control_request+0x2cc>)
 800cbaa:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800cbae:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800cbb0:	4a31      	ldr	r2, [pc, #196]	@ (800cc78 <process_control_request+0x2cc>)
 800cbb2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cbb6:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800cbb8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d102      	bne.n	800cbc6 <process_control_request+0x21a>
              tud_umount_cb();
 800cbc0:	f7ff fb4d 	bl	800c25e <tud_umount_cb>
 800cbc4:	e01c      	b.n	800cc00 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800cbc6:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800cbca:	79fb      	ldrb	r3, [r7, #7]
 800cbcc:	4611      	mov	r1, r2
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f000 f9e0 	bl	800cf94 <process_set_config>
 800cbd4:	4603      	mov	r3, r0
 800cbd6:	f083 0301 	eor.w	r3, r3, #1
 800cbda:	b2db      	uxtb	r3, r3
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d00d      	beq.n	800cbfc <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800cbe0:	4b25      	ldr	r3, [pc, #148]	@ (800cc78 <process_control_request+0x2cc>)
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800cbe6:	4b22      	ldr	r3, [pc, #136]	@ (800cc70 <process_control_request+0x2c4>)
 800cbe8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f003 0301 	and.w	r3, r3, #1
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d000      	beq.n	800cbf8 <process_control_request+0x24c>
 800cbf6:	be00      	bkpt	0x0000
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	e1c2      	b.n	800cf82 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800cbfc:	f7ff fb28 	bl	800c250 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800cc00:	79fb      	ldrb	r3, [r7, #7]
 800cc02:	6839      	ldr	r1, [r7, #0]
 800cc04:	4618      	mov	r0, r3
 800cc06:	f001 f9eb 	bl	800dfe0 <tud_control_status>
        }
        break;
 800cc0a:	e062      	b.n	800ccd2 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800cc0c:	79fb      	ldrb	r3, [r7, #7]
 800cc0e:	6839      	ldr	r1, [r7, #0]
 800cc10:	4618      	mov	r0, r3
 800cc12:	f000 fafb 	bl	800d20c <process_get_descriptor>
 800cc16:	4603      	mov	r3, r0
 800cc18:	f083 0301 	eor.w	r3, r3, #1
 800cc1c:	b2db      	uxtb	r3, r3
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d056      	beq.n	800ccd0 <process_control_request+0x324>
 800cc22:	2300      	movs	r3, #0
 800cc24:	e1ad      	b.n	800cf82 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	885b      	ldrh	r3, [r3, #2]
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d10b      	bne.n	800cc48 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800cc30:	4a11      	ldr	r2, [pc, #68]	@ (800cc78 <process_control_request+0x2cc>)
 800cc32:	7813      	ldrb	r3, [r2, #0]
 800cc34:	f043 0308 	orr.w	r3, r3, #8
 800cc38:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800cc3a:	79fb      	ldrb	r3, [r7, #7]
 800cc3c:	6839      	ldr	r1, [r7, #0]
 800cc3e:	4618      	mov	r0, r3
 800cc40:	f001 f9ce 	bl	800dfe0 <tud_control_status>
              break;
 800cc44:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800cc46:	e044      	b.n	800ccd2 <process_control_request+0x326>
            default: return false;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	e19a      	b.n	800cf82 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	885b      	ldrh	r3, [r3, #2]
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	2b01      	cmp	r3, #1
 800cc54:	d001      	beq.n	800cc5a <process_control_request+0x2ae>
 800cc56:	2300      	movs	r3, #0
 800cc58:	e193      	b.n	800cf82 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800cc5a:	4a07      	ldr	r2, [pc, #28]	@ (800cc78 <process_control_request+0x2cc>)
 800cc5c:	7813      	ldrb	r3, [r2, #0]
 800cc5e:	f023 0308 	bic.w	r3, r3, #8
 800cc62:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800cc64:	79fb      	ldrb	r3, [r7, #7]
 800cc66:	6839      	ldr	r1, [r7, #0]
 800cc68:	4618      	mov	r0, r3
 800cc6a:	f001 f9b9 	bl	800dfe0 <tud_control_status>
          break;
 800cc6e:	e030      	b.n	800ccd2 <process_control_request+0x326>
 800cc70:	e000edf0 	.word	0xe000edf0
 800cc74:	0800c291 	.word	0x0800c291
 800cc78:	20015564 	.word	0x20015564
 800cc7c:	20015598 	.word	0x20015598
 800cc80:	20015594 	.word	0x20015594
 800cc84:	080142a4 	.word	0x080142a4

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800cc88:	4b9b      	ldr	r3, [pc, #620]	@ (800cef8 <process_control_request+0x54c>)
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	095b      	lsrs	r3, r3, #5
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	f003 0301 	and.w	r3, r3, #1
 800cc94:	b29a      	uxth	r2, r3
 800cc96:	4b98      	ldr	r3, [pc, #608]	@ (800cef8 <process_control_request+0x54c>)
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	089b      	lsrs	r3, r3, #2
 800cc9c:	b2db      	uxtb	r3, r3
 800cc9e:	f003 0302 	and.w	r3, r3, #2
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	4313      	orrs	r3, r2
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800ccaa:	f107 0210 	add.w	r2, r7, #16
 800ccae:	79f8      	ldrb	r0, [r7, #7]
 800ccb0:	2302      	movs	r3, #2
 800ccb2:	6839      	ldr	r1, [r7, #0]
 800ccb4:	f001 fa18 	bl	800e0e8 <tud_control_xfer>
          break;
 800ccb8:	e00b      	b.n	800ccd2 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800ccba:	4b90      	ldr	r3, [pc, #576]	@ (800cefc <process_control_request+0x550>)
 800ccbc:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f003 0301 	and.w	r3, r3, #1
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d000      	beq.n	800cccc <process_control_request+0x320>
 800ccca:	be00      	bkpt	0x0000
 800cccc:	2300      	movs	r3, #0
 800ccce:	e158      	b.n	800cf82 <process_control_request+0x5d6>
        break;
 800ccd0:	bf00      	nop
      }
    break;
 800ccd2:	e155      	b.n	800cf80 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	889b      	ldrh	r3, [r3, #4]
 800ccd8:	b29b      	uxth	r3, r3
 800ccda:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ccdc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ccde:	b2db      	uxtb	r3, r3
 800cce0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800cce4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cce8:	2b0f      	cmp	r3, #15
 800ccea:	d901      	bls.n	800ccf0 <process_control_request+0x344>
 800ccec:	2300      	movs	r3, #0
 800ccee:	e148      	b.n	800cf82 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800ccf0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ccf4:	4a80      	ldr	r2, [pc, #512]	@ (800cef8 <process_control_request+0x54c>)
 800ccf6:	4413      	add	r3, r2
 800ccf8:	791b      	ldrb	r3, [r3, #4]
 800ccfa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800cd02:	4b7f      	ldr	r3, [pc, #508]	@ (800cf00 <process_control_request+0x554>)
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cd0a:	429a      	cmp	r2, r3
 800cd0c:	d20a      	bcs.n	800cd24 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800cd0e:	4b7d      	ldr	r3, [pc, #500]	@ (800cf04 <process_control_request+0x558>)
 800cd10:	6819      	ldr	r1, [r3, #0]
 800cd12:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cd16:	4613      	mov	r3, r2
 800cd18:	00db      	lsls	r3, r3, #3
 800cd1a:	4413      	add	r3, r2
 800cd1c:	009b      	lsls	r3, r3, #2
 800cd1e:	440b      	add	r3, r1
 800cd20:	623b      	str	r3, [r7, #32]
 800cd22:	e013      	b.n	800cd4c <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800cd24:	4b76      	ldr	r3, [pc, #472]	@ (800cf00 <process_control_request+0x554>)
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cd2c:	1ad3      	subs	r3, r2, r3
 800cd2e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800cd32:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800cd36:	2b03      	cmp	r3, #3
 800cd38:	d808      	bhi.n	800cd4c <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800cd3a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800cd3e:	4613      	mov	r3, r2
 800cd40:	00db      	lsls	r3, r3, #3
 800cd42:	4413      	add	r3, r2
 800cd44:	009b      	lsls	r3, r3, #2
 800cd46:	4a70      	ldr	r2, [pc, #448]	@ (800cf08 <process_control_request+0x55c>)
 800cd48:	4413      	add	r3, r2
 800cd4a:	623b      	str	r3, [r7, #32]
  return driver;
 800cd4c:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800cd4e:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800cd50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d101      	bne.n	800cd5a <process_control_request+0x3ae>
 800cd56:	2300      	movs	r3, #0
 800cd58:	e113      	b.n	800cf82 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800cd5a:	79fb      	ldrb	r3, [r7, #7]
 800cd5c:	683a      	ldr	r2, [r7, #0]
 800cd5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7ff fe0b 	bl	800c97c <invoke_class_control>
 800cd66:	4603      	mov	r3, r0
 800cd68:	f083 0301 	eor.w	r3, r3, #1
 800cd6c:	b2db      	uxtb	r3, r3
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	f000 8105 	beq.w	800cf7e <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cd7c:	b2db      	uxtb	r3, r3
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d001      	beq.n	800cd86 <process_control_request+0x3da>
 800cd82:	2300      	movs	r3, #0
 800cd84:	e0fd      	b.n	800cf82 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800cd86:	2000      	movs	r0, #0
 800cd88:	f001 fa2a 	bl	800e1e0 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	785b      	ldrb	r3, [r3, #1]
 800cd90:	2b0a      	cmp	r3, #10
 800cd92:	d002      	beq.n	800cd9a <process_control_request+0x3ee>
 800cd94:	2b0b      	cmp	r3, #11
 800cd96:	d00a      	beq.n	800cdae <process_control_request+0x402>
 800cd98:	e00f      	b.n	800cdba <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800cd9e:	f107 020f 	add.w	r2, r7, #15
 800cda2:	79f8      	ldrb	r0, [r7, #7]
 800cda4:	2301      	movs	r3, #1
 800cda6:	6839      	ldr	r1, [r7, #0]
 800cda8:	f001 f99e 	bl	800e0e8 <tud_control_xfer>
            break;
 800cdac:	e007      	b.n	800cdbe <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800cdae:	79fb      	ldrb	r3, [r7, #7]
 800cdb0:	6839      	ldr	r1, [r7, #0]
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	f001 f914 	bl	800dfe0 <tud_control_status>
            break;
 800cdb8:	e001      	b.n	800cdbe <process_control_request+0x412>

          default: return false;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	e0e1      	b.n	800cf82 <process_control_request+0x5d6>
        }
      }
      break;
 800cdbe:	e0de      	b.n	800cf7e <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	889b      	ldrh	r3, [r3, #4]
 800cdc4:	b29b      	uxth	r3, r3
 800cdc6:	83bb      	strh	r3, [r7, #28]
 800cdc8:	8bbb      	ldrh	r3, [r7, #28]
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cdd0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cdd4:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800cdd6:	7fbb      	ldrb	r3, [r7, #30]
 800cdd8:	f003 030f 	and.w	r3, r3, #15
 800cddc:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800cdde:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800cde2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cde6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cde8:	7ffb      	ldrb	r3, [r7, #31]
 800cdea:	09db      	lsrs	r3, r3, #7
 800cdec:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800cdee:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800cdf2:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800cdf6:	2b05      	cmp	r3, #5
 800cdf8:	d90a      	bls.n	800ce10 <process_control_request+0x464>
 800cdfa:	4b40      	ldr	r3, [pc, #256]	@ (800cefc <process_control_request+0x550>)
 800cdfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f003 0301 	and.w	r3, r3, #1
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d000      	beq.n	800ce0c <process_control_request+0x460>
 800ce0a:	be00      	bkpt	0x0000
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	e0b8      	b.n	800cf82 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800ce10:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800ce14:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800ce18:	4937      	ldr	r1, [pc, #220]	@ (800cef8 <process_control_request+0x54c>)
 800ce1a:	0052      	lsls	r2, r2, #1
 800ce1c:	440a      	add	r2, r1
 800ce1e:	4413      	add	r3, r2
 800ce20:	3314      	adds	r3, #20
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800ce26:	2300      	movs	r3, #0
 800ce28:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800ce2a:	4b35      	ldr	r3, [pc, #212]	@ (800cf00 <process_control_request+0x554>)
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	7efa      	ldrb	r2, [r7, #27]
 800ce30:	429a      	cmp	r2, r3
 800ce32:	d209      	bcs.n	800ce48 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800ce34:	4b33      	ldr	r3, [pc, #204]	@ (800cf04 <process_control_request+0x558>)
 800ce36:	6819      	ldr	r1, [r3, #0]
 800ce38:	7efa      	ldrb	r2, [r7, #27]
 800ce3a:	4613      	mov	r3, r2
 800ce3c:	00db      	lsls	r3, r3, #3
 800ce3e:	4413      	add	r3, r2
 800ce40:	009b      	lsls	r3, r3, #2
 800ce42:	440b      	add	r3, r1
 800ce44:	617b      	str	r3, [r7, #20]
 800ce46:	e00f      	b.n	800ce68 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800ce48:	4b2d      	ldr	r3, [pc, #180]	@ (800cf00 <process_control_request+0x554>)
 800ce4a:	781b      	ldrb	r3, [r3, #0]
 800ce4c:	7efa      	ldrb	r2, [r7, #27]
 800ce4e:	1ad3      	subs	r3, r2, r3
 800ce50:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800ce52:	7efb      	ldrb	r3, [r7, #27]
 800ce54:	2b03      	cmp	r3, #3
 800ce56:	d807      	bhi.n	800ce68 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800ce58:	7efa      	ldrb	r2, [r7, #27]
 800ce5a:	4613      	mov	r3, r2
 800ce5c:	00db      	lsls	r3, r3, #3
 800ce5e:	4413      	add	r3, r2
 800ce60:	009b      	lsls	r3, r3, #2
 800ce62:	4a29      	ldr	r2, [pc, #164]	@ (800cf08 <process_control_request+0x55c>)
 800ce64:	4413      	add	r3, r2
 800ce66:	617b      	str	r3, [r7, #20]
  return driver;
 800ce68:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800ce6a:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00c      	beq.n	800ce94 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800ce7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d101      	bne.n	800ce84 <process_control_request+0x4d8>
 800ce80:	2300      	movs	r3, #0
 800ce82:	e07e      	b.n	800cf82 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800ce84:	79fb      	ldrb	r3, [r7, #7]
 800ce86:	683a      	ldr	r2, [r7, #0]
 800ce88:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7ff fd76 	bl	800c97c <invoke_class_control>
 800ce90:	4603      	mov	r3, r0
 800ce92:	e076      	b.n	800cf82 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800ce94:	683b      	ldr	r3, [r7, #0]
 800ce96:	785b      	ldrb	r3, [r3, #1]
 800ce98:	2b03      	cmp	r3, #3
 800ce9a:	d01c      	beq.n	800ced6 <process_control_request+0x52a>
 800ce9c:	2b03      	cmp	r3, #3
 800ce9e:	dc56      	bgt.n	800cf4e <process_control_request+0x5a2>
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d002      	beq.n	800ceaa <process_control_request+0x4fe>
 800cea4:	2b01      	cmp	r3, #1
 800cea6:	d016      	beq.n	800ced6 <process_control_request+0x52a>
 800cea8:	e051      	b.n	800cf4e <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800ceaa:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800ceae:	79fb      	ldrb	r3, [r7, #7]
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f001 f83c 	bl	800df30 <usbd_edpt_stalled>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d001      	beq.n	800cec2 <process_control_request+0x516>
 800cebe:	2301      	movs	r3, #1
 800cec0:	e000      	b.n	800cec4 <process_control_request+0x518>
 800cec2:	2300      	movs	r3, #0
 800cec4:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800cec6:	f107 020c 	add.w	r2, r7, #12
 800ceca:	79f8      	ldrb	r0, [r7, #7]
 800cecc:	2302      	movs	r3, #2
 800cece:	6839      	ldr	r1, [r7, #0]
 800ced0:	f001 f90a 	bl	800e0e8 <tud_control_xfer>
          }
          break;
 800ced4:	e047      	b.n	800cf66 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	885b      	ldrh	r3, [r3, #2]
 800ceda:	b29b      	uxth	r3, r3
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d11c      	bne.n	800cf1a <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	785b      	ldrb	r3, [r3, #1]
 800cee4:	2b01      	cmp	r3, #1
 800cee6:	d111      	bne.n	800cf0c <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800cee8:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800ceec:	79fb      	ldrb	r3, [r7, #7]
 800ceee:	4611      	mov	r1, r2
 800cef0:	4618      	mov	r0, r3
 800cef2:	f000 ffdf 	bl	800deb4 <usbd_edpt_clear_stall>
 800cef6:	e010      	b.n	800cf1a <process_control_request+0x56e>
 800cef8:	20015564 	.word	0x20015564
 800cefc:	e000edf0 	.word	0xe000edf0
 800cf00:	20015598 	.word	0x20015598
 800cf04:	20015594 	.word	0x20015594
 800cf08:	080142a4 	.word	0x080142a4
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800cf0c:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800cf10:	79fb      	ldrb	r3, [r7, #7]
 800cf12:	4611      	mov	r1, r2
 800cf14:	4618      	mov	r0, r3
 800cf16:	f000 ff8f 	bl	800de38 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800cf1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d021      	beq.n	800cf64 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800cf20:	79fb      	ldrb	r3, [r7, #7]
 800cf22:	683a      	ldr	r2, [r7, #0]
 800cf24:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7ff fd28 	bl	800c97c <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800cf2c:	2000      	movs	r0, #0
 800cf2e:	f001 f957 	bl	800e1e0 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800cf32:	4b16      	ldr	r3, [pc, #88]	@ (800cf8c <process_control_request+0x5e0>)
 800cf34:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800cf38:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d110      	bne.n	800cf64 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800cf42:	79fb      	ldrb	r3, [r7, #7]
 800cf44:	6839      	ldr	r1, [r7, #0]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f001 f84a 	bl	800dfe0 <tud_control_status>
              }
            }
          }
          break;
 800cf4c:	e00a      	b.n	800cf64 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800cf4e:	4b10      	ldr	r3, [pc, #64]	@ (800cf90 <process_control_request+0x5e4>)
 800cf50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cf52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f003 0301 	and.w	r3, r3, #1
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d000      	beq.n	800cf60 <process_control_request+0x5b4>
 800cf5e:	be00      	bkpt	0x0000
            return false;
 800cf60:	2300      	movs	r3, #0
 800cf62:	e00e      	b.n	800cf82 <process_control_request+0x5d6>
          break;
 800cf64:	bf00      	nop
        }
      }
      break;
 800cf66:	e00b      	b.n	800cf80 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800cf68:	4b09      	ldr	r3, [pc, #36]	@ (800cf90 <process_control_request+0x5e4>)
 800cf6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f003 0301 	and.w	r3, r3, #1
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d000      	beq.n	800cf7a <process_control_request+0x5ce>
 800cf78:	be00      	bkpt	0x0000
      return false;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	e001      	b.n	800cf82 <process_control_request+0x5d6>
      break;
 800cf7e:	bf00      	nop
  }

  return true;
 800cf80:	2301      	movs	r3, #1
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3768      	adds	r7, #104	@ 0x68
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}
 800cf8a:	bf00      	nop
 800cf8c:	20015564 	.word	0x20015564
 800cf90:	e000edf0 	.word	0xe000edf0

0800cf94 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b096      	sub	sp, #88	@ 0x58
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	460a      	mov	r2, r1
 800cf9e:	71fb      	strb	r3, [r7, #7]
 800cfa0:	4613      	mov	r3, r2
 800cfa2:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800cfa4:	79bb      	ldrb	r3, [r7, #6]
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	b2db      	uxtb	r3, r3
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7f5 f934 	bl	8002218 <tud_descriptor_configuration_cb>
 800cfb0:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800cfb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d003      	beq.n	800cfc0 <process_set_config+0x2c>
 800cfb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfba:	785b      	ldrb	r3, [r3, #1]
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d00a      	beq.n	800cfd6 <process_set_config+0x42>
 800cfc0:	4b8b      	ldr	r3, [pc, #556]	@ (800d1f0 <process_set_config+0x25c>)
 800cfc2:	623b      	str	r3, [r7, #32]
 800cfc4:	6a3b      	ldr	r3, [r7, #32]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f003 0301 	and.w	r3, r3, #1
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d000      	beq.n	800cfd2 <process_set_config+0x3e>
 800cfd0:	be00      	bkpt	0x0000
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	e107      	b.n	800d1e6 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800cfd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfd8:	79db      	ldrb	r3, [r3, #7]
 800cfda:	115b      	asrs	r3, r3, #5
 800cfdc:	f003 0301 	and.w	r3, r3, #1
 800cfe0:	b2d9      	uxtb	r1, r3
 800cfe2:	4a84      	ldr	r2, [pc, #528]	@ (800d1f4 <process_set_config+0x260>)
 800cfe4:	7813      	ldrb	r3, [r2, #0]
 800cfe6:	f361 1304 	bfi	r3, r1, #4, #1
 800cfea:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800cfec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfee:	79db      	ldrb	r3, [r3, #7]
 800cff0:	119b      	asrs	r3, r3, #6
 800cff2:	f003 0301 	and.w	r3, r3, #1
 800cff6:	b2d9      	uxtb	r1, r3
 800cff8:	4a7e      	ldr	r2, [pc, #504]	@ (800d1f4 <process_set_config+0x260>)
 800cffa:	7813      	ldrb	r3, [r2, #0]
 800cffc:	f361 1345 	bfi	r3, r1, #5, #1
 800d000:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800d002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d004:	3309      	adds	r3, #9
 800d006:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800d008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d00a:	885b      	ldrh	r3, [r3, #2]
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	461a      	mov	r2, r3
 800d010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d012:	4413      	add	r3, r2
 800d014:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800d016:	e0e0      	b.n	800d1da <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800d018:	2301      	movs	r3, #1
 800d01a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800d01e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d020:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d022:	69fb      	ldr	r3, [r7, #28]
 800d024:	3301      	adds	r3, #1
 800d026:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800d028:	2b0b      	cmp	r3, #11
 800d02a:	d10f      	bne.n	800d04c <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800d02c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d02e:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800d030:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d032:	78db      	ldrb	r3, [r3, #3]
 800d034:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800d038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d03a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800d03c:	69bb      	ldr	r3, [r7, #24]
 800d03e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	781b      	ldrb	r3, [r3, #0]
 800d044:	461a      	mov	r2, r3
 800d046:	697b      	ldr	r3, [r7, #20]
 800d048:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800d04a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d04c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d04e:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	3301      	adds	r3, #1
 800d054:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800d056:	2b04      	cmp	r3, #4
 800d058:	d00a      	beq.n	800d070 <process_set_config+0xdc>
 800d05a:	4b65      	ldr	r3, [pc, #404]	@ (800d1f0 <process_set_config+0x25c>)
 800d05c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f003 0301 	and.w	r3, r3, #1
 800d066:	2b00      	cmp	r3, #0
 800d068:	d000      	beq.n	800d06c <process_set_config+0xd8>
 800d06a:	be00      	bkpt	0x0000
 800d06c:	2300      	movs	r3, #0
 800d06e:	e0ba      	b.n	800d1e6 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800d070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d072:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800d074:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d078:	1ad3      	subs	r3, r2, r3
 800d07a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800d07c:	2300      	movs	r3, #0
 800d07e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800d082:	e08e      	b.n	800d1a2 <process_set_config+0x20e>
 800d084:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d088:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800d08a:	2300      	movs	r3, #0
 800d08c:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800d08e:	4b5a      	ldr	r3, [pc, #360]	@ (800d1f8 <process_set_config+0x264>)
 800d090:	781b      	ldrb	r3, [r3, #0]
 800d092:	7bfa      	ldrb	r2, [r7, #15]
 800d094:	429a      	cmp	r2, r3
 800d096:	d209      	bcs.n	800d0ac <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800d098:	4b58      	ldr	r3, [pc, #352]	@ (800d1fc <process_set_config+0x268>)
 800d09a:	6819      	ldr	r1, [r3, #0]
 800d09c:	7bfa      	ldrb	r2, [r7, #15]
 800d09e:	4613      	mov	r3, r2
 800d0a0:	00db      	lsls	r3, r3, #3
 800d0a2:	4413      	add	r3, r2
 800d0a4:	009b      	lsls	r3, r3, #2
 800d0a6:	440b      	add	r3, r1
 800d0a8:	60bb      	str	r3, [r7, #8]
 800d0aa:	e00f      	b.n	800d0cc <process_set_config+0x138>
    drvid -= _app_driver_count;
 800d0ac:	4b52      	ldr	r3, [pc, #328]	@ (800d1f8 <process_set_config+0x264>)
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	7bfa      	ldrb	r2, [r7, #15]
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d0b6:	7bfb      	ldrb	r3, [r7, #15]
 800d0b8:	2b03      	cmp	r3, #3
 800d0ba:	d807      	bhi.n	800d0cc <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800d0bc:	7bfa      	ldrb	r2, [r7, #15]
 800d0be:	4613      	mov	r3, r2
 800d0c0:	00db      	lsls	r3, r3, #3
 800d0c2:	4413      	add	r3, r2
 800d0c4:	009b      	lsls	r3, r3, #2
 800d0c6:	4a4e      	ldr	r2, [pc, #312]	@ (800d200 <process_set_config+0x26c>)
 800d0c8:	4413      	add	r3, r2
 800d0ca:	60bb      	str	r3, [r7, #8]
  return driver;
 800d0cc:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800d0ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800d0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d10a      	bne.n	800d0ec <process_set_config+0x158>
 800d0d6:	4b46      	ldr	r3, [pc, #280]	@ (800d1f0 <process_set_config+0x25c>)
 800d0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f003 0301 	and.w	r3, r3, #1
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d000      	beq.n	800d0e8 <process_set_config+0x154>
 800d0e6:	be00      	bkpt	0x0000
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	e07c      	b.n	800d1e6 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800d0ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ee:	691b      	ldr	r3, [r3, #16]
 800d0f0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800d0f2:	79f8      	ldrb	r0, [r7, #7]
 800d0f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d0f6:	4798      	blx	r3
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800d0fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d0fe:	2b08      	cmp	r3, #8
 800d100:	d94a      	bls.n	800d198 <process_set_config+0x204>
 800d102:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d104:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d106:	429a      	cmp	r2, r3
 800d108:	d846      	bhi.n	800d198 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800d10a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d107      	bne.n	800d122 <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800d112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d114:	691b      	ldr	r3, [r3, #16]
 800d116:	4a3b      	ldr	r2, [pc, #236]	@ (800d204 <process_set_config+0x270>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d102      	bne.n	800d122 <process_set_config+0x18e>
            assoc_itf_count = 2;
 800d11c:	2302      	movs	r3, #2
 800d11e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800d122:	2300      	movs	r3, #0
 800d124:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800d128:	e024      	b.n	800d174 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800d12a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d12c:	789a      	ldrb	r2, [r3, #2]
 800d12e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800d132:	4413      	add	r3, r2
 800d134:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800d138:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d13c:	4a2d      	ldr	r2, [pc, #180]	@ (800d1f4 <process_set_config+0x260>)
 800d13e:	4413      	add	r3, r2
 800d140:	791b      	ldrb	r3, [r3, #4]
 800d142:	2bff      	cmp	r3, #255	@ 0xff
 800d144:	d00a      	beq.n	800d15c <process_set_config+0x1c8>
 800d146:	4b2a      	ldr	r3, [pc, #168]	@ (800d1f0 <process_set_config+0x25c>)
 800d148:	633b      	str	r3, [r7, #48]	@ 0x30
 800d14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f003 0301 	and.w	r3, r3, #1
 800d152:	2b00      	cmp	r3, #0
 800d154:	d000      	beq.n	800d158 <process_set_config+0x1c4>
 800d156:	be00      	bkpt	0x0000
 800d158:	2300      	movs	r3, #0
 800d15a:	e044      	b.n	800d1e6 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800d15c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d160:	4a24      	ldr	r2, [pc, #144]	@ (800d1f4 <process_set_config+0x260>)
 800d162:	4413      	add	r3, r2
 800d164:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d168:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800d16a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800d16e:	3301      	adds	r3, #1
 800d170:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800d174:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800d178:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d3d4      	bcc.n	800d12a <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800d180:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d184:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d186:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d188:	481f      	ldr	r0, [pc, #124]	@ (800d208 <process_set_config+0x274>)
 800d18a:	f003 fb95 	bl	80108b8 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800d18e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d190:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d192:	4413      	add	r3, r2
 800d194:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800d196:	e00d      	b.n	800d1b4 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800d198:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d19c:	3301      	adds	r3, #1
 800d19e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800d1a2:	4b15      	ldr	r3, [pc, #84]	@ (800d1f8 <process_set_config+0x264>)
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	3304      	adds	r3, #4
 800d1a8:	b2db      	uxtb	r3, r3
 800d1aa:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	f4ff af68 	bcc.w	800d084 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800d1b4:	4b10      	ldr	r3, [pc, #64]	@ (800d1f8 <process_set_config+0x264>)
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	3304      	adds	r3, #4
 800d1ba:	b2db      	uxtb	r3, r3
 800d1bc:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	d30a      	bcc.n	800d1da <process_set_config+0x246>
 800d1c4:	4b0a      	ldr	r3, [pc, #40]	@ (800d1f0 <process_set_config+0x25c>)
 800d1c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f003 0301 	and.w	r3, r3, #1
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d000      	beq.n	800d1d6 <process_set_config+0x242>
 800d1d4:	be00      	bkpt	0x0000
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	e005      	b.n	800d1e6 <process_set_config+0x252>
  while( p_desc < desc_end )
 800d1da:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d1dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1de:	429a      	cmp	r2, r3
 800d1e0:	f4ff af1a 	bcc.w	800d018 <process_set_config+0x84>
  }

  return true;
 800d1e4:	2301      	movs	r3, #1
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3758      	adds	r7, #88	@ 0x58
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	bd80      	pop	{r7, pc}
 800d1ee:	bf00      	nop
 800d1f0:	e000edf0 	.word	0xe000edf0
 800d1f4:	20015564 	.word	0x20015564
 800d1f8:	20015598 	.word	0x20015598
 800d1fc:	20015594 	.word	0x20015594
 800d200:	080142a4 	.word	0x080142a4
 800d204:	08008631 	.word	0x08008631
 800d208:	20015578 	.word	0x20015578

0800d20c <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b094      	sub	sp, #80	@ 0x50
 800d210:	af00      	add	r7, sp, #0
 800d212:	4603      	mov	r3, r0
 800d214:	6039      	str	r1, [r7, #0]
 800d216:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	885b      	ldrh	r3, [r3, #2]
 800d21c:	b29b      	uxth	r3, r3
 800d21e:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800d220:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d222:	0a1b      	lsrs	r3, r3, #8
 800d224:	b29b      	uxth	r3, r3
 800d226:	b2db      	uxtb	r3, r3
 800d228:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	885b      	ldrh	r3, [r3, #2]
 800d230:	b29b      	uxth	r3, r3
 800d232:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800d234:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d236:	b2db      	uxtb	r3, r3
 800d238:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800d23c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d240:	3b01      	subs	r3, #1
 800d242:	2b0e      	cmp	r3, #14
 800d244:	f200 80b4 	bhi.w	800d3b0 <process_get_descriptor+0x1a4>
 800d248:	a201      	add	r2, pc, #4	@ (adr r2, 800d250 <process_get_descriptor+0x44>)
 800d24a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d24e:	bf00      	nop
 800d250:	0800d28d 	.word	0x0800d28d
 800d254:	0800d2f1 	.word	0x0800d2f1
 800d258:	0800d357 	.word	0x0800d357
 800d25c:	0800d3b1 	.word	0x0800d3b1
 800d260:	0800d3b1 	.word	0x0800d3b1
 800d264:	0800d38b 	.word	0x0800d38b
 800d268:	0800d2f1 	.word	0x0800d2f1
 800d26c:	0800d3b1 	.word	0x0800d3b1
 800d270:	0800d3b1 	.word	0x0800d3b1
 800d274:	0800d3b1 	.word	0x0800d3b1
 800d278:	0800d3b1 	.word	0x0800d3b1
 800d27c:	0800d3b1 	.word	0x0800d3b1
 800d280:	0800d3b1 	.word	0x0800d3b1
 800d284:	0800d3b1 	.word	0x0800d3b1
 800d288:	0800d2bf 	.word	0x0800d2bf
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800d28c:	f7f4 ff94 	bl	80021b8 <tud_descriptor_device_cb>
 800d290:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800d292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d294:	2b00      	cmp	r3, #0
 800d296:	d10a      	bne.n	800d2ae <process_get_descriptor+0xa2>
 800d298:	4b48      	ldr	r3, [pc, #288]	@ (800d3bc <process_get_descriptor+0x1b0>)
 800d29a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	f003 0301 	and.w	r3, r3, #1
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d000      	beq.n	800d2aa <process_get_descriptor+0x9e>
 800d2a8:	be00      	bkpt	0x0000
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	e081      	b.n	800d3b2 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800d2ae:	79f8      	ldrb	r0, [r7, #7]
 800d2b0:	2312      	movs	r3, #18
 800d2b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d2b4:	6839      	ldr	r1, [r7, #0]
 800d2b6:	f000 ff17 	bl	800e0e8 <tud_control_xfer>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	e079      	b.n	800d3b2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800d2be:	f7fe ffab 	bl	800c218 <tud_descriptor_bos_cb>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800d2c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d101      	bne.n	800d2d0 <process_get_descriptor+0xc4>
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	e070      	b.n	800d3b2 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800d2d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2d2:	3302      	adds	r3, #2
 800d2d4:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800d2d6:	6a3b      	ldr	r3, [r7, #32]
 800d2d8:	881b      	ldrh	r3, [r3, #0]
 800d2da:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800d2de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d2e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800d2e4:	79f8      	ldrb	r0, [r7, #7]
 800d2e6:	6839      	ldr	r1, [r7, #0]
 800d2e8:	f000 fefe 	bl	800e0e8 <tud_control_xfer>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	e060      	b.n	800d3b2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800d2f0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d2f4:	2b02      	cmp	r3, #2
 800d2f6:	d114      	bne.n	800d322 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800d2f8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7f4 ff8b 	bl	8002218 <tud_descriptor_configuration_cb>
 800d302:	4603      	mov	r3, r0
 800d304:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800d306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d116      	bne.n	800d33a <process_get_descriptor+0x12e>
 800d30c:	4b2b      	ldr	r3, [pc, #172]	@ (800d3bc <process_get_descriptor+0x1b0>)
 800d30e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	f003 0301 	and.w	r3, r3, #1
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d000      	beq.n	800d31e <process_get_descriptor+0x112>
 800d31c:	be00      	bkpt	0x0000
 800d31e:	2300      	movs	r3, #0
 800d320:	e047      	b.n	800d3b2 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800d322:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d326:	4618      	mov	r0, r3
 800d328:	f7fe ff86 	bl	800c238 <tud_descriptor_other_speed_configuration_cb>
 800d32c:	4603      	mov	r3, r0
 800d32e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800d330:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d332:	2b00      	cmp	r3, #0
 800d334:	d101      	bne.n	800d33a <process_get_descriptor+0x12e>
 800d336:	2300      	movs	r3, #0
 800d338:	e03b      	b.n	800d3b2 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800d33a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d33c:	3302      	adds	r3, #2
 800d33e:	61fb      	str	r3, [r7, #28]
 800d340:	69fb      	ldr	r3, [r7, #28]
 800d342:	881b      	ldrh	r3, [r3, #0]
 800d344:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800d346:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d348:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d34a:	79f8      	ldrb	r0, [r7, #7]
 800d34c:	6839      	ldr	r1, [r7, #0]
 800d34e:	f000 fecb 	bl	800e0e8 <tud_control_xfer>
 800d352:	4603      	mov	r3, r0
 800d354:	e02d      	b.n	800d3b2 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	889b      	ldrh	r3, [r3, #4]
 800d35a:	b29a      	uxth	r2, r3
 800d35c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d360:	4611      	mov	r1, r2
 800d362:	4618      	mov	r0, r3
 800d364:	f7f4 ff7e 	bl	8002264 <tud_descriptor_string_cb>
 800d368:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800d36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d101      	bne.n	800d374 <process_get_descriptor+0x168>
 800d370:	2300      	movs	r3, #0
 800d372:	e01e      	b.n	800d3b2 <process_get_descriptor+0x1a6>
 800d374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d376:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800d378:	69bb      	ldr	r3, [r7, #24]
 800d37a:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800d37c:	79f8      	ldrb	r0, [r7, #7]
 800d37e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d380:	6839      	ldr	r1, [r7, #0]
 800d382:	f000 feb1 	bl	800e0e8 <tud_control_xfer>
 800d386:	4603      	mov	r3, r0
 800d388:	e013      	b.n	800d3b2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800d38a:	f7fe ff4d 	bl	800c228 <tud_descriptor_device_qualifier_cb>
 800d38e:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800d390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d392:	2b00      	cmp	r3, #0
 800d394:	d101      	bne.n	800d39a <process_get_descriptor+0x18e>
 800d396:	2300      	movs	r3, #0
 800d398:	e00b      	b.n	800d3b2 <process_get_descriptor+0x1a6>
 800d39a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d39c:	617b      	str	r3, [r7, #20]
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800d3a2:	79f8      	ldrb	r0, [r7, #7]
 800d3a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d3a6:	6839      	ldr	r1, [r7, #0]
 800d3a8:	f000 fe9e 	bl	800e0e8 <tud_control_xfer>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	e000      	b.n	800d3b2 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800d3b0:	2300      	movs	r3, #0
  }
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	3750      	adds	r7, #80	@ 0x50
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}
 800d3ba:	bf00      	nop
 800d3bc:	e000edf0 	.word	0xe000edf0

0800d3c0 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800d3c0:	b590      	push	{r4, r7, lr}
 800d3c2:	b0a5      	sub	sp, #148	@ 0x94
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
 800d3c8:	460b      	mov	r3, r1
 800d3ca:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	785b      	ldrb	r3, [r3, #1]
 800d3d6:	3b02      	subs	r3, #2
 800d3d8:	2b05      	cmp	r3, #5
 800d3da:	f200 823c 	bhi.w	800d856 <dcd_event_handler+0x496>
 800d3de:	a201      	add	r2, pc, #4	@ (adr r2, 800d3e4 <dcd_event_handler+0x24>)
 800d3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e4:	0800d3fd 	.word	0x0800d3fd
 800d3e8:	0800d46d 	.word	0x0800d46d
 800d3ec:	0800d429 	.word	0x0800d429
 800d3f0:	0800d44b 	.word	0x0800d44b
 800d3f4:	0800d6cd 	.word	0x0800d6cd
 800d3f8:	0800d6e3 	.word	0x0800d6e3
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800d3fc:	4aad      	ldr	r2, [pc, #692]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d3fe:	7813      	ldrb	r3, [r2, #0]
 800d400:	f023 0301 	bic.w	r3, r3, #1
 800d404:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800d406:	4aab      	ldr	r2, [pc, #684]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d408:	7813      	ldrb	r3, [r2, #0]
 800d40a:	f023 0302 	bic.w	r3, r3, #2
 800d40e:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800d410:	4ba8      	ldr	r3, [pc, #672]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d412:	2200      	movs	r2, #0
 800d414:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800d416:	4aa7      	ldr	r2, [pc, #668]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d418:	7813      	ldrb	r3, [r2, #0]
 800d41a:	f023 0304 	bic.w	r3, r3, #4
 800d41e:	7013      	strb	r3, [r2, #0]
      send = true;
 800d420:	2301      	movs	r3, #1
 800d422:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800d426:	e221      	b.n	800d86c <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800d428:	4ba2      	ldr	r3, [pc, #648]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d42a:	781b      	ldrb	r3, [r3, #0]
 800d42c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d430:	b2db      	uxtb	r3, r3
 800d432:	2b00      	cmp	r3, #0
 800d434:	f000 8213 	beq.w	800d85e <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800d438:	4a9e      	ldr	r2, [pc, #632]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d43a:	7813      	ldrb	r3, [r2, #0]
 800d43c:	f043 0304 	orr.w	r3, r3, #4
 800d440:	7013      	strb	r3, [r2, #0]
        send = true;
 800d442:	2301      	movs	r3, #1
 800d444:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800d448:	e209      	b.n	800d85e <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800d44a:	4b9a      	ldr	r3, [pc, #616]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d44c:	781b      	ldrb	r3, [r3, #0]
 800d44e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d452:	b2db      	uxtb	r3, r3
 800d454:	2b00      	cmp	r3, #0
 800d456:	f000 8204 	beq.w	800d862 <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800d45a:	4a96      	ldr	r2, [pc, #600]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d45c:	7813      	ldrb	r3, [r2, #0]
 800d45e:	f023 0304 	bic.w	r3, r3, #4
 800d462:	7013      	strb	r3, [r2, #0]
        send = true;
 800d464:	2301      	movs	r3, #1
 800d466:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800d46a:	e1fa      	b.n	800d862 <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d46c:	2300      	movs	r3, #0
 800d46e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800d472:	e044      	b.n	800d4fe <dcd_event_handler+0x13e>
 800d474:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800d478:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800d47c:	2300      	movs	r3, #0
 800d47e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800d480:	4b8d      	ldr	r3, [pc, #564]	@ (800d6b8 <dcd_event_handler+0x2f8>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800d488:	429a      	cmp	r2, r3
 800d48a:	d20a      	bcs.n	800d4a2 <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800d48c:	4b8b      	ldr	r3, [pc, #556]	@ (800d6bc <dcd_event_handler+0x2fc>)
 800d48e:	6819      	ldr	r1, [r3, #0]
 800d490:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800d494:	4613      	mov	r3, r2
 800d496:	00db      	lsls	r3, r3, #3
 800d498:	4413      	add	r3, r2
 800d49a:	009b      	lsls	r3, r3, #2
 800d49c:	440b      	add	r3, r1
 800d49e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d4a0:	e013      	b.n	800d4ca <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800d4a2:	4b85      	ldr	r3, [pc, #532]	@ (800d6b8 <dcd_event_handler+0x2f8>)
 800d4a4:	781b      	ldrb	r3, [r3, #0]
 800d4a6:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800d4aa:	1ad3      	subs	r3, r2, r3
 800d4ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d4b0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800d4b4:	2b03      	cmp	r3, #3
 800d4b6:	d808      	bhi.n	800d4ca <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800d4b8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800d4bc:	4613      	mov	r3, r2
 800d4be:	00db      	lsls	r3, r3, #3
 800d4c0:	4413      	add	r3, r2
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	4a7e      	ldr	r2, [pc, #504]	@ (800d6c0 <dcd_event_handler+0x300>)
 800d4c6:	4413      	add	r3, r2
 800d4c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800d4ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800d4cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800d4d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d00d      	beq.n	800d4f4 <dcd_event_handler+0x134>
 800d4d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d4dc:	6a1b      	ldr	r3, [r3, #32]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d008      	beq.n	800d4f4 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800d4e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d4e6:	6a1b      	ldr	r3, [r3, #32]
 800d4e8:	687a      	ldr	r2, [r7, #4]
 800d4ea:	7810      	ldrb	r0, [r2, #0]
 800d4ec:	687a      	ldr	r2, [r7, #4]
 800d4ee:	6852      	ldr	r2, [r2, #4]
 800d4f0:	4611      	mov	r1, r2
 800d4f2:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d4f4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800d4f8:	3301      	adds	r3, #1
 800d4fa:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800d4fe:	4b6e      	ldr	r3, [pc, #440]	@ (800d6b8 <dcd_event_handler+0x2f8>)
 800d500:	781b      	ldrb	r3, [r3, #0]
 800d502:	3304      	adds	r3, #4
 800d504:	b2db      	uxtb	r3, r3
 800d506:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d3b2      	bcc.n	800d474 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800d50e:	4b69      	ldr	r3, [pc, #420]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d516:	b2db      	uxtb	r3, r3
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d05a      	beq.n	800d5d2 <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800d51c:	4a65      	ldr	r2, [pc, #404]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d51e:	7813      	ldrb	r3, [r2, #0]
 800d520:	f023 0304 	bic.w	r3, r3, #4
 800d524:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800d526:	f107 0314 	add.w	r3, r7, #20
 800d52a:	2200      	movs	r2, #0
 800d52c:	601a      	str	r2, [r3, #0]
 800d52e:	605a      	str	r2, [r3, #4]
 800d530:	609a      	str	r2, [r3, #8]
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	781b      	ldrb	r3, [r3, #0]
 800d536:	753b      	strb	r3, [r7, #20]
 800d538:	2305      	movs	r3, #5
 800d53a:	757b      	strb	r3, [r7, #21]
 800d53c:	f107 0314 	add.w	r3, r7, #20
 800d540:	677b      	str	r3, [r7, #116]	@ 0x74
 800d542:	78fb      	ldrb	r3, [r7, #3]
 800d544:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d548:	4b5e      	ldr	r3, [pc, #376]	@ (800d6c4 <dcd_event_handler+0x304>)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d54e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d550:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d552:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800d556:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800d55a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d55e:	f083 0301 	eor.w	r3, r3, #1
 800d562:	b2db      	uxtb	r3, r3
 800d564:	2b00      	cmp	r3, #0
 800d566:	d003      	beq.n	800d570 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800d568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	2000      	movs	r0, #0
 800d56e:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800d570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d572:	3304      	adds	r3, #4
 800d574:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d576:	4618      	mov	r0, r3
 800d578:	f7fe fd0a 	bl	800bf90 <tu_fifo_write>
 800d57c:	4603      	mov	r3, r0
 800d57e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800d582:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d586:	f083 0301 	eor.w	r3, r3, #1
 800d58a:	b2db      	uxtb	r3, r3
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d003      	beq.n	800d598 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800d590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2001      	movs	r0, #1
 800d596:	4798      	blx	r3
  }

  return success;
 800d598:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800d59c:	f083 0301 	eor.w	r3, r3, #1
 800d5a0:	b2db      	uxtb	r3, r3
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d009      	beq.n	800d5ba <dcd_event_handler+0x1fa>
 800d5a6:	4b48      	ldr	r3, [pc, #288]	@ (800d6c8 <dcd_event_handler+0x308>)
 800d5a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d5aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f003 0301 	and.w	r3, r3, #1
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d00c      	beq.n	800d5d0 <dcd_event_handler+0x210>
 800d5b6:	be00      	bkpt	0x0000
 800d5b8:	e00a      	b.n	800d5d0 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800d5ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d5bc:	7818      	ldrb	r0, [r3, #0]
 800d5be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d5c0:	785b      	ldrb	r3, [r3, #1]
 800d5c2:	4619      	mov	r1, r3
 800d5c4:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800d5c8:	461a      	mov	r2, r3
 800d5ca:	f7fe fe0d 	bl	800c1e8 <tud_event_hook_cb>
  return true;
 800d5ce:	e000      	b.n	800d5d2 <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d5d0:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800d5d2:	4b38      	ldr	r3, [pc, #224]	@ (800d6b4 <dcd_event_handler+0x2f4>)
 800d5d4:	78db      	ldrb	r3, [r3, #3]
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5da:	2300      	movs	r3, #0
 800d5dc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800d5e0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800d5e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d5e6:	fa22 f303 	lsr.w	r3, r2, r3
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	bf14      	ite	ne
 800d5f2:	2301      	movne	r3, #1
 800d5f4:	2300      	moveq	r3, #0
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	f000 8134 	beq.w	800d866 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800d5fe:	f107 0308 	add.w	r3, r7, #8
 800d602:	2200      	movs	r2, #0
 800d604:	601a      	str	r2, [r3, #0]
 800d606:	605a      	str	r2, [r3, #4]
 800d608:	609a      	str	r2, [r3, #8]
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	723b      	strb	r3, [r7, #8]
 800d610:	2303      	movs	r3, #3
 800d612:	727b      	strb	r3, [r7, #9]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	685b      	ldr	r3, [r3, #4]
 800d618:	60fb      	str	r3, [r7, #12]
 800d61a:	f107 0308 	add.w	r3, r7, #8
 800d61e:	657b      	str	r3, [r7, #84]	@ 0x54
 800d620:	78fb      	ldrb	r3, [r7, #3]
 800d622:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d626:	4b27      	ldr	r3, [pc, #156]	@ (800d6c4 <dcd_event_handler+0x304>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d62c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d62e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d630:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d634:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800d638:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d63c:	f083 0301 	eor.w	r3, r3, #1
 800d640:	b2db      	uxtb	r3, r3
 800d642:	2b00      	cmp	r3, #0
 800d644:	d003      	beq.n	800d64e <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800d646:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	2000      	movs	r0, #0
 800d64c:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800d64e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d650:	3304      	adds	r3, #4
 800d652:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800d654:	4618      	mov	r0, r3
 800d656:	f7fe fc9b 	bl	800bf90 <tu_fifo_write>
 800d65a:	4603      	mov	r3, r0
 800d65c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800d660:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d664:	f083 0301 	eor.w	r3, r3, #1
 800d668:	b2db      	uxtb	r3, r3
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d003      	beq.n	800d676 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800d66e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	2001      	movs	r0, #1
 800d674:	4798      	blx	r3
  return success;
 800d676:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d67a:	f083 0301 	eor.w	r3, r3, #1
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	2b00      	cmp	r3, #0
 800d682:	d009      	beq.n	800d698 <dcd_event_handler+0x2d8>
 800d684:	4b10      	ldr	r3, [pc, #64]	@ (800d6c8 <dcd_event_handler+0x308>)
 800d686:	643b      	str	r3, [r7, #64]	@ 0x40
 800d688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f003 0301 	and.w	r3, r3, #1
 800d690:	2b00      	cmp	r3, #0
 800d692:	d00c      	beq.n	800d6ae <dcd_event_handler+0x2ee>
 800d694:	be00      	bkpt	0x0000
 800d696:	e00a      	b.n	800d6ae <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800d698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d69a:	7818      	ldrb	r0, [r3, #0]
 800d69c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d69e:	785b      	ldrb	r3, [r3, #1]
 800d6a0:	4619      	mov	r1, r3
 800d6a2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d6a6:	461a      	mov	r2, r3
 800d6a8:	f7fe fd9e 	bl	800c1e8 <tud_event_hook_cb>
  return true;
 800d6ac:	e000      	b.n	800d6b0 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d6ae:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800d6b0:	e0d9      	b.n	800d866 <dcd_event_handler+0x4a6>
 800d6b2:	bf00      	nop
 800d6b4:	20015564 	.word	0x20015564
 800d6b8:	20015598 	.word	0x20015598
 800d6bc:	20015594 	.word	0x20015594
 800d6c0:	080142a4 	.word	0x080142a4
 800d6c4:	2001565c 	.word	0x2001565c
 800d6c8:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800d6cc:	4b90      	ldr	r3, [pc, #576]	@ (800d910 <dcd_event_handler+0x550>)
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	b2db      	uxtb	r3, r3
 800d6d2:	3301      	adds	r3, #1
 800d6d4:	b2da      	uxtb	r2, r3
 800d6d6:	4b8e      	ldr	r3, [pc, #568]	@ (800d910 <dcd_event_handler+0x550>)
 800d6d8:	701a      	strb	r2, [r3, #0]
      send = true;
 800d6da:	2301      	movs	r3, #1
 800d6dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800d6e0:	e0c4      	b.n	800d86c <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	791b      	ldrb	r3, [r3, #4]
 800d6e6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800d6ea:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800d6ee:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d6f2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800d6f6:	f003 030f 	and.w	r3, r3, #15
 800d6fa:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800d6fc:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800d700:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800d704:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d708:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d70c:	09db      	lsrs	r3, r3, #7
 800d70e:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800d710:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800d714:	2301      	movs	r3, #1
 800d716:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800d71a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800d71e:	2b00      	cmp	r3, #0
 800d720:	f000 80a3 	beq.w	800d86a <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d724:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d728:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d72c:	4979      	ldr	r1, [pc, #484]	@ (800d914 <dcd_event_handler+0x554>)
 800d72e:	0052      	lsls	r2, r2, #1
 800d730:	440a      	add	r2, r1
 800d732:	4413      	add	r3, r2
 800d734:	3314      	adds	r3, #20
 800d736:	781b      	ldrb	r3, [r3, #0]
 800d738:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800d73c:	2300      	movs	r3, #0
 800d73e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800d740:	4b75      	ldr	r3, [pc, #468]	@ (800d918 <dcd_event_handler+0x558>)
 800d742:	781b      	ldrb	r3, [r3, #0]
 800d744:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800d748:	429a      	cmp	r2, r3
 800d74a:	d20a      	bcs.n	800d762 <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800d74c:	4b73      	ldr	r3, [pc, #460]	@ (800d91c <dcd_event_handler+0x55c>)
 800d74e:	6819      	ldr	r1, [r3, #0]
 800d750:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800d754:	4613      	mov	r3, r2
 800d756:	00db      	lsls	r3, r3, #3
 800d758:	4413      	add	r3, r2
 800d75a:	009b      	lsls	r3, r3, #2
 800d75c:	440b      	add	r3, r1
 800d75e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d760:	e013      	b.n	800d78a <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800d762:	4b6d      	ldr	r3, [pc, #436]	@ (800d918 <dcd_event_handler+0x558>)
 800d764:	781b      	ldrb	r3, [r3, #0]
 800d766:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800d76a:	1ad3      	subs	r3, r2, r3
 800d76c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d770:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800d774:	2b03      	cmp	r3, #3
 800d776:	d808      	bhi.n	800d78a <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800d778:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800d77c:	4613      	mov	r3, r2
 800d77e:	00db      	lsls	r3, r3, #3
 800d780:	4413      	add	r3, r2
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	4a66      	ldr	r2, [pc, #408]	@ (800d920 <dcd_event_handler+0x560>)
 800d786:	4413      	add	r3, r2
 800d788:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800d78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d78c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800d790:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d794:	2b00      	cmp	r3, #0
 800d796:	d068      	beq.n	800d86a <dcd_event_handler+0x4aa>
 800d798:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d79c:	69db      	ldr	r3, [r3, #28]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d063      	beq.n	800d86a <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800d7a2:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d7a6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d7aa:	495a      	ldr	r1, [pc, #360]	@ (800d914 <dcd_event_handler+0x554>)
 800d7ac:	0052      	lsls	r2, r2, #1
 800d7ae:	440a      	add	r2, r1
 800d7b0:	4413      	add	r3, r2
 800d7b2:	f103 0220 	add.w	r2, r3, #32
 800d7b6:	7813      	ldrb	r3, [r2, #0]
 800d7b8:	f023 0301 	bic.w	r3, r3, #1
 800d7bc:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d7be:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d7c2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d7c6:	4953      	ldr	r1, [pc, #332]	@ (800d914 <dcd_event_handler+0x554>)
 800d7c8:	0052      	lsls	r2, r2, #1
 800d7ca:	440a      	add	r2, r1
 800d7cc:	4413      	add	r3, r2
 800d7ce:	f103 0220 	add.w	r2, r3, #32
 800d7d2:	7813      	ldrb	r3, [r2, #0]
 800d7d4:	f023 0304 	bic.w	r3, r3, #4
 800d7d8:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800d7da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7de:	69dc      	ldr	r4, [r3, #28]
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	7818      	ldrb	r0, [r3, #0]
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	795a      	ldrb	r2, [r3, #5]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800d7f0:	47a0      	blx	r4
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	bf14      	ite	ne
 800d7f8:	2301      	movne	r3, #1
 800d7fa:	2300      	moveq	r3, #0
 800d7fc:	b2db      	uxtb	r3, r3
 800d7fe:	f083 0301 	eor.w	r3, r3, #1
 800d802:	b2db      	uxtb	r3, r3
 800d804:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800d808:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d80c:	f003 0301 	and.w	r3, r3, #1
 800d810:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800d814:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d026      	beq.n	800d86a <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800d81c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d820:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d824:	493b      	ldr	r1, [pc, #236]	@ (800d914 <dcd_event_handler+0x554>)
 800d826:	0052      	lsls	r2, r2, #1
 800d828:	440a      	add	r2, r1
 800d82a:	4413      	add	r3, r2
 800d82c:	f103 0220 	add.w	r2, r3, #32
 800d830:	7813      	ldrb	r3, [r2, #0]
 800d832:	f043 0301 	orr.w	r3, r3, #1
 800d836:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800d838:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800d83c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800d840:	4934      	ldr	r1, [pc, #208]	@ (800d914 <dcd_event_handler+0x554>)
 800d842:	0052      	lsls	r2, r2, #1
 800d844:	440a      	add	r2, r1
 800d846:	4413      	add	r3, r2
 800d848:	f103 0220 	add.w	r2, r3, #32
 800d84c:	7813      	ldrb	r3, [r2, #0]
 800d84e:	f043 0304 	orr.w	r3, r3, #4
 800d852:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800d854:	e009      	b.n	800d86a <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800d856:	2301      	movs	r3, #1
 800d858:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800d85c:	e006      	b.n	800d86c <dcd_event_handler+0x4ac>
      break;
 800d85e:	bf00      	nop
 800d860:	e004      	b.n	800d86c <dcd_event_handler+0x4ac>
      break;
 800d862:	bf00      	nop
 800d864:	e002      	b.n	800d86c <dcd_event_handler+0x4ac>
      break;
 800d866:	bf00      	nop
 800d868:	e000      	b.n	800d86c <dcd_event_handler+0x4ac>
      break;
 800d86a:	bf00      	nop
  }

  if (send) {
 800d86c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d870:	2b00      	cmp	r3, #0
 800d872:	d049      	beq.n	800d908 <dcd_event_handler+0x548>
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	637b      	str	r3, [r7, #52]	@ 0x34
 800d878:	78fb      	ldrb	r3, [r7, #3]
 800d87a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d87e:	4b29      	ldr	r3, [pc, #164]	@ (800d924 <dcd_event_handler+0x564>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d886:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d888:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800d890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d894:	f083 0301 	eor.w	r3, r3, #1
 800d898:	b2db      	uxtb	r3, r3
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d003      	beq.n	800d8a6 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800d89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	2000      	movs	r0, #0
 800d8a4:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800d8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f7fe fb6f 	bl	800bf90 <tu_fifo_write>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800d8b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8bc:	f083 0301 	eor.w	r3, r3, #1
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d003      	beq.n	800d8ce <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800d8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	2001      	movs	r0, #1
 800d8cc:	4798      	blx	r3
  return success;
 800d8ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d8d2:	f083 0301 	eor.w	r3, r3, #1
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d009      	beq.n	800d8f0 <dcd_event_handler+0x530>
 800d8dc:	4b12      	ldr	r3, [pc, #72]	@ (800d928 <dcd_event_handler+0x568>)
 800d8de:	623b      	str	r3, [r7, #32]
 800d8e0:	6a3b      	ldr	r3, [r7, #32]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f003 0301 	and.w	r3, r3, #1
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d00c      	beq.n	800d906 <dcd_event_handler+0x546>
 800d8ec:	be00      	bkpt	0x0000
 800d8ee:	e00a      	b.n	800d906 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800d8f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8f2:	7818      	ldrb	r0, [r3, #0]
 800d8f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8f6:	785b      	ldrb	r3, [r3, #1]
 800d8f8:	4619      	mov	r1, r3
 800d8fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d8fe:	461a      	mov	r2, r3
 800d900:	f7fe fc72 	bl	800c1e8 <tud_event_hook_cb>
  return true;
 800d904:	e000      	b.n	800d908 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800d906:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800d908:	bf00      	nop
 800d90a:	3794      	adds	r7, #148	@ 0x94
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd90      	pop	{r4, r7, pc}
 800d910:	20015590 	.word	0x20015590
 800d914:	20015564 	.word	0x20015564
 800d918:	20015598 	.word	0x20015598
 800d91c:	20015594 	.word	0x20015594
 800d920:	080142a4 	.word	0x080142a4
 800d924:	2001565c 	.word	0x2001565c
 800d928:	e000edf0 	.word	0xe000edf0

0800d92c <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b082      	sub	sp, #8
 800d930:	af00      	add	r7, sp, #0
 800d932:	4603      	mov	r3, r0
 800d934:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d005      	beq.n	800d948 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800d93c:	4b07      	ldr	r3, [pc, #28]	@ (800d95c <usbd_int_set+0x30>)
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	4618      	mov	r0, r3
 800d942:	f001 fa97 	bl	800ee74 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800d946:	e004      	b.n	800d952 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800d948:	4b04      	ldr	r3, [pc, #16]	@ (800d95c <usbd_int_set+0x30>)
 800d94a:	781b      	ldrb	r3, [r3, #0]
 800d94c:	4618      	mov	r0, r3
 800d94e:	f001 fab9 	bl	800eec4 <dcd_int_disable>
}
 800d952:	bf00      	nop
 800d954:	3708      	adds	r7, #8
 800d956:	46bd      	mov	sp, r7
 800d958:	bd80      	pop	{r7, pc}
 800d95a:	bf00      	nop
 800d95c:	2000002d 	.word	0x2000002d

0800d960 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	4603      	mov	r3, r0
 800d968:	71fb      	strb	r3, [r7, #7]
 800d96a:	4b0e      	ldr	r3, [pc, #56]	@ (800d9a4 <usbd_spin_lock+0x44>)
 800d96c:	60fb      	str	r3, [r7, #12]
 800d96e:	79fb      	ldrb	r3, [r7, #7]
 800d970:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800d972:	7afb      	ldrb	r3, [r7, #11]
 800d974:	f083 0301 	eor.w	r3, r3, #1
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d007      	beq.n	800d98e <usbd_spin_lock+0x2e>
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	685b      	ldr	r3, [r3, #4]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d103      	bne.n	800d98e <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2000      	movs	r0, #0
 800d98c:	4798      	blx	r3
  ctx->nested_count++;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	1c5a      	adds	r2, r3, #1
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	605a      	str	r2, [r3, #4]
}
 800d998:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800d99a:	bf00      	nop
 800d99c:	3710      	adds	r7, #16
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	bd80      	pop	{r7, pc}
 800d9a2:	bf00      	nop
 800d9a4:	20000030 	.word	0x20000030

0800d9a8 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b084      	sub	sp, #16
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	71fb      	strb	r3, [r7, #7]
 800d9b2:	4b10      	ldr	r3, [pc, #64]	@ (800d9f4 <usbd_spin_unlock+0x4c>)
 800d9b4:	60fb      	str	r3, [r7, #12]
 800d9b6:	79fb      	ldrb	r3, [r7, #7]
 800d9b8:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d013      	beq.n	800d9ea <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	685b      	ldr	r3, [r3, #4]
 800d9c6:	1e5a      	subs	r2, r3, #1
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800d9cc:	7afb      	ldrb	r3, [r7, #11]
 800d9ce:	f083 0301 	eor.w	r3, r3, #1
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d009      	beq.n	800d9ec <usbd_spin_unlock+0x44>
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	685b      	ldr	r3, [r3, #4]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d105      	bne.n	800d9ec <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	2001      	movs	r0, #1
 800d9e6:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800d9e8:	e000      	b.n	800d9ec <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800d9ea:	bf00      	nop
 800d9ec:	bf00      	nop
 800d9ee:	3710      	adds	r7, #16
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	bd80      	pop	{r7, pc}
 800d9f4:	20000030 	.word	0x20000030

0800d9f8 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b08a      	sub	sp, #40	@ 0x28
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6039      	str	r1, [r7, #0]
 800da00:	4611      	mov	r1, r2
 800da02:	461a      	mov	r2, r3
 800da04:	4603      	mov	r3, r0
 800da06:	71fb      	strb	r3, [r7, #7]
 800da08:	460b      	mov	r3, r1
 800da0a:	71bb      	strb	r3, [r7, #6]
 800da0c:	4613      	mov	r3, r2
 800da0e:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800da10:	2300      	movs	r3, #0
 800da12:	627b      	str	r3, [r7, #36]	@ 0x24
 800da14:	e04d      	b.n	800dab2 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800da1a:	6a3b      	ldr	r3, [r7, #32]
 800da1c:	785b      	ldrb	r3, [r3, #1]
 800da1e:	2b05      	cmp	r3, #5
 800da20:	d108      	bne.n	800da34 <usbd_open_edpt_pair+0x3c>
 800da22:	6a3b      	ldr	r3, [r7, #32]
 800da24:	78db      	ldrb	r3, [r3, #3]
 800da26:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800da2a:	b2db      	uxtb	r3, r3
 800da2c:	461a      	mov	r2, r3
 800da2e:	797b      	ldrb	r3, [r7, #5]
 800da30:	4293      	cmp	r3, r2
 800da32:	d00a      	beq.n	800da4a <usbd_open_edpt_pair+0x52>
 800da34:	4b23      	ldr	r3, [pc, #140]	@ (800dac4 <usbd_open_edpt_pair+0xcc>)
 800da36:	61bb      	str	r3, [r7, #24]
 800da38:	69bb      	ldr	r3, [r7, #24]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f003 0301 	and.w	r3, r3, #1
 800da40:	2b00      	cmp	r3, #0
 800da42:	d000      	beq.n	800da46 <usbd_open_edpt_pair+0x4e>
 800da44:	be00      	bkpt	0x0000
 800da46:	2300      	movs	r3, #0
 800da48:	e038      	b.n	800dabc <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800da4a:	79fb      	ldrb	r3, [r7, #7]
 800da4c:	6a39      	ldr	r1, [r7, #32]
 800da4e:	4618      	mov	r0, r3
 800da50:	f000 f83a 	bl	800dac8 <usbd_edpt_open>
 800da54:	4603      	mov	r3, r0
 800da56:	f083 0301 	eor.w	r3, r3, #1
 800da5a:	b2db      	uxtb	r3, r3
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00a      	beq.n	800da76 <usbd_open_edpt_pair+0x7e>
 800da60:	4b18      	ldr	r3, [pc, #96]	@ (800dac4 <usbd_open_edpt_pair+0xcc>)
 800da62:	61fb      	str	r3, [r7, #28]
 800da64:	69fb      	ldr	r3, [r7, #28]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f003 0301 	and.w	r3, r3, #1
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	d000      	beq.n	800da72 <usbd_open_edpt_pair+0x7a>
 800da70:	be00      	bkpt	0x0000
 800da72:	2300      	movs	r3, #0
 800da74:	e022      	b.n	800dabc <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800da76:	6a3b      	ldr	r3, [r7, #32]
 800da78:	789b      	ldrb	r3, [r3, #2]
 800da7a:	75fb      	strb	r3, [r7, #23]
 800da7c:	7dfb      	ldrb	r3, [r7, #23]
 800da7e:	09db      	lsrs	r3, r3, #7
 800da80:	b2db      	uxtb	r3, r3
 800da82:	2b01      	cmp	r3, #1
 800da84:	d104      	bne.n	800da90 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800da86:	6a3b      	ldr	r3, [r7, #32]
 800da88:	789a      	ldrb	r2, [r3, #2]
 800da8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da8c:	701a      	strb	r2, [r3, #0]
 800da8e:	e003      	b.n	800da98 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800da90:	6a3b      	ldr	r3, [r7, #32]
 800da92:	789a      	ldrb	r2, [r3, #2]
 800da94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da96:	701a      	strb	r2, [r3, #0]
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800da9c:	693b      	ldr	r3, [r7, #16]
 800da9e:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	461a      	mov	r2, r3
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800daaa:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800daac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daae:	3301      	adds	r3, #1
 800dab0:	627b      	str	r3, [r7, #36]	@ 0x24
 800dab2:	79bb      	ldrb	r3, [r7, #6]
 800dab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dab6:	429a      	cmp	r2, r3
 800dab8:	dbad      	blt.n	800da16 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800daba:	2301      	movs	r3, #1
}
 800dabc:	4618      	mov	r0, r3
 800dabe:	3728      	adds	r7, #40	@ 0x28
 800dac0:	46bd      	mov	sp, r7
 800dac2:	bd80      	pop	{r7, pc}
 800dac4:	e000edf0 	.word	0xe000edf0

0800dac8 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800dac8:	b580      	push	{r7, lr}
 800daca:	b086      	sub	sp, #24
 800dacc:	af00      	add	r7, sp, #0
 800dace:	4603      	mov	r3, r0
 800dad0:	6039      	str	r1, [r7, #0]
 800dad2:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800dad4:	4b1c      	ldr	r3, [pc, #112]	@ (800db48 <usbd_edpt_open+0x80>)
 800dad6:	781b      	ldrb	r3, [r3, #0]
 800dad8:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	789b      	ldrb	r3, [r3, #2]
 800dade:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dae0:	7bfb      	ldrb	r3, [r7, #15]
 800dae2:	f003 030f 	and.w	r3, r3, #15
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	2b05      	cmp	r3, #5
 800daea:	d90a      	bls.n	800db02 <usbd_edpt_open+0x3a>
 800daec:	4b17      	ldr	r3, [pc, #92]	@ (800db4c <usbd_edpt_open+0x84>)
 800daee:	613b      	str	r3, [r7, #16]
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	f003 0301 	and.w	r3, r3, #1
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d000      	beq.n	800dafe <usbd_edpt_open+0x36>
 800dafc:	be00      	bkpt	0x0000
 800dafe:	2300      	movs	r3, #0
 800db00:	e01d      	b.n	800db3e <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800db02:	4b13      	ldr	r3, [pc, #76]	@ (800db50 <usbd_edpt_open+0x88>)
 800db04:	789b      	ldrb	r3, [r3, #2]
 800db06:	2200      	movs	r2, #0
 800db08:	4619      	mov	r1, r3
 800db0a:	6838      	ldr	r0, [r7, #0]
 800db0c:	f002 fe3a 	bl	8010784 <tu_edpt_validate>
 800db10:	4603      	mov	r3, r0
 800db12:	f083 0301 	eor.w	r3, r3, #1
 800db16:	b2db      	uxtb	r3, r3
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d00a      	beq.n	800db32 <usbd_edpt_open+0x6a>
 800db1c:	4b0b      	ldr	r3, [pc, #44]	@ (800db4c <usbd_edpt_open+0x84>)
 800db1e:	617b      	str	r3, [r7, #20]
 800db20:	697b      	ldr	r3, [r7, #20]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	f003 0301 	and.w	r3, r3, #1
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d000      	beq.n	800db2e <usbd_edpt_open+0x66>
 800db2c:	be00      	bkpt	0x0000
 800db2e:	2300      	movs	r3, #0
 800db30:	e005      	b.n	800db3e <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800db32:	79fb      	ldrb	r3, [r7, #7]
 800db34:	6839      	ldr	r1, [r7, #0]
 800db36:	4618      	mov	r0, r3
 800db38:	f001 faa0 	bl	800f07c <dcd_edpt_open>
 800db3c:	4603      	mov	r3, r0
}
 800db3e:	4618      	mov	r0, r3
 800db40:	3718      	adds	r7, #24
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	2000002d 	.word	0x2000002d
 800db4c:	e000edf0 	.word	0xe000edf0
 800db50:	20015564 	.word	0x20015564

0800db54 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800db54:	b580      	push	{r7, lr}
 800db56:	b086      	sub	sp, #24
 800db58:	af00      	add	r7, sp, #0
 800db5a:	4603      	mov	r3, r0
 800db5c:	460a      	mov	r2, r1
 800db5e:	71fb      	strb	r3, [r7, #7]
 800db60:	4613      	mov	r3, r2
 800db62:	71bb      	strb	r3, [r7, #6]
 800db64:	79bb      	ldrb	r3, [r7, #6]
 800db66:	73bb      	strb	r3, [r7, #14]
 800db68:	7bbb      	ldrb	r3, [r7, #14]
 800db6a:	f003 030f 	and.w	r3, r3, #15
 800db6e:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800db70:	75fb      	strb	r3, [r7, #23]
 800db72:	79bb      	ldrb	r3, [r7, #6]
 800db74:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800db76:	7bfb      	ldrb	r3, [r7, #15]
 800db78:	09db      	lsrs	r3, r3, #7
 800db7a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800db7c:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800db7e:	7dfa      	ldrb	r2, [r7, #23]
 800db80:	7dbb      	ldrb	r3, [r7, #22]
 800db82:	0052      	lsls	r2, r2, #1
 800db84:	4413      	add	r3, r2
 800db86:	3320      	adds	r3, #32
 800db88:	4a05      	ldr	r2, [pc, #20]	@ (800dba0 <usbd_edpt_claim+0x4c>)
 800db8a:	4413      	add	r3, r2
 800db8c:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800db8e:	2100      	movs	r1, #0
 800db90:	6938      	ldr	r0, [r7, #16]
 800db92:	f002 fd91 	bl	80106b8 <tu_edpt_claim>
 800db96:	4603      	mov	r3, r0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3718      	adds	r7, #24
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}
 800dba0:	20015564 	.word	0x20015564

0800dba4 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b086      	sub	sp, #24
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	4603      	mov	r3, r0
 800dbac:	460a      	mov	r2, r1
 800dbae:	71fb      	strb	r3, [r7, #7]
 800dbb0:	4613      	mov	r3, r2
 800dbb2:	71bb      	strb	r3, [r7, #6]
 800dbb4:	79bb      	ldrb	r3, [r7, #6]
 800dbb6:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dbb8:	7bbb      	ldrb	r3, [r7, #14]
 800dbba:	f003 030f 	and.w	r3, r3, #15
 800dbbe:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800dbc0:	75fb      	strb	r3, [r7, #23]
 800dbc2:	79bb      	ldrb	r3, [r7, #6]
 800dbc4:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dbc6:	7bfb      	ldrb	r3, [r7, #15]
 800dbc8:	09db      	lsrs	r3, r3, #7
 800dbca:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800dbcc:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800dbce:	7dfa      	ldrb	r2, [r7, #23]
 800dbd0:	7dbb      	ldrb	r3, [r7, #22]
 800dbd2:	0052      	lsls	r2, r2, #1
 800dbd4:	4413      	add	r3, r2
 800dbd6:	3320      	adds	r3, #32
 800dbd8:	4a05      	ldr	r2, [pc, #20]	@ (800dbf0 <usbd_edpt_release+0x4c>)
 800dbda:	4413      	add	r3, r2
 800dbdc:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800dbde:	2100      	movs	r1, #0
 800dbe0:	6938      	ldr	r0, [r7, #16]
 800dbe2:	f002 fda5 	bl	8010730 <tu_edpt_release>
 800dbe6:	4603      	mov	r3, r0
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3718      	adds	r7, #24
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}
 800dbf0:	20015564 	.word	0x20015564

0800dbf4 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b088      	sub	sp, #32
 800dbf8:	af02      	add	r7, sp, #8
 800dbfa:	603a      	str	r2, [r7, #0]
 800dbfc:	461a      	mov	r2, r3
 800dbfe:	4603      	mov	r3, r0
 800dc00:	71fb      	strb	r3, [r7, #7]
 800dc02:	460b      	mov	r3, r1
 800dc04:	71bb      	strb	r3, [r7, #6]
 800dc06:	4613      	mov	r3, r2
 800dc08:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800dc0a:	4b34      	ldr	r3, [pc, #208]	@ (800dcdc <usbd_edpt_xfer+0xe8>)
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	71fb      	strb	r3, [r7, #7]
 800dc10:	79bb      	ldrb	r3, [r7, #6]
 800dc12:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dc14:	7abb      	ldrb	r3, [r7, #10]
 800dc16:	f003 030f 	and.w	r3, r3, #15
 800dc1a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800dc1c:	75fb      	strb	r3, [r7, #23]
 800dc1e:	79bb      	ldrb	r3, [r7, #6]
 800dc20:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dc22:	7afb      	ldrb	r3, [r7, #11]
 800dc24:	09db      	lsrs	r3, r3, #7
 800dc26:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800dc28:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800dc2a:	7dfa      	ldrb	r2, [r7, #23]
 800dc2c:	7dbb      	ldrb	r3, [r7, #22]
 800dc2e:	492c      	ldr	r1, [pc, #176]	@ (800dce0 <usbd_edpt_xfer+0xec>)
 800dc30:	0052      	lsls	r2, r2, #1
 800dc32:	440a      	add	r2, r1
 800dc34:	4413      	add	r3, r2
 800dc36:	3320      	adds	r3, #32
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800dc3e:	b2db      	uxtb	r3, r3
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00a      	beq.n	800dc5a <usbd_edpt_xfer+0x66>
 800dc44:	4b27      	ldr	r3, [pc, #156]	@ (800dce4 <usbd_edpt_xfer+0xf0>)
 800dc46:	60fb      	str	r3, [r7, #12]
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f003 0301 	and.w	r3, r3, #1
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d000      	beq.n	800dc56 <usbd_edpt_xfer+0x62>
 800dc54:	be00      	bkpt	0x0000
 800dc56:	2300      	movs	r3, #0
 800dc58:	e03c      	b.n	800dcd4 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800dc5a:	7dfa      	ldrb	r2, [r7, #23]
 800dc5c:	7dbb      	ldrb	r3, [r7, #22]
 800dc5e:	4920      	ldr	r1, [pc, #128]	@ (800dce0 <usbd_edpt_xfer+0xec>)
 800dc60:	0052      	lsls	r2, r2, #1
 800dc62:	440a      	add	r2, r1
 800dc64:	4413      	add	r3, r2
 800dc66:	f103 0220 	add.w	r2, r3, #32
 800dc6a:	7813      	ldrb	r3, [r2, #0]
 800dc6c:	f043 0301 	orr.w	r3, r3, #1
 800dc70:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800dc72:	88ba      	ldrh	r2, [r7, #4]
 800dc74:	79b9      	ldrb	r1, [r7, #6]
 800dc76:	79f8      	ldrb	r0, [r7, #7]
 800dc78:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dc7c:	9300      	str	r3, [sp, #0]
 800dc7e:	4613      	mov	r3, r2
 800dc80:	683a      	ldr	r2, [r7, #0]
 800dc82:	f001 fac5 	bl	800f210 <dcd_edpt_xfer>
 800dc86:	4603      	mov	r3, r0
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d001      	beq.n	800dc90 <usbd_edpt_xfer+0x9c>
    return true;
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	e021      	b.n	800dcd4 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800dc90:	7dfa      	ldrb	r2, [r7, #23]
 800dc92:	7dbb      	ldrb	r3, [r7, #22]
 800dc94:	4912      	ldr	r1, [pc, #72]	@ (800dce0 <usbd_edpt_xfer+0xec>)
 800dc96:	0052      	lsls	r2, r2, #1
 800dc98:	440a      	add	r2, r1
 800dc9a:	4413      	add	r3, r2
 800dc9c:	f103 0220 	add.w	r2, r3, #32
 800dca0:	7813      	ldrb	r3, [r2, #0]
 800dca2:	f023 0301 	bic.w	r3, r3, #1
 800dca6:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800dca8:	7dfa      	ldrb	r2, [r7, #23]
 800dcaa:	7dbb      	ldrb	r3, [r7, #22]
 800dcac:	490c      	ldr	r1, [pc, #48]	@ (800dce0 <usbd_edpt_xfer+0xec>)
 800dcae:	0052      	lsls	r2, r2, #1
 800dcb0:	440a      	add	r2, r1
 800dcb2:	4413      	add	r3, r2
 800dcb4:	f103 0220 	add.w	r2, r3, #32
 800dcb8:	7813      	ldrb	r3, [r2, #0]
 800dcba:	f023 0304 	bic.w	r3, r3, #4
 800dcbe:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800dcc0:	4b08      	ldr	r3, [pc, #32]	@ (800dce4 <usbd_edpt_xfer+0xf0>)
 800dcc2:	613b      	str	r3, [r7, #16]
 800dcc4:	693b      	ldr	r3, [r7, #16]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	f003 0301 	and.w	r3, r3, #1
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d000      	beq.n	800dcd2 <usbd_edpt_xfer+0xde>
 800dcd0:	be00      	bkpt	0x0000
    return false;
 800dcd2:	2300      	movs	r3, #0
  }
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3718      	adds	r7, #24
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}
 800dcdc:	2000002d 	.word	0x2000002d
 800dce0:	20015564 	.word	0x20015564
 800dce4:	e000edf0 	.word	0xe000edf0

0800dce8 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b088      	sub	sp, #32
 800dcec:	af02      	add	r7, sp, #8
 800dcee:	603a      	str	r2, [r7, #0]
 800dcf0:	461a      	mov	r2, r3
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	71fb      	strb	r3, [r7, #7]
 800dcf6:	460b      	mov	r3, r1
 800dcf8:	71bb      	strb	r3, [r7, #6]
 800dcfa:	4613      	mov	r3, r2
 800dcfc:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800dcfe:	4b34      	ldr	r3, [pc, #208]	@ (800ddd0 <usbd_edpt_xfer_fifo+0xe8>)
 800dd00:	781b      	ldrb	r3, [r3, #0]
 800dd02:	71fb      	strb	r3, [r7, #7]
 800dd04:	79bb      	ldrb	r3, [r7, #6]
 800dd06:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dd08:	7abb      	ldrb	r3, [r7, #10]
 800dd0a:	f003 030f 	and.w	r3, r3, #15
 800dd0e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800dd10:	75fb      	strb	r3, [r7, #23]
 800dd12:	79bb      	ldrb	r3, [r7, #6]
 800dd14:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dd16:	7afb      	ldrb	r3, [r7, #11]
 800dd18:	09db      	lsrs	r3, r3, #7
 800dd1a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800dd1c:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800dd1e:	7dfa      	ldrb	r2, [r7, #23]
 800dd20:	7dbb      	ldrb	r3, [r7, #22]
 800dd22:	492c      	ldr	r1, [pc, #176]	@ (800ddd4 <usbd_edpt_xfer_fifo+0xec>)
 800dd24:	0052      	lsls	r2, r2, #1
 800dd26:	440a      	add	r2, r1
 800dd28:	4413      	add	r3, r2
 800dd2a:	3320      	adds	r3, #32
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800dd32:	b2db      	uxtb	r3, r3
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00a      	beq.n	800dd4e <usbd_edpt_xfer_fifo+0x66>
 800dd38:	4b27      	ldr	r3, [pc, #156]	@ (800ddd8 <usbd_edpt_xfer_fifo+0xf0>)
 800dd3a:	60fb      	str	r3, [r7, #12]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	f003 0301 	and.w	r3, r3, #1
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d000      	beq.n	800dd4a <usbd_edpt_xfer_fifo+0x62>
 800dd48:	be00      	bkpt	0x0000
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	e03c      	b.n	800ddc8 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800dd4e:	7dfa      	ldrb	r2, [r7, #23]
 800dd50:	7dbb      	ldrb	r3, [r7, #22]
 800dd52:	4920      	ldr	r1, [pc, #128]	@ (800ddd4 <usbd_edpt_xfer_fifo+0xec>)
 800dd54:	0052      	lsls	r2, r2, #1
 800dd56:	440a      	add	r2, r1
 800dd58:	4413      	add	r3, r2
 800dd5a:	f103 0220 	add.w	r2, r3, #32
 800dd5e:	7813      	ldrb	r3, [r2, #0]
 800dd60:	f043 0301 	orr.w	r3, r3, #1
 800dd64:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800dd66:	88ba      	ldrh	r2, [r7, #4]
 800dd68:	79b9      	ldrb	r1, [r7, #6]
 800dd6a:	79f8      	ldrb	r0, [r7, #7]
 800dd6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dd70:	9300      	str	r3, [sp, #0]
 800dd72:	4613      	mov	r3, r2
 800dd74:	683a      	ldr	r2, [r7, #0]
 800dd76:	f001 faa3 	bl	800f2c0 <dcd_edpt_xfer_fifo>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d001      	beq.n	800dd84 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800dd80:	2301      	movs	r3, #1
 800dd82:	e021      	b.n	800ddc8 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800dd84:	7dfa      	ldrb	r2, [r7, #23]
 800dd86:	7dbb      	ldrb	r3, [r7, #22]
 800dd88:	4912      	ldr	r1, [pc, #72]	@ (800ddd4 <usbd_edpt_xfer_fifo+0xec>)
 800dd8a:	0052      	lsls	r2, r2, #1
 800dd8c:	440a      	add	r2, r1
 800dd8e:	4413      	add	r3, r2
 800dd90:	f103 0220 	add.w	r2, r3, #32
 800dd94:	7813      	ldrb	r3, [r2, #0]
 800dd96:	f023 0301 	bic.w	r3, r3, #1
 800dd9a:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800dd9c:	7dfa      	ldrb	r2, [r7, #23]
 800dd9e:	7dbb      	ldrb	r3, [r7, #22]
 800dda0:	490c      	ldr	r1, [pc, #48]	@ (800ddd4 <usbd_edpt_xfer_fifo+0xec>)
 800dda2:	0052      	lsls	r2, r2, #1
 800dda4:	440a      	add	r2, r1
 800dda6:	4413      	add	r3, r2
 800dda8:	f103 0220 	add.w	r2, r3, #32
 800ddac:	7813      	ldrb	r3, [r2, #0]
 800ddae:	f023 0304 	bic.w	r3, r3, #4
 800ddb2:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800ddb4:	4b08      	ldr	r3, [pc, #32]	@ (800ddd8 <usbd_edpt_xfer_fifo+0xf0>)
 800ddb6:	613b      	str	r3, [r7, #16]
 800ddb8:	693b      	ldr	r3, [r7, #16]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	f003 0301 	and.w	r3, r3, #1
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d000      	beq.n	800ddc6 <usbd_edpt_xfer_fifo+0xde>
 800ddc4:	be00      	bkpt	0x0000
    return false;
 800ddc6:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800ddc8:	4618      	mov	r0, r3
 800ddca:	3718      	adds	r7, #24
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}
 800ddd0:	2000002d 	.word	0x2000002d
 800ddd4:	20015564 	.word	0x20015564
 800ddd8:	e000edf0 	.word	0xe000edf0

0800dddc <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800dddc:	b480      	push	{r7}
 800ddde:	b085      	sub	sp, #20
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	4603      	mov	r3, r0
 800dde4:	460a      	mov	r2, r1
 800dde6:	71fb      	strb	r3, [r7, #7]
 800dde8:	4613      	mov	r3, r2
 800ddea:	71bb      	strb	r3, [r7, #6]
 800ddec:	79bb      	ldrb	r3, [r7, #6]
 800ddee:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ddf0:	7b3b      	ldrb	r3, [r7, #12]
 800ddf2:	f003 030f 	and.w	r3, r3, #15
 800ddf6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ddf8:	73fb      	strb	r3, [r7, #15]
 800ddfa:	79bb      	ldrb	r3, [r7, #6]
 800ddfc:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ddfe:	7b7b      	ldrb	r3, [r7, #13]
 800de00:	09db      	lsrs	r3, r3, #7
 800de02:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800de04:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800de06:	7bfa      	ldrb	r2, [r7, #15]
 800de08:	7bbb      	ldrb	r3, [r7, #14]
 800de0a:	490a      	ldr	r1, [pc, #40]	@ (800de34 <usbd_edpt_busy+0x58>)
 800de0c:	0052      	lsls	r2, r2, #1
 800de0e:	440a      	add	r2, r1
 800de10:	4413      	add	r3, r2
 800de12:	3320      	adds	r3, #32
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	bf14      	ite	ne
 800de20:	2301      	movne	r3, #1
 800de22:	2300      	moveq	r3, #0
 800de24:	b2db      	uxtb	r3, r3
}
 800de26:	4618      	mov	r0, r3
 800de28:	3714      	adds	r7, #20
 800de2a:	46bd      	mov	sp, r7
 800de2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	20015564 	.word	0x20015564

0800de38 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800de38:	b580      	push	{r7, lr}
 800de3a:	b084      	sub	sp, #16
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	4603      	mov	r3, r0
 800de40:	460a      	mov	r2, r1
 800de42:	71fb      	strb	r3, [r7, #7]
 800de44:	4613      	mov	r3, r2
 800de46:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800de48:	4b18      	ldr	r3, [pc, #96]	@ (800deac <usbd_edpt_stall+0x74>)
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	71fb      	strb	r3, [r7, #7]
 800de4e:	79bb      	ldrb	r3, [r7, #6]
 800de50:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800de52:	7b3b      	ldrb	r3, [r7, #12]
 800de54:	f003 030f 	and.w	r3, r3, #15
 800de58:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800de5a:	73fb      	strb	r3, [r7, #15]
 800de5c:	79bb      	ldrb	r3, [r7, #6]
 800de5e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800de60:	7b7b      	ldrb	r3, [r7, #13]
 800de62:	09db      	lsrs	r3, r3, #7
 800de64:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800de66:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800de68:	79ba      	ldrb	r2, [r7, #6]
 800de6a:	79fb      	ldrb	r3, [r7, #7]
 800de6c:	4611      	mov	r1, r2
 800de6e:	4618      	mov	r0, r3
 800de70:	f001 fa88 	bl	800f384 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800de74:	7bfa      	ldrb	r2, [r7, #15]
 800de76:	7bbb      	ldrb	r3, [r7, #14]
 800de78:	490d      	ldr	r1, [pc, #52]	@ (800deb0 <usbd_edpt_stall+0x78>)
 800de7a:	0052      	lsls	r2, r2, #1
 800de7c:	440a      	add	r2, r1
 800de7e:	4413      	add	r3, r2
 800de80:	f103 0220 	add.w	r2, r3, #32
 800de84:	7813      	ldrb	r3, [r2, #0]
 800de86:	f043 0302 	orr.w	r3, r3, #2
 800de8a:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800de8c:	7bfa      	ldrb	r2, [r7, #15]
 800de8e:	7bbb      	ldrb	r3, [r7, #14]
 800de90:	4907      	ldr	r1, [pc, #28]	@ (800deb0 <usbd_edpt_stall+0x78>)
 800de92:	0052      	lsls	r2, r2, #1
 800de94:	440a      	add	r2, r1
 800de96:	4413      	add	r3, r2
 800de98:	f103 0220 	add.w	r2, r3, #32
 800de9c:	7813      	ldrb	r3, [r2, #0]
 800de9e:	f043 0301 	orr.w	r3, r3, #1
 800dea2:	7013      	strb	r3, [r2, #0]
}
 800dea4:	bf00      	nop
 800dea6:	3710      	adds	r7, #16
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	2000002d 	.word	0x2000002d
 800deb0:	20015564 	.word	0x20015564

0800deb4 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b084      	sub	sp, #16
 800deb8:	af00      	add	r7, sp, #0
 800deba:	4603      	mov	r3, r0
 800debc:	460a      	mov	r2, r1
 800debe:	71fb      	strb	r3, [r7, #7]
 800dec0:	4613      	mov	r3, r2
 800dec2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800dec4:	4b18      	ldr	r3, [pc, #96]	@ (800df28 <usbd_edpt_clear_stall+0x74>)
 800dec6:	781b      	ldrb	r3, [r3, #0]
 800dec8:	71fb      	strb	r3, [r7, #7]
 800deca:	79bb      	ldrb	r3, [r7, #6]
 800decc:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dece:	7b3b      	ldrb	r3, [r7, #12]
 800ded0:	f003 030f 	and.w	r3, r3, #15
 800ded4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ded6:	73fb      	strb	r3, [r7, #15]
 800ded8:	79bb      	ldrb	r3, [r7, #6]
 800deda:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dedc:	7b7b      	ldrb	r3, [r7, #13]
 800dede:	09db      	lsrs	r3, r3, #7
 800dee0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800dee2:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800dee4:	79ba      	ldrb	r2, [r7, #6]
 800dee6:	79fb      	ldrb	r3, [r7, #7]
 800dee8:	4611      	mov	r1, r2
 800deea:	4618      	mov	r0, r3
 800deec:	f001 fa80 	bl	800f3f0 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800def0:	7bfa      	ldrb	r2, [r7, #15]
 800def2:	7bbb      	ldrb	r3, [r7, #14]
 800def4:	490d      	ldr	r1, [pc, #52]	@ (800df2c <usbd_edpt_clear_stall+0x78>)
 800def6:	0052      	lsls	r2, r2, #1
 800def8:	440a      	add	r2, r1
 800defa:	4413      	add	r3, r2
 800defc:	f103 0220 	add.w	r2, r3, #32
 800df00:	7813      	ldrb	r3, [r2, #0]
 800df02:	f023 0302 	bic.w	r3, r3, #2
 800df06:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800df08:	7bfa      	ldrb	r2, [r7, #15]
 800df0a:	7bbb      	ldrb	r3, [r7, #14]
 800df0c:	4907      	ldr	r1, [pc, #28]	@ (800df2c <usbd_edpt_clear_stall+0x78>)
 800df0e:	0052      	lsls	r2, r2, #1
 800df10:	440a      	add	r2, r1
 800df12:	4413      	add	r3, r2
 800df14:	f103 0220 	add.w	r2, r3, #32
 800df18:	7813      	ldrb	r3, [r2, #0]
 800df1a:	f023 0301 	bic.w	r3, r3, #1
 800df1e:	7013      	strb	r3, [r2, #0]
}
 800df20:	bf00      	nop
 800df22:	3710      	adds	r7, #16
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	2000002d 	.word	0x2000002d
 800df2c:	20015564 	.word	0x20015564

0800df30 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800df30:	b480      	push	{r7}
 800df32:	b085      	sub	sp, #20
 800df34:	af00      	add	r7, sp, #0
 800df36:	4603      	mov	r3, r0
 800df38:	460a      	mov	r2, r1
 800df3a:	71fb      	strb	r3, [r7, #7]
 800df3c:	4613      	mov	r3, r2
 800df3e:	71bb      	strb	r3, [r7, #6]
 800df40:	79bb      	ldrb	r3, [r7, #6]
 800df42:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800df44:	7b3b      	ldrb	r3, [r7, #12]
 800df46:	f003 030f 	and.w	r3, r3, #15
 800df4a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800df4c:	73fb      	strb	r3, [r7, #15]
 800df4e:	79bb      	ldrb	r3, [r7, #6]
 800df50:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800df52:	7b7b      	ldrb	r3, [r7, #13]
 800df54:	09db      	lsrs	r3, r3, #7
 800df56:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800df58:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800df5a:	7bfa      	ldrb	r2, [r7, #15]
 800df5c:	7bbb      	ldrb	r3, [r7, #14]
 800df5e:	490a      	ldr	r1, [pc, #40]	@ (800df88 <usbd_edpt_stalled+0x58>)
 800df60:	0052      	lsls	r2, r2, #1
 800df62:	440a      	add	r2, r1
 800df64:	4413      	add	r3, r2
 800df66:	3320      	adds	r3, #32
 800df68:	781b      	ldrb	r3, [r3, #0]
 800df6a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800df6e:	b2db      	uxtb	r3, r3
 800df70:	2b00      	cmp	r3, #0
 800df72:	bf14      	ite	ne
 800df74:	2301      	movne	r3, #1
 800df76:	2300      	moveq	r3, #0
 800df78:	b2db      	uxtb	r3, r3
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	3714      	adds	r7, #20
 800df7e:	46bd      	mov	sp, r7
 800df80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df84:	4770      	bx	lr
 800df86:	bf00      	nop
 800df88:	20015564 	.word	0x20015564

0800df8c <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800df8c:	b480      	push	{r7}
 800df8e:	b083      	sub	sp, #12
 800df90:	af00      	add	r7, sp, #0
 800df92:	4603      	mov	r3, r0
 800df94:	6039      	str	r1, [r7, #0]
 800df96:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800df98:	bf00      	nop
 800df9a:	370c      	adds	r7, #12
 800df9c:	46bd      	mov	sp, r7
 800df9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa2:	4770      	bx	lr

0800dfa4 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b086      	sub	sp, #24
 800dfa8:	af02      	add	r7, sp, #8
 800dfaa:	4603      	mov	r3, r0
 800dfac:	6039      	str	r1, [r7, #0]
 800dfae:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dfb8:	b2db      	uxtb	r3, r3
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d001      	beq.n	800dfc2 <status_stage_xact+0x1e>
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	e000      	b.n	800dfc4 <status_stage_xact+0x20>
 800dfc2:	2380      	movs	r3, #128	@ 0x80
 800dfc4:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800dfc6:	7bf9      	ldrb	r1, [r7, #15]
 800dfc8:	79f8      	ldrb	r0, [r7, #7]
 800dfca:	2300      	movs	r3, #0
 800dfcc:	9300      	str	r3, [sp, #0]
 800dfce:	2300      	movs	r3, #0
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	f7ff fe0f 	bl	800dbf4 <usbd_edpt_xfer>
 800dfd6:	4603      	mov	r3, r0
}
 800dfd8:	4618      	mov	r0, r3
 800dfda:	3710      	adds	r7, #16
 800dfdc:	46bd      	mov	sp, r7
 800dfde:	bd80      	pop	{r7, pc}

0800dfe0 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b082      	sub	sp, #8
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	6039      	str	r1, [r7, #0]
 800dfea:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800dfec:	4b0b      	ldr	r3, [pc, #44]	@ (800e01c <tud_control_status+0x3c>)
 800dfee:	683a      	ldr	r2, [r7, #0]
 800dff0:	6810      	ldr	r0, [r2, #0]
 800dff2:	6851      	ldr	r1, [r2, #4]
 800dff4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800dff6:	4b09      	ldr	r3, [pc, #36]	@ (800e01c <tud_control_status+0x3c>)
 800dff8:	2200      	movs	r2, #0
 800dffa:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800dffc:	4b07      	ldr	r3, [pc, #28]	@ (800e01c <tud_control_status+0x3c>)
 800dffe:	2200      	movs	r2, #0
 800e000:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800e002:	4b06      	ldr	r3, [pc, #24]	@ (800e01c <tud_control_status+0x3c>)
 800e004:	2200      	movs	r2, #0
 800e006:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800e008:	79fb      	ldrb	r3, [r7, #7]
 800e00a:	6839      	ldr	r1, [r7, #0]
 800e00c:	4618      	mov	r0, r3
 800e00e:	f7ff ffc9 	bl	800dfa4 <status_stage_xact>
 800e012:	4603      	mov	r3, r0
}
 800e014:	4618      	mov	r0, r3
 800e016:	3708      	adds	r7, #8
 800e018:	46bd      	mov	sp, r7
 800e01a:	bd80      	pop	{r7, pc}
 800e01c:	20015660 	.word	0x20015660

0800e020 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800e020:	b590      	push	{r4, r7, lr}
 800e022:	b08b      	sub	sp, #44	@ 0x2c
 800e024:	af02      	add	r7, sp, #8
 800e026:	4603      	mov	r3, r0
 800e028:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800e02a:	4b2d      	ldr	r3, [pc, #180]	@ (800e0e0 <data_stage_xact+0xc0>)
 800e02c:	899a      	ldrh	r2, [r3, #12]
 800e02e:	4b2c      	ldr	r3, [pc, #176]	@ (800e0e0 <data_stage_xact+0xc0>)
 800e030:	89db      	ldrh	r3, [r3, #14]
 800e032:	1ad3      	subs	r3, r2, r3
 800e034:	b29b      	uxth	r3, r3
 800e036:	837b      	strh	r3, [r7, #26]
 800e038:	2340      	movs	r3, #64	@ 0x40
 800e03a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e03c:	8b7a      	ldrh	r2, [r7, #26]
 800e03e:	8b3b      	ldrh	r3, [r7, #24]
 800e040:	4293      	cmp	r3, r2
 800e042:	bf28      	it	cs
 800e044:	4613      	movcs	r3, r2
 800e046:	b29b      	uxth	r3, r3
 800e048:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800e04a:	2300      	movs	r3, #0
 800e04c:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800e04e:	4b24      	ldr	r3, [pc, #144]	@ (800e0e0 <data_stage_xact+0xc0>)
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e056:	b2db      	uxtb	r3, r3
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d02f      	beq.n	800e0bc <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800e05c:	2380      	movs	r3, #128	@ 0x80
 800e05e:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800e060:	8bbb      	ldrh	r3, [r7, #28]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d02a      	beq.n	800e0bc <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800e066:	4b1e      	ldr	r3, [pc, #120]	@ (800e0e0 <data_stage_xact+0xc0>)
 800e068:	689a      	ldr	r2, [r3, #8]
 800e06a:	8bbb      	ldrh	r3, [r7, #28]
 800e06c:	491d      	ldr	r1, [pc, #116]	@ (800e0e4 <data_stage_xact+0xc4>)
 800e06e:	6179      	str	r1, [r7, #20]
 800e070:	2140      	movs	r1, #64	@ 0x40
 800e072:	6139      	str	r1, [r7, #16]
 800e074:	60fa      	str	r2, [r7, #12]
 800e076:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800e078:	697b      	ldr	r3, [r7, #20]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d102      	bne.n	800e084 <data_stage_xact+0x64>
    return -1;
 800e07e:	f04f 33ff 	mov.w	r3, #4294967295
 800e082:	e017      	b.n	800e0b4 <data_stage_xact+0x94>
  if (count == 0u) {
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d101      	bne.n	800e08e <data_stage_xact+0x6e>
    return 0;
 800e08a:	2300      	movs	r3, #0
 800e08c:	e012      	b.n	800e0b4 <data_stage_xact+0x94>
  if (src == NULL) {
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2b00      	cmp	r3, #0
 800e092:	d102      	bne.n	800e09a <data_stage_xact+0x7a>
    return -1;
 800e094:	f04f 33ff 	mov.w	r3, #4294967295
 800e098:	e00c      	b.n	800e0b4 <data_stage_xact+0x94>
  if (count > destsz) {
 800e09a:	693a      	ldr	r2, [r7, #16]
 800e09c:	68bb      	ldr	r3, [r7, #8]
 800e09e:	429a      	cmp	r2, r3
 800e0a0:	d202      	bcs.n	800e0a8 <data_stage_xact+0x88>
    return -1;
 800e0a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e0a6:	e005      	b.n	800e0b4 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800e0a8:	68ba      	ldr	r2, [r7, #8]
 800e0aa:	68f9      	ldr	r1, [r7, #12]
 800e0ac:	6978      	ldr	r0, [r7, #20]
 800e0ae:	f003 ff24 	bl	8011efa <memcpy>
  return 0;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d001      	beq.n	800e0bc <data_stage_xact+0x9c>
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	e00d      	b.n	800e0d8 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800e0bc:	8bbb      	ldrh	r3, [r7, #28]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d001      	beq.n	800e0c6 <data_stage_xact+0xa6>
 800e0c2:	4a08      	ldr	r2, [pc, #32]	@ (800e0e4 <data_stage_xact+0xc4>)
 800e0c4:	e000      	b.n	800e0c8 <data_stage_xact+0xa8>
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	8bbb      	ldrh	r3, [r7, #28]
 800e0ca:	7ff9      	ldrb	r1, [r7, #31]
 800e0cc:	79f8      	ldrb	r0, [r7, #7]
 800e0ce:	2400      	movs	r4, #0
 800e0d0:	9400      	str	r4, [sp, #0]
 800e0d2:	f7ff fd8f 	bl	800dbf4 <usbd_edpt_xfer>
 800e0d6:	4603      	mov	r3, r0
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3724      	adds	r7, #36	@ 0x24
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd90      	pop	{r4, r7, pc}
 800e0e0:	20015660 	.word	0x20015660
 800e0e4:	20015674 	.word	0x20015674

0800e0e8 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800e0e8:	b580      	push	{r7, lr}
 800e0ea:	b088      	sub	sp, #32
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	60b9      	str	r1, [r7, #8]
 800e0f0:	607a      	str	r2, [r7, #4]
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	73fb      	strb	r3, [r7, #15]
 800e0f8:	4613      	mov	r3, r2
 800e0fa:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800e0fc:	4b30      	ldr	r3, [pc, #192]	@ (800e1c0 <tud_control_xfer+0xd8>)
 800e0fe:	68ba      	ldr	r2, [r7, #8]
 800e100:	6810      	ldr	r0, [r2, #0]
 800e102:	6851      	ldr	r1, [r2, #4]
 800e104:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800e106:	4a2e      	ldr	r2, [pc, #184]	@ (800e1c0 <tud_control_xfer+0xd8>)
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800e10c:	4b2c      	ldr	r3, [pc, #176]	@ (800e1c0 <tud_control_xfer+0xd8>)
 800e10e:	2200      	movs	r2, #0
 800e110:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	88db      	ldrh	r3, [r3, #6]
 800e116:	b29a      	uxth	r2, r3
 800e118:	89bb      	ldrh	r3, [r7, #12]
 800e11a:	827b      	strh	r3, [r7, #18]
 800e11c:	4613      	mov	r3, r2
 800e11e:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e120:	8a7a      	ldrh	r2, [r7, #18]
 800e122:	8a3b      	ldrh	r3, [r7, #16]
 800e124:	4293      	cmp	r3, r2
 800e126:	bf28      	it	cs
 800e128:	4613      	movcs	r3, r2
 800e12a:	b29a      	uxth	r2, r3
 800e12c:	4b24      	ldr	r3, [pc, #144]	@ (800e1c0 <tud_control_xfer+0xd8>)
 800e12e:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	88db      	ldrh	r3, [r3, #6]
 800e134:	b29b      	uxth	r3, r3
 800e136:	2b00      	cmp	r3, #0
 800e138:	d026      	beq.n	800e188 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800e13a:	4b21      	ldr	r3, [pc, #132]	@ (800e1c0 <tud_control_xfer+0xd8>)
 800e13c:	899b      	ldrh	r3, [r3, #12]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d00d      	beq.n	800e15e <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d10a      	bne.n	800e15e <tud_control_xfer+0x76>
 800e148:	4b1e      	ldr	r3, [pc, #120]	@ (800e1c4 <tud_control_xfer+0xdc>)
 800e14a:	61bb      	str	r3, [r7, #24]
 800e14c:	69bb      	ldr	r3, [r7, #24]
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	f003 0301 	and.w	r3, r3, #1
 800e154:	2b00      	cmp	r3, #0
 800e156:	d000      	beq.n	800e15a <tud_control_xfer+0x72>
 800e158:	be00      	bkpt	0x0000
 800e15a:	2300      	movs	r3, #0
 800e15c:	e02b      	b.n	800e1b6 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800e15e:	7bfb      	ldrb	r3, [r7, #15]
 800e160:	4618      	mov	r0, r3
 800e162:	f7ff ff5d 	bl	800e020 <data_stage_xact>
 800e166:	4603      	mov	r3, r0
 800e168:	f083 0301 	eor.w	r3, r3, #1
 800e16c:	b2db      	uxtb	r3, r3
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d020      	beq.n	800e1b4 <tud_control_xfer+0xcc>
 800e172:	4b14      	ldr	r3, [pc, #80]	@ (800e1c4 <tud_control_xfer+0xdc>)
 800e174:	617b      	str	r3, [r7, #20]
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f003 0301 	and.w	r3, r3, #1
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d000      	beq.n	800e184 <tud_control_xfer+0x9c>
 800e182:	be00      	bkpt	0x0000
 800e184:	2300      	movs	r3, #0
 800e186:	e016      	b.n	800e1b6 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800e188:	7bfb      	ldrb	r3, [r7, #15]
 800e18a:	68b9      	ldr	r1, [r7, #8]
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7ff ff09 	bl	800dfa4 <status_stage_xact>
 800e192:	4603      	mov	r3, r0
 800e194:	f083 0301 	eor.w	r3, r3, #1
 800e198:	b2db      	uxtb	r3, r3
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d00a      	beq.n	800e1b4 <tud_control_xfer+0xcc>
 800e19e:	4b09      	ldr	r3, [pc, #36]	@ (800e1c4 <tud_control_xfer+0xdc>)
 800e1a0:	61fb      	str	r3, [r7, #28]
 800e1a2:	69fb      	ldr	r3, [r7, #28]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f003 0301 	and.w	r3, r3, #1
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d000      	beq.n	800e1b0 <tud_control_xfer+0xc8>
 800e1ae:	be00      	bkpt	0x0000
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	e000      	b.n	800e1b6 <tud_control_xfer+0xce>
  }

  return true;
 800e1b4:	2301      	movs	r3, #1
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3720      	adds	r7, #32
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	20015660 	.word	0x20015660
 800e1c4:	e000edf0 	.word	0xe000edf0

0800e1c8 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800e1cc:	2214      	movs	r2, #20
 800e1ce:	2100      	movs	r1, #0
 800e1d0:	4802      	ldr	r0, [pc, #8]	@ (800e1dc <usbd_control_reset+0x14>)
 800e1d2:	f003 fe12 	bl	8011dfa <memset>
}
 800e1d6:	bf00      	nop
 800e1d8:	bd80      	pop	{r7, pc}
 800e1da:	bf00      	nop
 800e1dc:	20015660 	.word	0x20015660

0800e1e0 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800e1e0:	b480      	push	{r7}
 800e1e2:	b083      	sub	sp, #12
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800e1e8:	4a04      	ldr	r2, [pc, #16]	@ (800e1fc <usbd_control_set_complete_callback+0x1c>)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6113      	str	r3, [r2, #16]
}
 800e1ee:	bf00      	nop
 800e1f0:	370c      	adds	r7, #12
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f8:	4770      	bx	lr
 800e1fa:	bf00      	nop
 800e1fc:	20015660 	.word	0x20015660

0800e200 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800e200:	b480      	push	{r7}
 800e202:	b083      	sub	sp, #12
 800e204:	af00      	add	r7, sp, #0
 800e206:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800e208:	4b09      	ldr	r3, [pc, #36]	@ (800e230 <usbd_control_set_request+0x30>)
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	6810      	ldr	r0, [r2, #0]
 800e20e:	6851      	ldr	r1, [r2, #4]
 800e210:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800e212:	4b07      	ldr	r3, [pc, #28]	@ (800e230 <usbd_control_set_request+0x30>)
 800e214:	2200      	movs	r2, #0
 800e216:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800e218:	4b05      	ldr	r3, [pc, #20]	@ (800e230 <usbd_control_set_request+0x30>)
 800e21a:	2200      	movs	r2, #0
 800e21c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800e21e:	4b04      	ldr	r3, [pc, #16]	@ (800e230 <usbd_control_set_request+0x30>)
 800e220:	2200      	movs	r2, #0
 800e222:	819a      	strh	r2, [r3, #12]
}
 800e224:	bf00      	nop
 800e226:	370c      	adds	r7, #12
 800e228:	46bd      	mov	sp, r7
 800e22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22e:	4770      	bx	lr
 800e230:	20015660 	.word	0x20015660

0800e234 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800e234:	b580      	push	{r7, lr}
 800e236:	b088      	sub	sp, #32
 800e238:	af00      	add	r7, sp, #0
 800e23a:	603b      	str	r3, [r7, #0]
 800e23c:	4603      	mov	r3, r0
 800e23e:	71fb      	strb	r3, [r7, #7]
 800e240:	460b      	mov	r3, r1
 800e242:	71bb      	strb	r3, [r7, #6]
 800e244:	4613      	mov	r3, r2
 800e246:	717b      	strb	r3, [r7, #5]
 800e248:	79bb      	ldrb	r3, [r7, #6]
 800e24a:	73fb      	strb	r3, [r7, #15]
 800e24c:	7bfb      	ldrb	r3, [r7, #15]
 800e24e:	09db      	lsrs	r3, r3, #7
 800e250:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800e252:	4a4f      	ldr	r2, [pc, #316]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e254:	7812      	ldrb	r2, [r2, #0]
 800e256:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800e25a:	b2d2      	uxtb	r2, r2
 800e25c:	4293      	cmp	r3, r2
 800e25e:	d01e      	beq.n	800e29e <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00a      	beq.n	800e27c <usbd_control_xfer_cb+0x48>
 800e266:	4b4b      	ldr	r3, [pc, #300]	@ (800e394 <usbd_control_xfer_cb+0x160>)
 800e268:	613b      	str	r3, [r7, #16]
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	f003 0301 	and.w	r3, r3, #1
 800e272:	2b00      	cmp	r3, #0
 800e274:	d000      	beq.n	800e278 <usbd_control_xfer_cb+0x44>
 800e276:	be00      	bkpt	0x0000
 800e278:	2300      	movs	r3, #0
 800e27a:	e084      	b.n	800e386 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800e27c:	79fb      	ldrb	r3, [r7, #7]
 800e27e:	4944      	ldr	r1, [pc, #272]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e280:	4618      	mov	r0, r3
 800e282:	f7ff fe83 	bl	800df8c <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800e286:	4b42      	ldr	r3, [pc, #264]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e288:	691b      	ldr	r3, [r3, #16]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d005      	beq.n	800e29a <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800e28e:	4b40      	ldr	r3, [pc, #256]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e290:	691b      	ldr	r3, [r3, #16]
 800e292:	79f8      	ldrb	r0, [r7, #7]
 800e294:	4a3e      	ldr	r2, [pc, #248]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e296:	2103      	movs	r1, #3
 800e298:	4798      	blx	r3
    }

    return true;
 800e29a:	2301      	movs	r3, #1
 800e29c:	e073      	b.n	800e386 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800e29e:	4b3c      	ldr	r3, [pc, #240]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d10c      	bne.n	800e2c6 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800e2ac:	4b38      	ldr	r3, [pc, #224]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2ae:	689b      	ldr	r3, [r3, #8]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d101      	bne.n	800e2b8 <usbd_control_xfer_cb+0x84>
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	e066      	b.n	800e386 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800e2b8:	4b35      	ldr	r3, [pc, #212]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2ba:	689b      	ldr	r3, [r3, #8]
 800e2bc:	683a      	ldr	r2, [r7, #0]
 800e2be:	4936      	ldr	r1, [pc, #216]	@ (800e398 <usbd_control_xfer_cb+0x164>)
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f003 fe1a 	bl	8011efa <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800e2c6:	4b32      	ldr	r3, [pc, #200]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2c8:	89da      	ldrh	r2, [r3, #14]
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	4413      	add	r3, r2
 800e2d0:	b29a      	uxth	r2, r3
 800e2d2:	4b2f      	ldr	r3, [pc, #188]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2d4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800e2d6:	4b2e      	ldr	r3, [pc, #184]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2d8:	689a      	ldr	r2, [r3, #8]
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	4413      	add	r3, r2
 800e2de:	4a2c      	ldr	r2, [pc, #176]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2e0:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800e2e2:	4b2b      	ldr	r3, [pc, #172]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2e4:	88da      	ldrh	r2, [r3, #6]
 800e2e6:	4b2a      	ldr	r3, [pc, #168]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2e8:	89db      	ldrh	r3, [r3, #14]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d002      	beq.n	800e2f4 <usbd_control_xfer_cb+0xc0>
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	2b3f      	cmp	r3, #63	@ 0x3f
 800e2f2:	d831      	bhi.n	800e358 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800e2f8:	4b25      	ldr	r3, [pc, #148]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e2fa:	691b      	ldr	r3, [r3, #16]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d007      	beq.n	800e310 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800e300:	4b23      	ldr	r3, [pc, #140]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e302:	691b      	ldr	r3, [r3, #16]
 800e304:	79f8      	ldrb	r0, [r7, #7]
 800e306:	4a22      	ldr	r2, [pc, #136]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e308:	2102      	movs	r1, #2
 800e30a:	4798      	blx	r3
 800e30c:	4603      	mov	r3, r0
 800e30e:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800e310:	7ffb      	ldrb	r3, [r7, #31]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d015      	beq.n	800e342 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800e316:	79fb      	ldrb	r3, [r7, #7]
 800e318:	491d      	ldr	r1, [pc, #116]	@ (800e390 <usbd_control_xfer_cb+0x15c>)
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7ff fe42 	bl	800dfa4 <status_stage_xact>
 800e320:	4603      	mov	r3, r0
 800e322:	f083 0301 	eor.w	r3, r3, #1
 800e326:	b2db      	uxtb	r3, r3
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d02a      	beq.n	800e382 <usbd_control_xfer_cb+0x14e>
 800e32c:	4b19      	ldr	r3, [pc, #100]	@ (800e394 <usbd_control_xfer_cb+0x160>)
 800e32e:	617b      	str	r3, [r7, #20]
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	f003 0301 	and.w	r3, r3, #1
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d000      	beq.n	800e33e <usbd_control_xfer_cb+0x10a>
 800e33c:	be00      	bkpt	0x0000
 800e33e:	2300      	movs	r3, #0
 800e340:	e021      	b.n	800e386 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800e342:	79fb      	ldrb	r3, [r7, #7]
 800e344:	2100      	movs	r1, #0
 800e346:	4618      	mov	r0, r3
 800e348:	f001 f81c 	bl	800f384 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800e34c:	79fb      	ldrb	r3, [r7, #7]
 800e34e:	2180      	movs	r1, #128	@ 0x80
 800e350:	4618      	mov	r0, r3
 800e352:	f001 f817 	bl	800f384 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800e356:	e014      	b.n	800e382 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800e358:	79fb      	ldrb	r3, [r7, #7]
 800e35a:	4618      	mov	r0, r3
 800e35c:	f7ff fe60 	bl	800e020 <data_stage_xact>
 800e360:	4603      	mov	r3, r0
 800e362:	f083 0301 	eor.w	r3, r3, #1
 800e366:	b2db      	uxtb	r3, r3
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d00b      	beq.n	800e384 <usbd_control_xfer_cb+0x150>
 800e36c:	4b09      	ldr	r3, [pc, #36]	@ (800e394 <usbd_control_xfer_cb+0x160>)
 800e36e:	61bb      	str	r3, [r7, #24]
 800e370:	69bb      	ldr	r3, [r7, #24]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	f003 0301 	and.w	r3, r3, #1
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d000      	beq.n	800e37e <usbd_control_xfer_cb+0x14a>
 800e37c:	be00      	bkpt	0x0000
 800e37e:	2300      	movs	r3, #0
 800e380:	e001      	b.n	800e386 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800e382:	bf00      	nop
  }

  return true;
 800e384:	2301      	movs	r3, #1
}
 800e386:	4618      	mov	r0, r3
 800e388:	3720      	adds	r7, #32
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}
 800e38e:	bf00      	nop
 800e390:	20015660 	.word	0x20015660
 800e394:	e000edf0 	.word	0xe000edf0
 800e398:	20015674 	.word	0x20015674

0800e39c <__NVIC_EnableIRQ>:
{
 800e39c:	b480      	push	{r7}
 800e39e:	b083      	sub	sp, #12
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	4603      	mov	r3, r0
 800e3a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e3a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	db0b      	blt.n	800e3c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e3ae:	79fb      	ldrb	r3, [r7, #7]
 800e3b0:	f003 021f 	and.w	r2, r3, #31
 800e3b4:	4907      	ldr	r1, [pc, #28]	@ (800e3d4 <__NVIC_EnableIRQ+0x38>)
 800e3b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3ba:	095b      	lsrs	r3, r3, #5
 800e3bc:	2001      	movs	r0, #1
 800e3be:	fa00 f202 	lsl.w	r2, r0, r2
 800e3c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800e3c6:	bf00      	nop
 800e3c8:	370c      	adds	r7, #12
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	e000e100 	.word	0xe000e100

0800e3d8 <__NVIC_DisableIRQ>:
{
 800e3d8:	b480      	push	{r7}
 800e3da:	b083      	sub	sp, #12
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	4603      	mov	r3, r0
 800e3e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e3e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	db12      	blt.n	800e410 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e3ea:	79fb      	ldrb	r3, [r7, #7]
 800e3ec:	f003 021f 	and.w	r2, r3, #31
 800e3f0:	490a      	ldr	r1, [pc, #40]	@ (800e41c <__NVIC_DisableIRQ+0x44>)
 800e3f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3f6:	095b      	lsrs	r3, r3, #5
 800e3f8:	2001      	movs	r0, #1
 800e3fa:	fa00 f202 	lsl.w	r2, r0, r2
 800e3fe:	3320      	adds	r3, #32
 800e400:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800e404:	f3bf 8f4f 	dsb	sy
}
 800e408:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800e40a:	f3bf 8f6f 	isb	sy
}
 800e40e:	bf00      	nop
}
 800e410:	bf00      	nop
 800e412:	370c      	adds	r7, #12
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr
 800e41c:	e000e100 	.word	0xe000e100

0800e420 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800e420:	b480      	push	{r7}
 800e422:	b087      	sub	sp, #28
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	71fb      	strb	r3, [r7, #7]
 800e42a:	79fb      	ldrb	r3, [r7, #7]
 800e42c:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e42e:	7cfb      	ldrb	r3, [r7, #19]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d001      	beq.n	800e438 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800e434:	2300      	movs	r3, #0
 800e436:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e438:	7cfb      	ldrb	r3, [r7, #19]
 800e43a:	4a15      	ldr	r2, [pc, #84]	@ (800e490 <dma_setup_prepare+0x70>)
 800e43c:	011b      	lsls	r3, r3, #4
 800e43e:	4413      	add	r3, r2
 800e440:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e442:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800e444:	697b      	ldr	r3, [r7, #20]
 800e446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e448:	4a12      	ldr	r2, [pc, #72]	@ (800e494 <dma_setup_prepare+0x74>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d909      	bls.n	800e462 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e454:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	0fdb      	lsrs	r3, r3, #31
 800e45c:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d110      	bne.n	800e484 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800e462:	697b      	ldr	r3, [r7, #20]
 800e464:	4a0c      	ldr	r2, [pc, #48]	@ (800e498 <dma_setup_prepare+0x78>)
 800e466:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800e46a:	4a0c      	ldr	r2, [pc, #48]	@ (800e49c <dma_setup_prepare+0x7c>)
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800e472:	697b      	ldr	r3, [r7, #20]
 800e474:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800e478:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800e482:	e000      	b.n	800e486 <dma_setup_prepare+0x66>
      return;
 800e484:	bf00      	nop
}
 800e486:	371c      	adds	r7, #28
 800e488:	46bd      	mov	sp, r7
 800e48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48e:	4770      	bx	lr
 800e490:	08014334 	.word	0x08014334
 800e494:	4f543009 	.word	0x4f543009
 800e498:	20080008 	.word	0x20080008
 800e49c:	2001573c 	.word	0x2001573c

0800e4a0 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800e4a0:	b480      	push	{r7}
 800e4a2:	b091      	sub	sp, #68	@ 0x44
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	71fb      	strb	r3, [r7, #7]
 800e4aa:	460b      	mov	r3, r1
 800e4ac:	71bb      	strb	r3, [r7, #6]
 800e4ae:	4613      	mov	r3, r2
 800e4b0:	80bb      	strh	r3, [r7, #4]
 800e4b2:	79fb      	ldrb	r3, [r7, #7]
 800e4b4:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e4b6:	7e7b      	ldrb	r3, [r7, #25]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d001      	beq.n	800e4c0 <dfifo_alloc+0x20>
    rhport = 0;
 800e4bc:	2300      	movs	r3, #0
 800e4be:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e4c0:	7e7b      	ldrb	r3, [r7, #25]
 800e4c2:	4a64      	ldr	r2, [pc, #400]	@ (800e654 <dfifo_alloc+0x1b4>)
 800e4c4:	011b      	lsls	r3, r3, #4
 800e4c6:	4413      	add	r3, r2
 800e4c8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e4ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800e4cc:	79fb      	ldrb	r3, [r7, #7]
 800e4ce:	011b      	lsls	r3, r3, #4
 800e4d0:	4a60      	ldr	r2, [pc, #384]	@ (800e654 <dfifo_alloc+0x1b4>)
 800e4d2:	4413      	add	r3, r2
 800e4d4:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800e4d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4d8:	7a1b      	ldrb	r3, [r3, #8]
 800e4da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800e4de:	79bb      	ldrb	r3, [r7, #6]
 800e4e0:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e4e2:	7ebb      	ldrb	r3, [r7, #26]
 800e4e4:	f003 030f 	and.w	r3, r3, #15
 800e4e8:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800e4ea:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800e4ee:	79bb      	ldrb	r3, [r7, #6]
 800e4f0:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e4f2:	7efb      	ldrb	r3, [r7, #27]
 800e4f4:	09db      	lsrs	r3, r3, #7
 800e4f6:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800e4f8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800e4fc:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800e500:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e504:	429a      	cmp	r2, r3
 800e506:	d30a      	bcc.n	800e51e <dfifo_alloc+0x7e>
 800e508:	4b53      	ldr	r3, [pc, #332]	@ (800e658 <dfifo_alloc+0x1b8>)
 800e50a:	61fb      	str	r3, [r7, #28]
 800e50c:	69fb      	ldr	r3, [r7, #28]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	f003 0301 	and.w	r3, r3, #1
 800e514:	2b00      	cmp	r3, #0
 800e516:	d000      	beq.n	800e51a <dfifo_alloc+0x7a>
 800e518:	be00      	bkpt	0x0000
 800e51a:	2300      	movs	r3, #0
 800e51c:	e094      	b.n	800e648 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800e51e:	88bb      	ldrh	r3, [r7, #4]
 800e520:	617b      	str	r3, [r7, #20]
 800e522:	2304      	movs	r3, #4
 800e524:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800e526:	697a      	ldr	r2, [r7, #20]
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	4413      	add	r3, r2
 800e52c:	1e5a      	subs	r2, r3, #1
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	fbb2 f3f3 	udiv	r3, r2, r3
 800e534:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800e536:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d12a      	bne.n	800e594 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800e53e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e540:	009b      	lsls	r3, r3, #2
 800e542:	b29b      	uxth	r3, r3
 800e544:	81fb      	strh	r3, [r7, #14]
 800e546:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e54a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800e54c:	89fb      	ldrh	r3, [r7, #14]
 800e54e:	089b      	lsrs	r3, r3, #2
 800e550:	b29b      	uxth	r3, r3
 800e552:	f103 0208 	add.w	r2, r3, #8
 800e556:	7b7b      	ldrb	r3, [r7, #13]
 800e558:	4413      	add	r3, r2
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	005b      	lsls	r3, r3, #1
 800e55e:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800e560:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800e562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e564:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e566:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e568:	429a      	cmp	r2, r3
 800e56a:	d26c      	bcs.n	800e646 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800e56c:	4b3b      	ldr	r3, [pc, #236]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e56e:	889b      	ldrh	r3, [r3, #4]
 800e570:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e572:	429a      	cmp	r2, r3
 800e574:	d90a      	bls.n	800e58c <dfifo_alloc+0xec>
 800e576:	4b38      	ldr	r3, [pc, #224]	@ (800e658 <dfifo_alloc+0x1b8>)
 800e578:	623b      	str	r3, [r7, #32]
 800e57a:	6a3b      	ldr	r3, [r7, #32]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	f003 0301 	and.w	r3, r3, #1
 800e582:	2b00      	cmp	r3, #0
 800e584:	d000      	beq.n	800e588 <dfifo_alloc+0xe8>
 800e586:	be00      	bkpt	0x0000
 800e588:	2300      	movs	r3, #0
 800e58a:	e05d      	b.n	800e648 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800e58c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800e58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e590:	625a      	str	r2, [r3, #36]	@ 0x24
 800e592:	e058      	b.n	800e646 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800e594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e596:	7a5b      	ldrb	r3, [r3, #9]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d016      	beq.n	800e5ca <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800e59c:	4b2f      	ldr	r3, [pc, #188]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e59e:	799a      	ldrb	r2, [r3, #6]
 800e5a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5a2:	7a5b      	ldrb	r3, [r3, #9]
 800e5a4:	429a      	cmp	r2, r3
 800e5a6:	d30a      	bcc.n	800e5be <dfifo_alloc+0x11e>
 800e5a8:	4b2b      	ldr	r3, [pc, #172]	@ (800e658 <dfifo_alloc+0x1b8>)
 800e5aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	f003 0301 	and.w	r3, r3, #1
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d000      	beq.n	800e5ba <dfifo_alloc+0x11a>
 800e5b8:	be00      	bkpt	0x0000
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	e044      	b.n	800e648 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800e5be:	4b27      	ldr	r3, [pc, #156]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e5c0:	799b      	ldrb	r3, [r3, #6]
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	b2da      	uxtb	r2, r3
 800e5c6:	4b25      	ldr	r3, [pc, #148]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e5c8:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800e5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5cc:	689b      	ldr	r3, [r3, #8]
 800e5ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d102      	bne.n	800e5dc <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800e5d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e5d8:	005b      	lsls	r3, r3, #1
 800e5da:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800e5dc:	4b1f      	ldr	r3, [pc, #124]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e5de:	889b      	ldrh	r3, [r3, #4]
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800e5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5e8:	4413      	add	r3, r2
 800e5ea:	4299      	cmp	r1, r3
 800e5ec:	d20a      	bcs.n	800e604 <dfifo_alloc+0x164>
 800e5ee:	4b1a      	ldr	r3, [pc, #104]	@ (800e658 <dfifo_alloc+0x1b8>)
 800e5f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f003 0301 	and.w	r3, r3, #1
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d000      	beq.n	800e600 <dfifo_alloc+0x160>
 800e5fe:	be00      	bkpt	0x0000
 800e600:	2300      	movs	r3, #0
 800e602:	e021      	b.n	800e648 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800e604:	4b15      	ldr	r3, [pc, #84]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e606:	889a      	ldrh	r2, [r3, #4]
 800e608:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e60a:	1ad3      	subs	r3, r2, r3
 800e60c:	b29a      	uxth	r2, r3
 800e60e:	4b13      	ldr	r3, [pc, #76]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e610:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800e612:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e616:	2b00      	cmp	r3, #0
 800e618:	d107      	bne.n	800e62a <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800e61a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e61c:	041b      	lsls	r3, r3, #16
 800e61e:	4a0f      	ldr	r2, [pc, #60]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e620:	8892      	ldrh	r2, [r2, #4]
 800e622:	431a      	orrs	r2, r3
 800e624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e626:	629a      	str	r2, [r3, #40]	@ 0x28
 800e628:	e00d      	b.n	800e646 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800e62a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e62c:	041a      	lsls	r2, r3, #16
 800e62e:	4b0b      	ldr	r3, [pc, #44]	@ (800e65c <dfifo_alloc+0x1bc>)
 800e630:	889b      	ldrh	r3, [r3, #4]
 800e632:	4619      	mov	r1, r3
 800e634:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e638:	3b01      	subs	r3, #1
 800e63a:	430a      	orrs	r2, r1
 800e63c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800e63e:	3340      	adds	r3, #64	@ 0x40
 800e640:	009b      	lsls	r3, r3, #2
 800e642:	440b      	add	r3, r1
 800e644:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800e646:	2301      	movs	r3, #1
}
 800e648:	4618      	mov	r0, r3
 800e64a:	3744      	adds	r7, #68	@ 0x44
 800e64c:	46bd      	mov	sp, r7
 800e64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e652:	4770      	bx	lr
 800e654:	08014334 	.word	0x08014334
 800e658:	e000edf0 	.word	0xe000edf0
 800e65c:	20015734 	.word	0x20015734

0800e660 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800e660:	b580      	push	{r7, lr}
 800e662:	b088      	sub	sp, #32
 800e664:	af00      	add	r7, sp, #0
 800e666:	4603      	mov	r3, r0
 800e668:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800e66a:	79fb      	ldrb	r3, [r7, #7]
 800e66c:	011b      	lsls	r3, r3, #4
 800e66e:	4a27      	ldr	r2, [pc, #156]	@ (800e70c <dfifo_device_init+0xac>)
 800e670:	4413      	add	r3, r2
 800e672:	61fb      	str	r3, [r7, #28]
 800e674:	79fb      	ldrb	r3, [r7, #7]
 800e676:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e678:	7b3b      	ldrb	r3, [r7, #12]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d001      	beq.n	800e682 <dfifo_device_init+0x22>
    rhport = 0;
 800e67e:	2300      	movs	r3, #0
 800e680:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e682:	7b3b      	ldrb	r3, [r7, #12]
 800e684:	4a21      	ldr	r2, [pc, #132]	@ (800e70c <dfifo_device_init+0xac>)
 800e686:	011b      	lsls	r3, r3, #4
 800e688:	4413      	add	r3, r2
 800e68a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e68c:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800e68e:	69fb      	ldr	r3, [r7, #28]
 800e690:	7a1b      	ldrb	r3, [r3, #8]
 800e692:	2240      	movs	r2, #64	@ 0x40
 800e694:	81fa      	strh	r2, [r7, #14]
 800e696:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800e698:	89fb      	ldrh	r3, [r7, #14]
 800e69a:	089b      	lsrs	r3, r3, #2
 800e69c:	b29b      	uxth	r3, r3
 800e69e:	f103 0208 	add.w	r2, r3, #8
 800e6a2:	7b7b      	ldrb	r3, [r7, #13]
 800e6a4:	4413      	add	r3, r2
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	005b      	lsls	r3, r3, #1
 800e6aa:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800e6ac:	461a      	mov	r2, r3
 800e6ae:	69bb      	ldr	r3, [r7, #24]
 800e6b0:	625a      	str	r2, [r3, #36]	@ 0x24
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e6ba:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800e6bc:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800e6be:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800e6c0:	69fb      	ldr	r3, [r7, #28]
 800e6c2:	68db      	ldr	r3, [r3, #12]
 800e6c4:	089b      	lsrs	r3, r3, #2
 800e6c6:	b29a      	uxth	r2, r3
 800e6c8:	4b11      	ldr	r3, [pc, #68]	@ (800e710 <dfifo_device_init+0xb0>)
 800e6ca:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800e6cc:	7dfb      	ldrb	r3, [r7, #23]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d009      	beq.n	800e6e6 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800e6d2:	4b0f      	ldr	r3, [pc, #60]	@ (800e710 <dfifo_device_init+0xb0>)
 800e6d4:	889a      	ldrh	r2, [r3, #4]
 800e6d6:	69fb      	ldr	r3, [r7, #28]
 800e6d8:	7a1b      	ldrb	r3, [r3, #8]
 800e6da:	005b      	lsls	r3, r3, #1
 800e6dc:	b29b      	uxth	r3, r3
 800e6de:	1ad3      	subs	r3, r2, r3
 800e6e0:	b29a      	uxth	r2, r3
 800e6e2:	4b0b      	ldr	r3, [pc, #44]	@ (800e710 <dfifo_device_init+0xb0>)
 800e6e4:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800e6e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e710 <dfifo_device_init+0xb0>)
 800e6e8:	889b      	ldrh	r3, [r3, #4]
 800e6ea:	461a      	mov	r2, r3
 800e6ec:	4613      	mov	r3, r2
 800e6ee:	041b      	lsls	r3, r3, #16
 800e6f0:	441a      	add	r2, r3
 800e6f2:	69bb      	ldr	r3, [r7, #24]
 800e6f4:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800e6f6:	79fb      	ldrb	r3, [r7, #7]
 800e6f8:	2240      	movs	r2, #64	@ 0x40
 800e6fa:	2180      	movs	r1, #128	@ 0x80
 800e6fc:	4618      	mov	r0, r3
 800e6fe:	f7ff fecf 	bl	800e4a0 <dfifo_alloc>
}
 800e702:	bf00      	nop
 800e704:	3720      	adds	r7, #32
 800e706:	46bd      	mov	sp, r7
 800e708:	bd80      	pop	{r7, pc}
 800e70a:	bf00      	nop
 800e70c:	08014334 	.word	0x08014334
 800e710:	20015734 	.word	0x20015734

0800e714 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800e714:	b480      	push	{r7}
 800e716:	b08b      	sub	sp, #44	@ 0x2c
 800e718:	af00      	add	r7, sp, #0
 800e71a:	4603      	mov	r3, r0
 800e71c:	6039      	str	r1, [r7, #0]
 800e71e:	71fb      	strb	r3, [r7, #7]
 800e720:	79fb      	ldrb	r3, [r7, #7]
 800e722:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e724:	7c7b      	ldrb	r3, [r7, #17]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d001      	beq.n	800e72e <edpt_activate+0x1a>
    rhport = 0;
 800e72a:	2300      	movs	r3, #0
 800e72c:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e72e:	7c7b      	ldrb	r3, [r7, #17]
 800e730:	4a4f      	ldr	r2, [pc, #316]	@ (800e870 <edpt_activate+0x15c>)
 800e732:	011b      	lsls	r3, r3, #4
 800e734:	4413      	add	r3, r2
 800e736:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e738:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800e73a:	683b      	ldr	r3, [r7, #0]
 800e73c:	789b      	ldrb	r3, [r3, #2]
 800e73e:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e740:	7cbb      	ldrb	r3, [r7, #18]
 800e742:	f003 030f 	and.w	r3, r3, #15
 800e746:	b2db      	uxtb	r3, r3
 800e748:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	789b      	ldrb	r3, [r3, #2]
 800e750:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e752:	7cfb      	ldrb	r3, [r7, #19]
 800e754:	09db      	lsrs	r3, r3, #7
 800e756:	b2db      	uxtb	r3, r3
 800e758:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800e75c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800e760:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e764:	0052      	lsls	r2, r2, #1
 800e766:	4413      	add	r3, r2
 800e768:	011b      	lsls	r3, r3, #4
 800e76a:	4a42      	ldr	r2, [pc, #264]	@ (800e874 <edpt_activate+0x160>)
 800e76c:	4413      	add	r3, r2
 800e76e:	61fb      	str	r3, [r7, #28]
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800e774:	697b      	ldr	r3, [r7, #20]
 800e776:	889b      	ldrh	r3, [r3, #4]
 800e778:	b29b      	uxth	r3, r3
 800e77a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e77e:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800e780:	69fb      	ldr	r3, [r7, #28]
 800e782:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800e784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e786:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800e78a:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800e78c:	7b3b      	ldrb	r3, [r7, #12]
 800e78e:	f003 0306 	and.w	r3, r3, #6
 800e792:	b2db      	uxtb	r3, r3
 800e794:	2b00      	cmp	r3, #0
 800e796:	d109      	bne.n	800e7ac <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	799b      	ldrb	r3, [r3, #6]
 800e79c:	3b01      	subs	r3, #1
 800e79e:	2201      	movs	r2, #1
 800e7a0:	fa02 f303 	lsl.w	r3, r2, r3
 800e7a4:	b2da      	uxtb	r2, r3
 800e7a6:	69fb      	ldr	r3, [r7, #28]
 800e7a8:	731a      	strb	r2, [r3, #12]
 800e7aa:	e003      	b.n	800e7b4 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	799a      	ldrb	r2, [r3, #6]
 800e7b0:	69fb      	ldr	r3, [r7, #28]
 800e7b2:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800e7b8:	69fb      	ldr	r3, [r7, #28]
 800e7ba:	895b      	ldrh	r3, [r3, #10]
 800e7bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800e7c0:	b29a      	uxth	r2, r3
 800e7c2:	893b      	ldrh	r3, [r7, #8]
 800e7c4:	f362 030a 	bfi	r3, r2, #0, #11
 800e7c8:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800e7ca:	7a7b      	ldrb	r3, [r7, #9]
 800e7cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7d0:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	78db      	ldrb	r3, [r3, #3]
 800e7d6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800e7da:	b2da      	uxtb	r2, r3
 800e7dc:	7abb      	ldrb	r3, [r7, #10]
 800e7de:	f362 0383 	bfi	r3, r2, #2, #2
 800e7e2:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800e7e4:	683b      	ldr	r3, [r7, #0]
 800e7e6:	78db      	ldrb	r3, [r3, #3]
 800e7e8:	f003 0303 	and.w	r3, r3, #3
 800e7ec:	b2db      	uxtb	r3, r3
 800e7ee:	2b01      	cmp	r3, #1
 800e7f0:	d003      	beq.n	800e7fa <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800e7f2:	7afb      	ldrb	r3, [r7, #11]
 800e7f4:	f043 0310 	orr.w	r3, r3, #16
 800e7f8:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800e7fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e7fe:	2b01      	cmp	r3, #1
 800e800:	d108      	bne.n	800e814 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800e802:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e806:	f003 030f 	and.w	r3, r3, #15
 800e80a:	b2da      	uxtb	r2, r3
 800e80c:	897b      	ldrh	r3, [r7, #10]
 800e80e:	f362 1389 	bfi	r3, r2, #6, #4
 800e812:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800e814:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800e818:	2b01      	cmp	r3, #1
 800e81a:	bf14      	ite	ne
 800e81c:	2301      	movne	r3, #1
 800e81e:	2300      	moveq	r3, #0
 800e820:	b2db      	uxtb	r3, r3
 800e822:	461a      	mov	r2, r3
 800e824:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e828:	0112      	lsls	r2, r2, #4
 800e82a:	4413      	add	r3, r2
 800e82c:	3348      	adds	r3, #72	@ 0x48
 800e82e:	015b      	lsls	r3, r3, #5
 800e830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e832:	4413      	add	r3, r2
 800e834:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800e836:	68ba      	ldr	r2, [r7, #8]
 800e838:	69bb      	ldr	r3, [r7, #24]
 800e83a:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800e83c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83e:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800e842:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e846:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800e84a:	2901      	cmp	r1, #1
 800e84c:	d101      	bne.n	800e852 <edpt_activate+0x13e>
 800e84e:	2100      	movs	r1, #0
 800e850:	e000      	b.n	800e854 <edpt_activate+0x140>
 800e852:	2110      	movs	r1, #16
 800e854:	440b      	add	r3, r1
 800e856:	2101      	movs	r1, #1
 800e858:	fa01 f303 	lsl.w	r3, r1, r3
 800e85c:	431a      	orrs	r2, r3
 800e85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e860:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800e864:	bf00      	nop
 800e866:	372c      	adds	r7, #44	@ 0x2c
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr
 800e870:	08014334 	.word	0x08014334
 800e874:	200156b4 	.word	0x200156b4

0800e878 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800e878:	b480      	push	{r7}
 800e87a:	b08d      	sub	sp, #52	@ 0x34
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	4603      	mov	r3, r0
 800e880:	71fb      	strb	r3, [r7, #7]
 800e882:	460b      	mov	r3, r1
 800e884:	71bb      	strb	r3, [r7, #6]
 800e886:	4613      	mov	r3, r2
 800e888:	717b      	strb	r3, [r7, #5]
 800e88a:	79fb      	ldrb	r3, [r7, #7]
 800e88c:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e88e:	7f7b      	ldrb	r3, [r7, #29]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d001      	beq.n	800e898 <edpt_disable+0x20>
    rhport = 0;
 800e894:	2300      	movs	r3, #0
 800e896:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e898:	7f7b      	ldrb	r3, [r7, #29]
 800e89a:	4a5e      	ldr	r2, [pc, #376]	@ (800ea14 <edpt_disable+0x19c>)
 800e89c:	011b      	lsls	r3, r3, #4
 800e89e:	4413      	add	r3, r2
 800e8a0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e8a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e8a4:	79bb      	ldrb	r3, [r7, #6]
 800e8a6:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e8a8:	7fbb      	ldrb	r3, [r7, #30]
 800e8aa:	f003 030f 	and.w	r3, r3, #15
 800e8ae:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800e8b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e8b4:	79bb      	ldrb	r3, [r7, #6]
 800e8b6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e8b8:	7ffb      	ldrb	r3, [r7, #31]
 800e8ba:	09db      	lsrs	r3, r3, #7
 800e8bc:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800e8be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800e8c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e8c6:	2b01      	cmp	r3, #1
 800e8c8:	bf14      	ite	ne
 800e8ca:	2301      	movne	r3, #1
 800e8cc:	2300      	moveq	r3, #0
 800e8ce:	b2db      	uxtb	r3, r3
 800e8d0:	461a      	mov	r2, r3
 800e8d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e8d6:	0112      	lsls	r2, r2, #4
 800e8d8:	4413      	add	r3, r2
 800e8da:	3348      	adds	r3, #72	@ 0x48
 800e8dc:	015b      	lsls	r3, r3, #5
 800e8de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e8e0:	4413      	add	r3, r2
 800e8e2:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800e8e4:	797b      	ldrb	r3, [r7, #5]
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d002      	beq.n	800e8f0 <edpt_disable+0x78>
 800e8ea:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e8ee:	e000      	b.n	800e8f2 <edpt_disable+0x7a>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800e8f4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e8f8:	2b01      	cmp	r3, #1
 800e8fa:	d145      	bne.n	800e988 <edpt_disable+0x110>
 800e8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8fe:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e900:	69bb      	ldr	r3, [r7, #24]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	0fdb      	lsrs	r3, r3, #31
 800e906:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800e908:	f083 0301 	eor.w	r3, r3, #1
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d008      	beq.n	800e924 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800e912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e914:	681a      	ldr	r2, [r3, #0]
 800e916:	6a3b      	ldr	r3, [r7, #32]
 800e918:	4313      	orrs	r3, r2
 800e91a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e920:	601a      	str	r2, [r3, #0]
 800e922:	e01e      	b.n	800e962 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800e924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e92e:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800e930:	bf00      	nop
 800e932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e934:	689b      	ldr	r3, [r3, #8]
 800e936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d0f9      	beq.n	800e932 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800e93e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e940:	681a      	ldr	r2, [r3, #0]
 800e942:	6a3b      	ldr	r3, [r7, #32]
 800e944:	4313      	orrs	r3, r2
 800e946:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94c:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800e94e:	bf00      	nop
 800e950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	f003 0302 	and.w	r3, r3, #2
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d0f9      	beq.n	800e950 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800e95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e95e:	2202      	movs	r2, #2
 800e960:	609a      	str	r2, [r3, #8]
 800e962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e964:	617b      	str	r3, [r7, #20]
 800e966:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e96a:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800e96c:	7cfb      	ldrb	r3, [r7, #19]
 800e96e:	019b      	lsls	r3, r3, #6
 800e970:	f043 0220 	orr.w	r2, r3, #32
 800e974:	697b      	ldr	r3, [r7, #20]
 800e976:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800e978:	bf00      	nop
 800e97a:	697b      	ldr	r3, [r7, #20]
 800e97c:	691b      	ldr	r3, [r3, #16]
 800e97e:	f003 0320 	and.w	r3, r3, #32
 800e982:	2b00      	cmp	r3, #0
 800e984:	d1f9      	bne.n	800e97a <edpt_disable+0x102>
}
 800e986:	e03f      	b.n	800ea08 <edpt_disable+0x190>
 800e988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e98a:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	0fdb      	lsrs	r3, r3, #31
 800e992:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800e994:	f083 0301 	eor.w	r3, r3, #1
 800e998:	b2db      	uxtb	r3, r3
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d103      	bne.n	800e9a6 <edpt_disable+0x12e>
 800e99e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d106      	bne.n	800e9b4 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800e9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9a8:	681a      	ldr	r2, [r3, #0]
 800e9aa:	6a3b      	ldr	r3, [r7, #32]
 800e9ac:	431a      	orrs	r2, r3
 800e9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9b0:	601a      	str	r2, [r3, #0]
 800e9b2:	e029      	b.n	800ea08 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800e9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9b6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e9ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e9be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800e9c4:	bf00      	nop
 800e9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c8:	695b      	ldr	r3, [r3, #20]
 800e9ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d0f9      	beq.n	800e9c6 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800e9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d4:	681a      	ldr	r2, [r3, #0]
 800e9d6:	6a3b      	ldr	r3, [r7, #32]
 800e9d8:	4313      	orrs	r3, r2
 800e9da:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e0:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800e9e2:	bf00      	nop
 800e9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9e6:	689b      	ldr	r3, [r3, #8]
 800e9e8:	f003 0302 	and.w	r3, r3, #2
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d0f9      	beq.n	800e9e4 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800e9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9f2:	2202      	movs	r2, #2
 800e9f4:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800e9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9f8:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800e9fc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800ea00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea02:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800ea06:	bf00      	nop
 800ea08:	bf00      	nop
 800ea0a:	3734      	adds	r7, #52	@ 0x34
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea12:	4770      	bx	lr
 800ea14:	08014334 	.word	0x08014334

0800ea18 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b08c      	sub	sp, #48	@ 0x30
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	4603      	mov	r3, r0
 800ea20:	460a      	mov	r2, r1
 800ea22:	71fb      	strb	r3, [r7, #7]
 800ea24:	4613      	mov	r3, r2
 800ea26:	71bb      	strb	r3, [r7, #6]
 800ea28:	79fb      	ldrb	r3, [r7, #7]
 800ea2a:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ea2c:	7cfb      	ldrb	r3, [r7, #19]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d001      	beq.n	800ea36 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800ea32:	2300      	movs	r3, #0
 800ea34:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ea36:	7cfb      	ldrb	r3, [r7, #19]
 800ea38:	4a37      	ldr	r2, [pc, #220]	@ (800eb18 <epin_write_tx_fifo+0x100>)
 800ea3a:	011b      	lsls	r3, r3, #4
 800ea3c:	4413      	add	r3, r2
 800ea3e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ea40:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800ea42:	79bb      	ldrb	r3, [r7, #6]
 800ea44:	3348      	adds	r3, #72	@ 0x48
 800ea46:	015b      	lsls	r3, r3, #5
 800ea48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea4a:	4413      	add	r3, r2
 800ea4c:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ea4e:	79bb      	ldrb	r3, [r7, #6]
 800ea50:	015b      	lsls	r3, r3, #5
 800ea52:	3310      	adds	r3, #16
 800ea54:	4a31      	ldr	r2, [pc, #196]	@ (800eb1c <epin_write_tx_fifo+0x104>)
 800ea56:	4413      	add	r3, r2
 800ea58:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800ea5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea5c:	691b      	ldr	r3, [r3, #16]
 800ea5e:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800ea60:	897b      	ldrh	r3, [r7, #10]
 800ea62:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800ea66:	b29b      	uxth	r3, r3
 800ea68:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800ea6e:	2300      	movs	r3, #0
 800ea70:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ea72:	e045      	b.n	800eb00 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800ea74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea76:	691b      	ldr	r3, [r3, #16]
 800ea78:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800ea7a:	68bb      	ldr	r3, [r7, #8]
 800ea7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea80:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800ea82:	6a3b      	ldr	r3, [r7, #32]
 800ea84:	895a      	ldrh	r2, [r3, #10]
 800ea86:	8bbb      	ldrh	r3, [r7, #28]
 800ea88:	823b      	strh	r3, [r7, #16]
 800ea8a:	4613      	mov	r3, r2
 800ea8c:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ea8e:	8a3a      	ldrh	r2, [r7, #16]
 800ea90:	89fb      	ldrh	r3, [r7, #14]
 800ea92:	4293      	cmp	r3, r2
 800ea94:	bf28      	it	cs
 800ea96:	4613      	movcs	r3, r2
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800ea9c:	8b7a      	ldrh	r2, [r7, #26]
 800ea9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaa0:	699b      	ldr	r3, [r3, #24]
 800eaa2:	0099      	lsls	r1, r3, #2
 800eaa4:	4b1e      	ldr	r3, [pc, #120]	@ (800eb20 <epin_write_tx_fifo+0x108>)
 800eaa6:	400b      	ands	r3, r1
 800eaa8:	429a      	cmp	r2, r3
 800eaaa:	d82e      	bhi.n	800eb0a <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800eaac:	6a3b      	ldr	r3, [r7, #32]
 800eaae:	685b      	ldr	r3, [r3, #4]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d011      	beq.n	800ead8 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800eab4:	79bb      	ldrb	r3, [r7, #6]
 800eab6:	3301      	adds	r3, #1
 800eab8:	031b      	lsls	r3, r3, #12
 800eaba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eabc:	4413      	add	r3, r2
 800eabe:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800eac0:	6a3b      	ldr	r3, [r7, #32]
 800eac2:	6858      	ldr	r0, [r3, #4]
 800eac4:	8b7a      	ldrh	r2, [r7, #26]
 800eac6:	2301      	movs	r3, #1
 800eac8:	6979      	ldr	r1, [r7, #20]
 800eaca:	f7fd f861 	bl	800bb90 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800eace:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ead0:	8b7b      	ldrh	r3, [r7, #26]
 800ead2:	4413      	add	r3, r2
 800ead4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ead6:	e010      	b.n	800eafa <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800ead8:	6a3b      	ldr	r3, [r7, #32]
 800eada:	681a      	ldr	r2, [r3, #0]
 800eadc:	8b7b      	ldrh	r3, [r7, #26]
 800eade:	79b9      	ldrb	r1, [r7, #6]
 800eae0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eae2:	f001 fd3a 	bl	801055a <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800eae6:	6a3b      	ldr	r3, [r7, #32]
 800eae8:	681a      	ldr	r2, [r3, #0]
 800eaea:	8b7b      	ldrh	r3, [r7, #26]
 800eaec:	441a      	add	r2, r3
 800eaee:	6a3b      	ldr	r3, [r7, #32]
 800eaf0:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800eaf2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800eaf4:	8b7b      	ldrh	r3, [r7, #26]
 800eaf6:	4413      	add	r3, r2
 800eaf8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800eafa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800eafc:	3301      	adds	r3, #1
 800eafe:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800eb00:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800eb02:	8bfb      	ldrh	r3, [r7, #30]
 800eb04:	429a      	cmp	r2, r3
 800eb06:	d3b5      	bcc.n	800ea74 <epin_write_tx_fifo+0x5c>
 800eb08:	e000      	b.n	800eb0c <epin_write_tx_fifo+0xf4>
      break;
 800eb0a:	bf00      	nop
    }
  }
  return total_bytes_written;
 800eb0c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800eb0e:	4618      	mov	r0, r3
 800eb10:	3730      	adds	r7, #48	@ 0x30
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
 800eb16:	bf00      	nop
 800eb18:	08014334 	.word	0x08014334
 800eb1c:	200156b4 	.word	0x200156b4
 800eb20:	0003fffc 	.word	0x0003fffc

0800eb24 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b092      	sub	sp, #72	@ 0x48
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	71fb      	strb	r3, [r7, #7]
 800eb2e:	460b      	mov	r3, r1
 800eb30:	71bb      	strb	r3, [r7, #6]
 800eb32:	4613      	mov	r3, r2
 800eb34:	717b      	strb	r3, [r7, #5]
 800eb36:	79fb      	ldrb	r3, [r7, #7]
 800eb38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800eb3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d002      	beq.n	800eb4a <edpt_schedule_packets+0x26>
    rhport = 0;
 800eb44:	2300      	movs	r3, #0
 800eb46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800eb4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb4e:	4a77      	ldr	r2, [pc, #476]	@ (800ed2c <edpt_schedule_packets+0x208>)
 800eb50:	011b      	lsls	r3, r3, #4
 800eb52:	4413      	add	r3, r2
 800eb54:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800eb56:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800eb58:	79ba      	ldrb	r2, [r7, #6]
 800eb5a:	797b      	ldrb	r3, [r7, #5]
 800eb5c:	0052      	lsls	r2, r2, #1
 800eb5e:	4413      	add	r3, r2
 800eb60:	011b      	lsls	r3, r3, #4
 800eb62:	4a73      	ldr	r2, [pc, #460]	@ (800ed30 <edpt_schedule_packets+0x20c>)
 800eb64:	4413      	add	r3, r2
 800eb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800eb68:	797b      	ldrb	r3, [r7, #5]
 800eb6a:	2b01      	cmp	r3, #1
 800eb6c:	bf14      	ite	ne
 800eb6e:	2301      	movne	r3, #1
 800eb70:	2300      	moveq	r3, #0
 800eb72:	b2db      	uxtb	r3, r3
 800eb74:	461a      	mov	r2, r3
 800eb76:	79bb      	ldrb	r3, [r7, #6]
 800eb78:	0112      	lsls	r2, r2, #4
 800eb7a:	4413      	add	r3, r2
 800eb7c:	3348      	adds	r3, #72	@ 0x48
 800eb7e:	015b      	lsls	r3, r3, #5
 800eb80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eb82:	4413      	add	r3, r2
 800eb84:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800eb86:	79bb      	ldrb	r3, [r7, #6]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d11e      	bne.n	800ebca <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800eb8c:	797b      	ldrb	r3, [r7, #5]
 800eb8e:	4a69      	ldr	r2, [pc, #420]	@ (800ed34 <edpt_schedule_packets+0x210>)
 800eb90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb94:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800eb96:	2340      	movs	r3, #64	@ 0x40
 800eb98:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800eb9a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800eb9c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800eb9e:	4293      	cmp	r3, r2
 800eba0:	bf28      	it	cs
 800eba2:	4613      	movcs	r3, r2
 800eba4:	b29b      	uxth	r3, r3
 800eba6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800ebaa:	797b      	ldrb	r3, [r7, #5]
 800ebac:	4a61      	ldr	r2, [pc, #388]	@ (800ed34 <edpt_schedule_packets+0x210>)
 800ebae:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ebb2:	797b      	ldrb	r3, [r7, #5]
 800ebb4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800ebb8:	1a8a      	subs	r2, r1, r2
 800ebba:	b291      	uxth	r1, r2
 800ebbc:	4a5d      	ldr	r2, [pc, #372]	@ (800ed34 <edpt_schedule_packets+0x210>)
 800ebbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800ebc8:	e019      	b.n	800ebfe <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800ebca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebcc:	891b      	ldrh	r3, [r3, #8]
 800ebce:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800ebd2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ebd6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ebd8:	8952      	ldrh	r2, [r2, #10]
 800ebda:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebdc:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800ebde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebe0:	6a3b      	ldr	r3, [r7, #32]
 800ebe2:	4413      	add	r3, r2
 800ebe4:	1e5a      	subs	r2, r3, #1
 800ebe6:	6a3b      	ldr	r3, [r7, #32]
 800ebe8:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800ebf0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d102      	bne.n	800ebfe <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800ebfe:	2300      	movs	r3, #0
 800ec00:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800ec02:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800ec06:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	f362 0312 	bfi	r3, r2, #0, #19
 800ec10:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800ec12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ec16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec1a:	b29a      	uxth	r2, r3
 800ec1c:	8b7b      	ldrh	r3, [r7, #26]
 800ec1e:	f362 03cc 	bfi	r3, r2, #3, #10
 800ec22:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800ec24:	69ba      	ldr	r2, [r7, #24]
 800ec26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec28:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800ec2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800ec30:	7dfb      	ldrb	r3, [r7, #23]
 800ec32:	f043 0304 	orr.w	r3, r3, #4
 800ec36:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800ec38:	7dfb      	ldrb	r3, [r7, #23]
 800ec3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec3e:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800ec40:	7dbb      	ldrb	r3, [r7, #22]
 800ec42:	f003 030c 	and.w	r3, r3, #12
 800ec46:	b2db      	uxtb	r3, r3
 800ec48:	2b04      	cmp	r3, #4
 800ec4a:	d116      	bne.n	800ec7a <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800ec4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec4e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ec52:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800ec5a:	b29b      	uxth	r3, r3
 800ec5c:	f003 0301 	and.w	r3, r3, #1
 800ec60:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800ec62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d004      	beq.n	800ec72 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800ec68:	7dfb      	ldrb	r3, [r7, #23]
 800ec6a:	f043 0310 	orr.w	r3, r3, #16
 800ec6e:	75fb      	strb	r3, [r7, #23]
 800ec70:	e003      	b.n	800ec7a <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800ec72:	7dfb      	ldrb	r3, [r7, #23]
 800ec74:	f043 0320 	orr.w	r3, r3, #32
 800ec78:	75fb      	strb	r3, [r7, #23]
 800ec7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ec7c:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ec7e:	69fb      	ldr	r3, [r7, #28]
 800ec80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec82:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ec84:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800ec86:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800ec8a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d021      	beq.n	800ecd6 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800ec92:	797b      	ldrb	r3, [r7, #5]
 800ec94:	2b01      	cmp	r3, #1
 800ec96:	d10b      	bne.n	800ecb0 <edpt_schedule_packets+0x18c>
 800ec98:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d007      	beq.n	800ecb0 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800eca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800eca8:	4611      	mov	r1, r2
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7fd faff 	bl	800c2ae <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800ecb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	461a      	mov	r2, r3
 800ecb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecb8:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800ecba:	697a      	ldr	r2, [r7, #20]
 800ecbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecbe:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800ecc0:	79bb      	ldrb	r3, [r7, #6]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d12e      	bne.n	800ed24 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800ecc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecc8:	681a      	ldr	r2, [r3, #0]
 800ecca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ecce:	441a      	add	r2, r3
 800ecd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecd2:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800ecd4:	e026      	b.n	800ed24 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800ecd6:	697a      	ldr	r2, [r7, #20]
 800ecd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecda:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800ecdc:	797b      	ldrb	r3, [r7, #5]
 800ecde:	2b01      	cmp	r3, #1
 800ece0:	d120      	bne.n	800ed24 <edpt_schedule_packets+0x200>
 800ece2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d01c      	beq.n	800ed24 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800ecea:	79ba      	ldrb	r2, [r7, #6]
 800ecec:	79fb      	ldrb	r3, [r7, #7]
 800ecee:	4611      	mov	r1, r2
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7ff fe91 	bl	800ea18 <epin_write_tx_fifo>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800ecfa:	79bb      	ldrb	r3, [r7, #6]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d011      	beq.n	800ed24 <edpt_schedule_packets+0x200>
 800ed00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed02:	891b      	ldrh	r3, [r3, #8]
 800ed04:	461a      	mov	r2, r3
 800ed06:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800ed08:	1ad3      	subs	r3, r2, r3
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	dd0a      	ble.n	800ed24 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800ed0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed10:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800ed14:	79bb      	ldrb	r3, [r7, #6]
 800ed16:	2101      	movs	r1, #1
 800ed18:	fa01 f303 	lsl.w	r3, r1, r3
 800ed1c:	431a      	orrs	r2, r3
 800ed1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ed20:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800ed24:	bf00      	nop
 800ed26:	3748      	adds	r7, #72	@ 0x48
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	bd80      	pop	{r7, pc}
 800ed2c:	08014334 	.word	0x08014334
 800ed30:	200156b4 	.word	0x200156b4
 800ed34:	20015734 	.word	0x20015734

0800ed38 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b08c      	sub	sp, #48	@ 0x30
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	4603      	mov	r3, r0
 800ed40:	6039      	str	r1, [r7, #0]
 800ed42:	71fb      	strb	r3, [r7, #7]
 800ed44:	79fb      	ldrb	r3, [r7, #7]
 800ed46:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ed48:	7dfb      	ldrb	r3, [r7, #23]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d001      	beq.n	800ed52 <dcd_init+0x1a>
    rhport = 0;
 800ed4e:	2300      	movs	r3, #0
 800ed50:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ed52:	7dfb      	ldrb	r3, [r7, #23]
 800ed54:	4a43      	ldr	r2, [pc, #268]	@ (800ee64 <dcd_init+0x12c>)
 800ed56:	011b      	lsls	r3, r3, #4
 800ed58:	4413      	add	r3, r2
 800ed5a:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ed5c:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800ed5e:	2208      	movs	r2, #8
 800ed60:	2100      	movs	r1, #0
 800ed62:	4841      	ldr	r0, [pc, #260]	@ (800ee68 <dcd_init+0x130>)
 800ed64:	f003 f849 	bl	8011dfa <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800ed68:	2101      	movs	r1, #1
 800ed6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed6c:	f001 fafa 	bl	8010364 <dwc2_core_is_highspeed>
 800ed70:	4603      	mov	r3, r0
 800ed72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ed76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed78:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ed7a:	69bb      	ldr	r3, [r7, #24]
 800ed7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ed7e:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ed80:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800ed82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800ed86:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ed8a:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800ed8e:	79fb      	ldrb	r3, [r7, #7]
 800ed90:	4618      	mov	r0, r3
 800ed92:	f001 fb05 	bl	80103a0 <dwc2_core_init>
 800ed96:	4603      	mov	r3, r0
 800ed98:	f083 0301 	eor.w	r3, r3, #1
 800ed9c:	b2db      	uxtb	r3, r3
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d00a      	beq.n	800edb8 <dcd_init+0x80>
 800eda2:	4b32      	ldr	r3, [pc, #200]	@ (800ee6c <dcd_init+0x134>)
 800eda4:	61fb      	str	r3, [r7, #28]
 800eda6:	69fb      	ldr	r3, [r7, #28]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	f003 0301 	and.w	r3, r3, #1
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d000      	beq.n	800edb4 <dcd_init+0x7c>
 800edb2:	be00      	bkpt	0x0000
 800edb4:	2300      	movs	r3, #0
 800edb6:	e050      	b.n	800ee5a <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800edb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edba:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800edbe:	f023 0303 	bic.w	r3, r3, #3
 800edc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800edc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d00d      	beq.n	800ede8 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800edcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800edd0:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800edd2:	7b3b      	ldrb	r3, [r7, #12]
 800edd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800edd8:	b2db      	uxtb	r3, r3
 800edda:	2b80      	cmp	r3, #128	@ 0x80
 800eddc:	d108      	bne.n	800edf0 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800edde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ede0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ede4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ede6:	e003      	b.n	800edf0 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800ede8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edea:	f043 0303 	orr.w	r3, r3, #3
 800edee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800edf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edf2:	f043 0304 	orr.w	r3, r3, #4
 800edf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800edf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800edfc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800ee00:	79fb      	ldrb	r3, [r7, #7]
 800ee02:	4618      	mov	r0, r3
 800ee04:	f000 f8e2 	bl	800efcc <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800ee08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee0a:	68db      	ldr	r3, [r3, #12]
 800ee0c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ee10:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ee14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee16:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800ee18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800ee20:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800ee24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee26:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800ee28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee2a:	699a      	ldr	r2, [r3, #24]
 800ee2c:	4b10      	ldr	r3, [pc, #64]	@ (800ee70 <dcd_init+0x138>)
 800ee2e:	4313      	orrs	r3, r2
 800ee30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee32:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800ee34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee36:	689b      	ldr	r3, [r3, #8]
 800ee38:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800ee3a:	6a3b      	ldr	r3, [r7, #32]
 800ee3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ee40:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800ee42:	6a3b      	ldr	r3, [r7, #32]
 800ee44:	f043 0301 	orr.w	r3, r3, #1
 800ee48:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800ee4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee4c:	6a3a      	ldr	r2, [r7, #32]
 800ee4e:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800ee50:	79fb      	ldrb	r3, [r7, #7]
 800ee52:	4618      	mov	r0, r3
 800ee54:	f000 f898 	bl	800ef88 <dcd_connect>
  return true;
 800ee58:	2301      	movs	r3, #1
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3730      	adds	r7, #48	@ 0x30
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd80      	pop	{r7, pc}
 800ee62:	bf00      	nop
 800ee64:	08014334 	.word	0x08014334
 800ee68:	20015734 	.word	0x20015734
 800ee6c:	e000edf0 	.word	0xe000edf0
 800ee70:	80003004 	.word	0x80003004

0800ee74 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b084      	sub	sp, #16
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	71fb      	strb	r3, [r7, #7]
 800ee7e:	79fb      	ldrb	r3, [r7, #7]
 800ee80:	73fb      	strb	r3, [r7, #15]
 800ee82:	2301      	movs	r3, #1
 800ee84:	73bb      	strb	r3, [r7, #14]
 800ee86:	2301      	movs	r3, #1
 800ee88:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800ee8a:	7bfb      	ldrb	r3, [r7, #15]
 800ee8c:	4a0c      	ldr	r2, [pc, #48]	@ (800eec0 <dcd_int_enable+0x4c>)
 800ee8e:	011b      	lsls	r3, r3, #4
 800ee90:	4413      	add	r3, r2
 800ee92:	3304      	adds	r3, #4
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800ee98:	7b7b      	ldrb	r3, [r7, #13]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d005      	beq.n	800eeaa <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800ee9e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7ff fa7a 	bl	800e39c <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800eea8:	e004      	b.n	800eeb4 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800eeaa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800eeae:	4618      	mov	r0, r3
 800eeb0:	f7ff fa92 	bl	800e3d8 <__NVIC_DisableIRQ>
}
 800eeb4:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800eeb6:	bf00      	nop
 800eeb8:	3710      	adds	r7, #16
 800eeba:	46bd      	mov	sp, r7
 800eebc:	bd80      	pop	{r7, pc}
 800eebe:	bf00      	nop
 800eec0:	08014334 	.word	0x08014334

0800eec4 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b084      	sub	sp, #16
 800eec8:	af00      	add	r7, sp, #0
 800eeca:	4603      	mov	r3, r0
 800eecc:	71fb      	strb	r3, [r7, #7]
 800eece:	79fb      	ldrb	r3, [r7, #7]
 800eed0:	73fb      	strb	r3, [r7, #15]
 800eed2:	2301      	movs	r3, #1
 800eed4:	73bb      	strb	r3, [r7, #14]
 800eed6:	2300      	movs	r3, #0
 800eed8:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800eeda:	7bfb      	ldrb	r3, [r7, #15]
 800eedc:	4a0c      	ldr	r2, [pc, #48]	@ (800ef10 <dcd_int_disable+0x4c>)
 800eede:	011b      	lsls	r3, r3, #4
 800eee0:	4413      	add	r3, r2
 800eee2:	3304      	adds	r3, #4
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800eee8:	7b7b      	ldrb	r3, [r7, #13]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d005      	beq.n	800eefa <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800eeee:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800eef2:	4618      	mov	r0, r3
 800eef4:	f7ff fa52 	bl	800e39c <__NVIC_EnableIRQ>
}
 800eef8:	e004      	b.n	800ef04 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800eefa:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800eefe:	4618      	mov	r0, r3
 800ef00:	f7ff fa6a 	bl	800e3d8 <__NVIC_DisableIRQ>
}
 800ef04:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800ef06:	bf00      	nop
 800ef08:	3710      	adds	r7, #16
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}
 800ef0e:	bf00      	nop
 800ef10:	08014334 	.word	0x08014334

0800ef14 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b086      	sub	sp, #24
 800ef18:	af02      	add	r7, sp, #8
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	460a      	mov	r2, r1
 800ef1e:	71fb      	strb	r3, [r7, #7]
 800ef20:	4613      	mov	r3, r2
 800ef22:	71bb      	strb	r3, [r7, #6]
 800ef24:	79fb      	ldrb	r3, [r7, #7]
 800ef26:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ef28:	7a7b      	ldrb	r3, [r7, #9]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d001      	beq.n	800ef32 <dcd_set_address+0x1e>
    rhport = 0;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ef32:	7a7b      	ldrb	r3, [r7, #9]
 800ef34:	4a13      	ldr	r2, [pc, #76]	@ (800ef84 <dcd_set_address+0x70>)
 800ef36:	011b      	lsls	r3, r3, #4
 800ef38:	4413      	add	r3, r2
 800ef3a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ef3c:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ef44:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800ef48:	79bb      	ldrb	r3, [r7, #6]
 800ef4a:	011b      	lsls	r3, r3, #4
 800ef4c:	431a      	orrs	r2, r3
 800ef4e:	68fb      	ldr	r3, [r7, #12]
 800ef50:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800ef54:	2300      	movs	r3, #0
 800ef56:	72fb      	strb	r3, [r7, #11]
 800ef58:	2301      	movs	r3, #1
 800ef5a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800ef5c:	7abb      	ldrb	r3, [r7, #10]
 800ef5e:	2b01      	cmp	r3, #1
 800ef60:	d101      	bne.n	800ef66 <dcd_set_address+0x52>
 800ef62:	2280      	movs	r2, #128	@ 0x80
 800ef64:	e000      	b.n	800ef68 <dcd_set_address+0x54>
 800ef66:	2200      	movs	r2, #0
 800ef68:	7afb      	ldrb	r3, [r7, #11]
 800ef6a:	4313      	orrs	r3, r2
 800ef6c:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800ef6e:	79f8      	ldrb	r0, [r7, #7]
 800ef70:	2300      	movs	r3, #0
 800ef72:	9300      	str	r3, [sp, #0]
 800ef74:	2300      	movs	r3, #0
 800ef76:	2200      	movs	r2, #0
 800ef78:	f000 f94a 	bl	800f210 <dcd_edpt_xfer>
}
 800ef7c:	bf00      	nop
 800ef7e:	3710      	adds	r7, #16
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	08014334 	.word	0x08014334

0800ef88 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800ef88:	b480      	push	{r7}
 800ef8a:	b085      	sub	sp, #20
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	4603      	mov	r3, r0
 800ef90:	71fb      	strb	r3, [r7, #7]
 800ef92:	79fb      	ldrb	r3, [r7, #7]
 800ef94:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ef96:	7afb      	ldrb	r3, [r7, #11]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d001      	beq.n	800efa0 <dcd_connect+0x18>
    rhport = 0;
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800efa0:	7afb      	ldrb	r3, [r7, #11]
 800efa2:	4a09      	ldr	r2, [pc, #36]	@ (800efc8 <dcd_connect+0x40>)
 800efa4:	011b      	lsls	r3, r3, #4
 800efa6:	4413      	add	r3, r2
 800efa8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800efaa:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800efb2:	f023 0202 	bic.w	r2, r3, #2
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800efbc:	bf00      	nop
 800efbe:	3714      	adds	r7, #20
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr
 800efc8:	08014334 	.word	0x08014334

0800efcc <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800efcc:	b480      	push	{r7}
 800efce:	b085      	sub	sp, #20
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	4603      	mov	r3, r0
 800efd4:	71fb      	strb	r3, [r7, #7]
 800efd6:	79fb      	ldrb	r3, [r7, #7]
 800efd8:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800efda:	7afb      	ldrb	r3, [r7, #11]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d001      	beq.n	800efe4 <dcd_disconnect+0x18>
    rhport = 0;
 800efe0:	2300      	movs	r3, #0
 800efe2:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800efe4:	7afb      	ldrb	r3, [r7, #11]
 800efe6:	4a09      	ldr	r2, [pc, #36]	@ (800f00c <dcd_disconnect+0x40>)
 800efe8:	011b      	lsls	r3, r3, #4
 800efea:	4413      	add	r3, r2
 800efec:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800efee:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800eff6:	f043 0202 	orr.w	r2, r3, #2
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f000:	bf00      	nop
 800f002:	3714      	adds	r7, #20
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr
 800f00c:	08014334 	.word	0x08014334

0800f010 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800f010:	b480      	push	{r7}
 800f012:	b085      	sub	sp, #20
 800f014:	af00      	add	r7, sp, #0
 800f016:	4603      	mov	r3, r0
 800f018:	460a      	mov	r2, r1
 800f01a:	71fb      	strb	r3, [r7, #7]
 800f01c:	4613      	mov	r3, r2
 800f01e:	71bb      	strb	r3, [r7, #6]
 800f020:	79fb      	ldrb	r3, [r7, #7]
 800f022:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f024:	7afb      	ldrb	r3, [r7, #11]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d001      	beq.n	800f02e <dcd_sof_enable+0x1e>
    rhport = 0;
 800f02a:	2300      	movs	r3, #0
 800f02c:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f02e:	7afb      	ldrb	r3, [r7, #11]
 800f030:	4a10      	ldr	r2, [pc, #64]	@ (800f074 <dcd_sof_enable+0x64>)
 800f032:	011b      	lsls	r3, r3, #4
 800f034:	4413      	add	r3, r2
 800f036:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f038:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800f03a:	4a0f      	ldr	r2, [pc, #60]	@ (800f078 <dcd_sof_enable+0x68>)
 800f03c:	79bb      	ldrb	r3, [r7, #6]
 800f03e:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800f040:	79bb      	ldrb	r3, [r7, #6]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d009      	beq.n	800f05a <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	2208      	movs	r2, #8
 800f04a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	699b      	ldr	r3, [r3, #24]
 800f050:	f043 0208 	orr.w	r2, r3, #8
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800f058:	e005      	b.n	800f066 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	699b      	ldr	r3, [r3, #24]
 800f05e:	f023 0208 	bic.w	r2, r3, #8
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	619a      	str	r2, [r3, #24]
}
 800f066:	bf00      	nop
 800f068:	3714      	adds	r7, #20
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr
 800f072:	bf00      	nop
 800f074:	08014334 	.word	0x08014334
 800f078:	20015734 	.word	0x20015734

0800f07c <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b084      	sub	sp, #16
 800f080:	af00      	add	r7, sp, #0
 800f082:	4603      	mov	r3, r0
 800f084:	6039      	str	r1, [r7, #0]
 800f086:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	7899      	ldrb	r1, [r3, #2]
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	889b      	ldrh	r3, [r3, #4]
 800f094:	b29b      	uxth	r3, r3
 800f096:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f09a:	b29a      	uxth	r2, r3
 800f09c:	79fb      	ldrb	r3, [r7, #7]
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7ff f9fe 	bl	800e4a0 <dfifo_alloc>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	f083 0301 	eor.w	r3, r3, #1
 800f0aa:	b2db      	uxtb	r3, r3
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d00a      	beq.n	800f0c6 <dcd_edpt_open+0x4a>
 800f0b0:	4b0a      	ldr	r3, [pc, #40]	@ (800f0dc <dcd_edpt_open+0x60>)
 800f0b2:	60fb      	str	r3, [r7, #12]
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	f003 0301 	and.w	r3, r3, #1
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d000      	beq.n	800f0c2 <dcd_edpt_open+0x46>
 800f0c0:	be00      	bkpt	0x0000
 800f0c2:	2300      	movs	r3, #0
 800f0c4:	e005      	b.n	800f0d2 <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800f0c6:	79fb      	ldrb	r3, [r7, #7]
 800f0c8:	6839      	ldr	r1, [r7, #0]
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7ff fb22 	bl	800e714 <edpt_activate>
  return true;
 800f0d0:	2301      	movs	r3, #1
}
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	3710      	adds	r7, #16
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}
 800f0da:	bf00      	nop
 800f0dc:	e000edf0 	.word	0xe000edf0

0800f0e0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b08c      	sub	sp, #48	@ 0x30
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	71fb      	strb	r3, [r7, #7]
 800f0ea:	79fb      	ldrb	r3, [r7, #7]
 800f0ec:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f0ee:	7ffb      	ldrb	r3, [r7, #31]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d001      	beq.n	800f0f8 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f0f8:	7ffb      	ldrb	r3, [r7, #31]
 800f0fa:	4a42      	ldr	r2, [pc, #264]	@ (800f204 <dcd_edpt_close_all+0x124>)
 800f0fc:	011b      	lsls	r3, r3, #4
 800f0fe:	4413      	add	r3, r2
 800f100:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f102:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800f104:	79fb      	ldrb	r3, [r7, #7]
 800f106:	4a3f      	ldr	r2, [pc, #252]	@ (800f204 <dcd_edpt_close_all+0x124>)
 800f108:	011b      	lsls	r3, r3, #4
 800f10a:	4413      	add	r3, r2
 800f10c:	3308      	adds	r3, #8
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800f114:	2000      	movs	r0, #0
 800f116:	f7fe fc23 	bl	800d960 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800f11a:	4b3b      	ldr	r3, [pc, #236]	@ (800f208 <dcd_edpt_close_all+0x128>)
 800f11c:	2200      	movs	r2, #0
 800f11e:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800f120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f122:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800f126:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800f12a:	2301      	movs	r3, #1
 800f12c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f130:	e038      	b.n	800f1a4 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800f132:	2300      	movs	r3, #0
 800f134:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800f138:	e02b      	b.n	800f192 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800f13a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800f13e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f142:	0112      	lsls	r2, r2, #4
 800f144:	4413      	add	r3, r2
 800f146:	3348      	adds	r3, #72	@ 0x48
 800f148:	015b      	lsls	r3, r3, #5
 800f14a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f14c:	4413      	add	r3, r2
 800f14e:	623b      	str	r3, [r7, #32]
 800f150:	6a3b      	ldr	r3, [r7, #32]
 800f152:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	0fdb      	lsrs	r3, r3, #31
 800f15a:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d005      	beq.n	800f16c <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800f160:	6a3b      	ldr	r3, [r7, #32]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800f168:	6a3b      	ldr	r3, [r7, #32]
 800f16a:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800f16c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f170:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f174:	f1c3 0301 	rsb	r3, r3, #1
 800f178:	4924      	ldr	r1, [pc, #144]	@ (800f20c <dcd_edpt_close_all+0x12c>)
 800f17a:	0052      	lsls	r2, r2, #1
 800f17c:	4413      	add	r3, r2
 800f17e:	011b      	lsls	r3, r3, #4
 800f180:	440b      	add	r3, r1
 800f182:	330a      	adds	r3, #10
 800f184:	2200      	movs	r2, #0
 800f186:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800f188:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f18c:	3301      	adds	r3, #1
 800f18e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800f192:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f196:	2b01      	cmp	r3, #1
 800f198:	d9cf      	bls.n	800f13a <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800f19a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f19e:	3301      	adds	r3, #1
 800f1a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f1a4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f1a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d3c0      	bcc.n	800f132 <dcd_edpt_close_all+0x52>
 800f1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1b2:	613b      	str	r3, [r7, #16]
 800f1b4:	2310      	movs	r3, #16
 800f1b6:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800f1b8:	7bfb      	ldrb	r3, [r7, #15]
 800f1ba:	019b      	lsls	r3, r3, #6
 800f1bc:	f043 0220 	orr.w	r2, r3, #32
 800f1c0:	693b      	ldr	r3, [r7, #16]
 800f1c2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800f1c4:	bf00      	nop
 800f1c6:	693b      	ldr	r3, [r7, #16]
 800f1c8:	691b      	ldr	r3, [r3, #16]
 800f1ca:	f003 0320 	and.w	r3, r3, #32
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d1f9      	bne.n	800f1c6 <dcd_edpt_close_all+0xe6>
}
 800f1d2:	bf00      	nop
 800f1d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1d6:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	2210      	movs	r2, #16
 800f1dc:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800f1de:	bf00      	nop
 800f1e0:	697b      	ldr	r3, [r7, #20]
 800f1e2:	691b      	ldr	r3, [r3, #16]
 800f1e4:	f003 0310 	and.w	r3, r3, #16
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d1f9      	bne.n	800f1e0 <dcd_edpt_close_all+0x100>
}
 800f1ec:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800f1ee:	79fb      	ldrb	r3, [r7, #7]
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f7ff fa35 	bl	800e660 <dfifo_device_init>

  usbd_spin_unlock(false);
 800f1f6:	2000      	movs	r0, #0
 800f1f8:	f7fe fbd6 	bl	800d9a8 <usbd_spin_unlock>
}
 800f1fc:	bf00      	nop
 800f1fe:	3730      	adds	r7, #48	@ 0x30
 800f200:	46bd      	mov	sp, r7
 800f202:	bd80      	pop	{r7, pc}
 800f204:	08014334 	.word	0x08014334
 800f208:	20015734 	.word	0x20015734
 800f20c:	200156b4 	.word	0x200156b4

0800f210 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800f210:	b580      	push	{r7, lr}
 800f212:	b086      	sub	sp, #24
 800f214:	af00      	add	r7, sp, #0
 800f216:	603a      	str	r2, [r7, #0]
 800f218:	461a      	mov	r2, r3
 800f21a:	4603      	mov	r3, r0
 800f21c:	71fb      	strb	r3, [r7, #7]
 800f21e:	460b      	mov	r3, r1
 800f220:	71bb      	strb	r3, [r7, #6]
 800f222:	4613      	mov	r3, r2
 800f224:	80bb      	strh	r3, [r7, #4]
 800f226:	79bb      	ldrb	r3, [r7, #6]
 800f228:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f22a:	7bbb      	ldrb	r3, [r7, #14]
 800f22c:	f003 030f 	and.w	r3, r3, #15
 800f230:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f232:	75bb      	strb	r3, [r7, #22]
 800f234:	79bb      	ldrb	r3, [r7, #6]
 800f236:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f238:	7bfb      	ldrb	r3, [r7, #15]
 800f23a:	09db      	lsrs	r3, r3, #7
 800f23c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f23e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f240:	7dba      	ldrb	r2, [r7, #22]
 800f242:	7d7b      	ldrb	r3, [r7, #21]
 800f244:	0052      	lsls	r2, r2, #1
 800f246:	4413      	add	r3, r2
 800f248:	011b      	lsls	r3, r3, #4
 800f24a:	4a1b      	ldr	r2, [pc, #108]	@ (800f2b8 <dcd_edpt_xfer+0xa8>)
 800f24c:	4413      	add	r3, r2
 800f24e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800f250:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f254:	4618      	mov	r0, r3
 800f256:	f7fe fb83 	bl	800d960 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800f25a:	693b      	ldr	r3, [r7, #16]
 800f25c:	895b      	ldrh	r3, [r3, #10]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d102      	bne.n	800f268 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800f262:	2300      	movs	r3, #0
 800f264:	75fb      	strb	r3, [r7, #23]
 800f266:	e01c      	b.n	800f2a2 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800f268:	693b      	ldr	r3, [r7, #16]
 800f26a:	683a      	ldr	r2, [r7, #0]
 800f26c:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800f26e:	693b      	ldr	r3, [r7, #16]
 800f270:	2200      	movs	r2, #0
 800f272:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	88ba      	ldrh	r2, [r7, #4]
 800f278:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800f27a:	693b      	ldr	r3, [r7, #16]
 800f27c:	7b1a      	ldrb	r2, [r3, #12]
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800f282:	7dbb      	ldrb	r3, [r7, #22]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d104      	bne.n	800f292 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800f288:	7d7b      	ldrb	r3, [r7, #21]
 800f28a:	490c      	ldr	r1, [pc, #48]	@ (800f2bc <dcd_edpt_xfer+0xac>)
 800f28c:	88ba      	ldrh	r2, [r7, #4]
 800f28e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800f292:	7d7a      	ldrb	r2, [r7, #21]
 800f294:	7db9      	ldrb	r1, [r7, #22]
 800f296:	79fb      	ldrb	r3, [r7, #7]
 800f298:	4618      	mov	r0, r3
 800f29a:	f7ff fc43 	bl	800eb24 <edpt_schedule_packets>
    ret = true;
 800f29e:	2301      	movs	r3, #1
 800f2a0:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800f2a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7fe fb7e 	bl	800d9a8 <usbd_spin_unlock>

  return ret;
 800f2ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	3718      	adds	r7, #24
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bd80      	pop	{r7, pc}
 800f2b6:	bf00      	nop
 800f2b8:	200156b4 	.word	0x200156b4
 800f2bc:	20015734 	.word	0x20015734

0800f2c0 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800f2c0:	b580      	push	{r7, lr}
 800f2c2:	b086      	sub	sp, #24
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	603a      	str	r2, [r7, #0]
 800f2c8:	461a      	mov	r2, r3
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	71fb      	strb	r3, [r7, #7]
 800f2ce:	460b      	mov	r3, r1
 800f2d0:	71bb      	strb	r3, [r7, #6]
 800f2d2:	4613      	mov	r3, r2
 800f2d4:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800f2d6:	683b      	ldr	r3, [r7, #0]
 800f2d8:	88db      	ldrh	r3, [r3, #6]
 800f2da:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f2de:	b29b      	uxth	r3, r3
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d00a      	beq.n	800f2fa <dcd_edpt_xfer_fifo+0x3a>
 800f2e4:	4b25      	ldr	r3, [pc, #148]	@ (800f37c <dcd_edpt_xfer_fifo+0xbc>)
 800f2e6:	60fb      	str	r3, [r7, #12]
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	f003 0301 	and.w	r3, r3, #1
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	d000      	beq.n	800f2f6 <dcd_edpt_xfer_fifo+0x36>
 800f2f4:	be00      	bkpt	0x0000
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	e03b      	b.n	800f372 <dcd_edpt_xfer_fifo+0xb2>
 800f2fa:	79bb      	ldrb	r3, [r7, #6]
 800f2fc:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f2fe:	7abb      	ldrb	r3, [r7, #10]
 800f300:	f003 030f 	and.w	r3, r3, #15
 800f304:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f306:	75bb      	strb	r3, [r7, #22]
 800f308:	79bb      	ldrb	r3, [r7, #6]
 800f30a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f30c:	7afb      	ldrb	r3, [r7, #11]
 800f30e:	09db      	lsrs	r3, r3, #7
 800f310:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f312:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f314:	7dba      	ldrb	r2, [r7, #22]
 800f316:	7d7b      	ldrb	r3, [r7, #21]
 800f318:	0052      	lsls	r2, r2, #1
 800f31a:	4413      	add	r3, r2
 800f31c:	011b      	lsls	r3, r3, #4
 800f31e:	4a18      	ldr	r2, [pc, #96]	@ (800f380 <dcd_edpt_xfer_fifo+0xc0>)
 800f320:	4413      	add	r3, r2
 800f322:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800f324:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f328:	4618      	mov	r0, r3
 800f32a:	f7fe fb19 	bl	800d960 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800f32e:	693b      	ldr	r3, [r7, #16]
 800f330:	895b      	ldrh	r3, [r3, #10]
 800f332:	2b00      	cmp	r3, #0
 800f334:	d102      	bne.n	800f33c <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800f336:	2300      	movs	r3, #0
 800f338:	75fb      	strb	r3, [r7, #23]
 800f33a:	e014      	b.n	800f366 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800f33c:	693b      	ldr	r3, [r7, #16]
 800f33e:	2200      	movs	r2, #0
 800f340:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800f342:	693b      	ldr	r3, [r7, #16]
 800f344:	683a      	ldr	r2, [r7, #0]
 800f346:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800f348:	693b      	ldr	r3, [r7, #16]
 800f34a:	88ba      	ldrh	r2, [r7, #4]
 800f34c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800f34e:	693b      	ldr	r3, [r7, #16]
 800f350:	7b1a      	ldrb	r2, [r3, #12]
 800f352:	693b      	ldr	r3, [r7, #16]
 800f354:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800f356:	7d7a      	ldrb	r2, [r7, #21]
 800f358:	7db9      	ldrb	r1, [r7, #22]
 800f35a:	79fb      	ldrb	r3, [r7, #7]
 800f35c:	4618      	mov	r0, r3
 800f35e:	f7ff fbe1 	bl	800eb24 <edpt_schedule_packets>
    ret = true;
 800f362:	2301      	movs	r3, #1
 800f364:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800f366:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f36a:	4618      	mov	r0, r3
 800f36c:	f7fe fb1c 	bl	800d9a8 <usbd_spin_unlock>

  return ret;
 800f370:	7dfb      	ldrb	r3, [r7, #23]
}
 800f372:	4618      	mov	r0, r3
 800f374:	3718      	adds	r7, #24
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}
 800f37a:	bf00      	nop
 800f37c:	e000edf0 	.word	0xe000edf0
 800f380:	200156b4 	.word	0x200156b4

0800f384 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800f384:	b580      	push	{r7, lr}
 800f386:	b086      	sub	sp, #24
 800f388:	af00      	add	r7, sp, #0
 800f38a:	4603      	mov	r3, r0
 800f38c:	460a      	mov	r2, r1
 800f38e:	71fb      	strb	r3, [r7, #7]
 800f390:	4613      	mov	r3, r2
 800f392:	71bb      	strb	r3, [r7, #6]
 800f394:	79fb      	ldrb	r3, [r7, #7]
 800f396:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f398:	7cbb      	ldrb	r3, [r7, #18]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d001      	beq.n	800f3a2 <dcd_edpt_stall+0x1e>
    rhport = 0;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f3a2:	7cbb      	ldrb	r3, [r7, #18]
 800f3a4:	4a11      	ldr	r2, [pc, #68]	@ (800f3ec <dcd_edpt_stall+0x68>)
 800f3a6:	011b      	lsls	r3, r3, #4
 800f3a8:	4413      	add	r3, r2
 800f3aa:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f3ac:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800f3ae:	79b9      	ldrb	r1, [r7, #6]
 800f3b0:	79fb      	ldrb	r3, [r7, #7]
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f7ff fa5f 	bl	800e878 <edpt_disable>
 800f3ba:	79bb      	ldrb	r3, [r7, #6]
 800f3bc:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f3be:	7cfb      	ldrb	r3, [r7, #19]
 800f3c0:	f003 030f 	and.w	r3, r3, #15
 800f3c4:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d10b      	bne.n	800f3e2 <dcd_edpt_stall+0x5e>
 800f3ca:	697b      	ldr	r3, [r7, #20]
 800f3cc:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f3d2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f3d4:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d003      	beq.n	800f3e2 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800f3da:	79fb      	ldrb	r3, [r7, #7]
 800f3dc:	4618      	mov	r0, r3
 800f3de:	f7ff f81f 	bl	800e420 <dma_setup_prepare>
    }
  }
}
 800f3e2:	bf00      	nop
 800f3e4:	3718      	adds	r7, #24
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	bd80      	pop	{r7, pc}
 800f3ea:	bf00      	nop
 800f3ec:	08014334 	.word	0x08014334

0800f3f0 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800f3f0:	b480      	push	{r7}
 800f3f2:	b087      	sub	sp, #28
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	4603      	mov	r3, r0
 800f3f8:	460a      	mov	r2, r1
 800f3fa:	71fb      	strb	r3, [r7, #7]
 800f3fc:	4613      	mov	r3, r2
 800f3fe:	71bb      	strb	r3, [r7, #6]
 800f400:	79fb      	ldrb	r3, [r7, #7]
 800f402:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f404:	7a7b      	ldrb	r3, [r7, #9]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d001      	beq.n	800f40e <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800f40a:	2300      	movs	r3, #0
 800f40c:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f40e:	7a7b      	ldrb	r3, [r7, #9]
 800f410:	4a19      	ldr	r2, [pc, #100]	@ (800f478 <dcd_edpt_clear_stall+0x88>)
 800f412:	011b      	lsls	r3, r3, #4
 800f414:	4413      	add	r3, r2
 800f416:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f418:	617b      	str	r3, [r7, #20]
 800f41a:	79bb      	ldrb	r3, [r7, #6]
 800f41c:	72bb      	strb	r3, [r7, #10]
 800f41e:	7abb      	ldrb	r3, [r7, #10]
 800f420:	f003 030f 	and.w	r3, r3, #15
 800f424:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f426:	74fb      	strb	r3, [r7, #19]
 800f428:	79bb      	ldrb	r3, [r7, #6]
 800f42a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f42c:	7afb      	ldrb	r3, [r7, #11]
 800f42e:	09db      	lsrs	r3, r3, #7
 800f430:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f432:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f434:	7cbb      	ldrb	r3, [r7, #18]
 800f436:	2b01      	cmp	r3, #1
 800f438:	bf14      	ite	ne
 800f43a:	2301      	movne	r3, #1
 800f43c:	2300      	moveq	r3, #0
 800f43e:	b2db      	uxtb	r3, r3
 800f440:	461a      	mov	r2, r3
 800f442:	7cfb      	ldrb	r3, [r7, #19]
 800f444:	0112      	lsls	r2, r2, #4
 800f446:	4413      	add	r3, r2
 800f448:	3348      	adds	r3, #72	@ 0x48
 800f44a:	015b      	lsls	r3, r3, #5
 800f44c:	697a      	ldr	r2, [r7, #20]
 800f44e:	4413      	add	r3, r2
 800f450:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	601a      	str	r2, [r3, #0]
}
 800f46a:	bf00      	nop
 800f46c:	371c      	adds	r7, #28
 800f46e:	46bd      	mov	sp, r7
 800f470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f474:	4770      	bx	lr
 800f476:	bf00      	nop
 800f478:	08014334 	.word	0x08014334

0800f47c <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b090      	sub	sp, #64	@ 0x40
 800f480:	af00      	add	r7, sp, #0
 800f482:	4603      	mov	r3, r0
 800f484:	71fb      	strb	r3, [r7, #7]
 800f486:	79fb      	ldrb	r3, [r7, #7]
 800f488:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f48c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f490:	2b00      	cmp	r3, #0
 800f492:	d002      	beq.n	800f49a <handle_bus_reset+0x1e>
    rhport = 0;
 800f494:	2300      	movs	r3, #0
 800f496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f49a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f49e:	4a75      	ldr	r2, [pc, #468]	@ (800f674 <handle_bus_reset+0x1f8>)
 800f4a0:	011b      	lsls	r3, r3, #4
 800f4a2:	4413      	add	r3, r2
 800f4a4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800f4a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f4ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f4b0:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800f4b2:	7a7b      	ldrb	r3, [r7, #9]
 800f4b4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800f4b8:	b2db      	uxtb	r3, r3
 800f4ba:	3301      	adds	r3, #1
 800f4bc:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800f4be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800f4c2:	2280      	movs	r2, #128	@ 0x80
 800f4c4:	2100      	movs	r1, #0
 800f4c6:	486c      	ldr	r0, [pc, #432]	@ (800f678 <handle_bus_reset+0x1fc>)
 800f4c8:	f002 fc97 	bl	8011dfa <memset>

  _dcd_data.sof_en = false;
 800f4cc:	4b6b      	ldr	r3, [pc, #428]	@ (800f67c <handle_bus_reset+0x200>)
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800f4d2:	4b6a      	ldr	r3, [pc, #424]	@ (800f67c <handle_bus_reset+0x200>)
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800f4d8:	2300      	movs	r3, #0
 800f4da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f4de:	e014      	b.n	800f50a <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800f4e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f4e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f4e6:	3358      	adds	r3, #88	@ 0x58
 800f4e8:	015b      	lsls	r3, r3, #5
 800f4ea:	4413      	add	r3, r2
 800f4ec:	681a      	ldr	r2, [r3, #0]
 800f4ee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f4f2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800f4f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f4f8:	3358      	adds	r3, #88	@ 0x58
 800f4fa:	015b      	lsls	r3, r3, #5
 800f4fc:	440b      	add	r3, r1
 800f4fe:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800f500:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f504:	3301      	adds	r3, #1
 800f506:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800f50a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f50e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f512:	429a      	cmp	r2, r3
 800f514:	d3e4      	bcc.n	800f4e0 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800f516:	2300      	movs	r3, #0
 800f518:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800f51c:	e019      	b.n	800f552 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800f51e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800f522:	3348      	adds	r3, #72	@ 0x48
 800f524:	015b      	lsls	r3, r3, #5
 800f526:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f528:	4413      	add	r3, r2
 800f52a:	633b      	str	r3, [r7, #48]	@ 0x30
 800f52c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f52e:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	0fdb      	lsrs	r3, r3, #31
 800f536:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d005      	beq.n	800f548 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800f53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800f544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f546:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800f548:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800f54c:	3301      	adds	r3, #1
 800f54e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800f552:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800f556:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f55a:	429a      	cmp	r2, r3
 800f55c:	d3df      	bcc.n	800f51e <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800f55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f560:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800f564:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800f568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56a:	2209      	movs	r2, #9
 800f56c:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800f570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f572:	2209      	movs	r2, #9
 800f574:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800f578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f57a:	61fb      	str	r3, [r7, #28]
 800f57c:	2310      	movs	r3, #16
 800f57e:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800f580:	7efb      	ldrb	r3, [r7, #27]
 800f582:	019b      	lsls	r3, r3, #6
 800f584:	f043 0220 	orr.w	r2, r3, #32
 800f588:	69fb      	ldr	r3, [r7, #28]
 800f58a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800f58c:	bf00      	nop
 800f58e:	69fb      	ldr	r3, [r7, #28]
 800f590:	691b      	ldr	r3, [r3, #16]
 800f592:	f003 0320 	and.w	r3, r3, #32
 800f596:	2b00      	cmp	r3, #0
 800f598:	d1f9      	bne.n	800f58e <handle_bus_reset+0x112>
}
 800f59a:	bf00      	nop
 800f59c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f59e:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800f5a0:	6a3b      	ldr	r3, [r7, #32]
 800f5a2:	2210      	movs	r2, #16
 800f5a4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800f5a6:	bf00      	nop
 800f5a8:	6a3b      	ldr	r3, [r7, #32]
 800f5aa:	691b      	ldr	r3, [r3, #16]
 800f5ac:	f003 0310 	and.w	r3, r3, #16
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d1f9      	bne.n	800f5a8 <handle_bus_reset+0x12c>
}
 800f5b4:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800f5b6:	79fb      	ldrb	r3, [r7, #7]
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	f7ff f851 	bl	800e660 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800f5be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5c0:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f5c4:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800f5c6:	8a3b      	ldrh	r3, [r7, #16]
 800f5c8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f5cc:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800f5ce:	693a      	ldr	r2, [r7, #16]
 800f5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5d2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800f5dc:	2300      	movs	r3, #0
 800f5de:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800f5e2:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800f5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5e6:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800f5ea:	f023 0203 	bic.w	r2, r3, #3
 800f5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f0:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800f5f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5f6:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800f5fa:	f023 0203 	bic.w	r2, r3, #3
 800f5fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f600:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800f604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f606:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800f60a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800f60e:	431a      	orrs	r2, r3
 800f610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f612:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800f616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f618:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800f61c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800f620:	431a      	orrs	r2, r3
 800f622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f624:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800f628:	4b13      	ldr	r3, [pc, #76]	@ (800f678 <handle_bus_reset+0x1fc>)
 800f62a:	2240      	movs	r2, #64	@ 0x40
 800f62c:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800f62e:	4b12      	ldr	r3, [pc, #72]	@ (800f678 <handle_bus_reset+0x1fc>)
 800f630:	2240      	movs	r2, #64	@ 0x40
 800f632:	835a      	strh	r2, [r3, #26]
 800f634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f636:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f638:	697b      	ldr	r3, [r7, #20]
 800f63a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f63c:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f63e:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800f640:	2b00      	cmp	r3, #0
 800f642:	d004      	beq.n	800f64e <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800f644:	79fb      	ldrb	r3, [r7, #7]
 800f646:	4618      	mov	r0, r3
 800f648:	f7fe feea 	bl	800e420 <dma_setup_prepare>
 800f64c:	e007      	b.n	800f65e <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800f64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f650:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800f654:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800f658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f65a:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800f65e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f660:	699b      	ldr	r3, [r3, #24]
 800f662:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800f666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f668:	619a      	str	r2, [r3, #24]
}
 800f66a:	bf00      	nop
 800f66c:	3740      	adds	r7, #64	@ 0x40
 800f66e:	46bd      	mov	sp, r7
 800f670:	bd80      	pop	{r7, pc}
 800f672:	bf00      	nop
 800f674:	08014334 	.word	0x08014334
 800f678:	200156b4 	.word	0x200156b4
 800f67c:	20015734 	.word	0x20015734

0800f680 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800f680:	b580      	push	{r7, lr}
 800f682:	b08a      	sub	sp, #40	@ 0x28
 800f684:	af00      	add	r7, sp, #0
 800f686:	4603      	mov	r3, r0
 800f688:	71fb      	strb	r3, [r7, #7]
 800f68a:	79fb      	ldrb	r3, [r7, #7]
 800f68c:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f68e:	7ffb      	ldrb	r3, [r7, #31]
 800f690:	2b00      	cmp	r3, #0
 800f692:	d001      	beq.n	800f698 <handle_enum_done+0x18>
    rhport = 0;
 800f694:	2300      	movs	r3, #0
 800f696:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f698:	7ffb      	ldrb	r3, [r7, #31]
 800f69a:	4a1b      	ldr	r2, [pc, #108]	@ (800f708 <handle_enum_done+0x88>)
 800f69c:	011b      	lsls	r3, r3, #4
 800f69e:	4413      	add	r3, r2
 800f6a0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800f6a2:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800f6a4:	6a3b      	ldr	r3, [r7, #32]
 800f6a6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f6aa:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800f6ac:	7e3b      	ldrb	r3, [r7, #24]
 800f6ae:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800f6b2:	b2db      	uxtb	r3, r3
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d002      	beq.n	800f6be <handle_enum_done+0x3e>
 800f6b8:	2b02      	cmp	r3, #2
 800f6ba:	d004      	beq.n	800f6c6 <handle_enum_done+0x46>
 800f6bc:	e007      	b.n	800f6ce <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800f6be:	2302      	movs	r3, #2
 800f6c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800f6c4:	e007      	b.n	800f6d6 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800f6c6:	2301      	movs	r3, #1
 800f6c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800f6cc:	e003      	b.n	800f6d6 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800f6d4:	bf00      	nop
 800f6d6:	79fb      	ldrb	r3, [r7, #7]
 800f6d8:	77bb      	strb	r3, [r7, #30]
 800f6da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f6de:	777b      	strb	r3, [r7, #29]
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800f6e4:	7fbb      	ldrb	r3, [r7, #30]
 800f6e6:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800f6ec:	7f7b      	ldrb	r3, [r7, #29]
 800f6ee:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800f6f0:	7f3a      	ldrb	r2, [r7, #28]
 800f6f2:	f107 030c 	add.w	r3, r7, #12
 800f6f6:	4611      	mov	r1, r2
 800f6f8:	4618      	mov	r0, r3
 800f6fa:	f7fd fe61 	bl	800d3c0 <dcd_event_handler>
}
 800f6fe:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800f700:	bf00      	nop
 800f702:	3728      	adds	r7, #40	@ 0x28
 800f704:	46bd      	mov	sp, r7
 800f706:	bd80      	pop	{r7, pc}
 800f708:	08014334 	.word	0x08014334

0800f70c <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b08c      	sub	sp, #48	@ 0x30
 800f710:	af00      	add	r7, sp, #0
 800f712:	4603      	mov	r3, r0
 800f714:	71fb      	strb	r3, [r7, #7]
 800f716:	79fb      	ldrb	r3, [r7, #7]
 800f718:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f71a:	7cfb      	ldrb	r3, [r7, #19]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d001      	beq.n	800f724 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800f720:	2300      	movs	r3, #0
 800f722:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f724:	7cfb      	ldrb	r3, [r7, #19]
 800f726:	4a45      	ldr	r2, [pc, #276]	@ (800f83c <handle_rxflvl_irq+0x130>)
 800f728:	011b      	lsls	r3, r3, #4
 800f72a:	4413      	add	r3, r2
 800f72c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f72e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800f730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f736:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800f738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f73a:	6a1b      	ldr	r3, [r3, #32]
 800f73c:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800f73e:	7b3b      	ldrb	r3, [r7, #12]
 800f740:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f744:	b2db      	uxtb	r3, r3
 800f746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800f74a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f74e:	3358      	adds	r3, #88	@ 0x58
 800f750:	015b      	lsls	r3, r3, #5
 800f752:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f754:	4413      	add	r3, r2
 800f756:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800f758:	7bbb      	ldrb	r3, [r7, #14]
 800f75a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	3b01      	subs	r3, #1
 800f762:	2b05      	cmp	r3, #5
 800f764:	d862      	bhi.n	800f82c <handle_rxflvl_irq+0x120>
 800f766:	a201      	add	r2, pc, #4	@ (adr r2, 800f76c <handle_rxflvl_irq+0x60>)
 800f768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f76c:	0800f82d 	.word	0x0800f82d
 800f770:	0800f7ab 	.word	0x0800f7ab
 800f774:	0800f82d 	.word	0x0800f82d
 800f778:	0800f79d 	.word	0x0800f79d
 800f77c:	0800f82d 	.word	0x0800f82d
 800f780:	0800f785 	.word	0x0800f785
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800f784:	4b2e      	ldr	r3, [pc, #184]	@ (800f840 <handle_rxflvl_irq+0x134>)
 800f786:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800f788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f78a:	681a      	ldr	r2, [r3, #0]
 800f78c:	69fb      	ldr	r3, [r7, #28]
 800f78e:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800f790:	69fb      	ldr	r3, [r7, #28]
 800f792:	3304      	adds	r3, #4
 800f794:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f796:	6812      	ldr	r2, [r2, #0]
 800f798:	601a      	str	r2, [r3, #0]
      break;
 800f79a:	e04a      	b.n	800f832 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800f79c:	6a3b      	ldr	r3, [r7, #32]
 800f79e:	691b      	ldr	r3, [r3, #16]
 800f7a0:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800f7a4:	6a3b      	ldr	r3, [r7, #32]
 800f7a6:	611a      	str	r2, [r3, #16]
      break;
 800f7a8:	e043      	b.n	800f832 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800f7aa:	89bb      	ldrh	r3, [r7, #12]
 800f7ac:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800f7b0:	b29b      	uxth	r3, r3
 800f7b2:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800f7b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f7b8:	015b      	lsls	r3, r3, #5
 800f7ba:	4a22      	ldr	r2, [pc, #136]	@ (800f844 <handle_rxflvl_irq+0x138>)
 800f7bc:	4413      	add	r3, r2
 800f7be:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800f7c0:	8b7b      	ldrh	r3, [r7, #26]
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d018      	beq.n	800f7f8 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800f7c6:	697b      	ldr	r3, [r7, #20]
 800f7c8:	685b      	ldr	r3, [r3, #4]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d007      	beq.n	800f7de <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800f7ce:	697b      	ldr	r3, [r7, #20]
 800f7d0:	6858      	ldr	r0, [r3, #4]
 800f7d2:	8b7a      	ldrh	r2, [r7, #26]
 800f7d4:	2301      	movs	r3, #1
 800f7d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f7d8:	f7fc fa1e 	bl	800bc18 <tu_fifo_write_n_access_mode>
 800f7dc:	e00c      	b.n	800f7f8 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	8b7a      	ldrh	r2, [r7, #26]
 800f7e4:	4619      	mov	r1, r3
 800f7e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f7e8:	f000 fe66 	bl	80104b8 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	681a      	ldr	r2, [r3, #0]
 800f7f0:	8b7b      	ldrh	r3, [r7, #26]
 800f7f2:	441a      	add	r2, r3
 800f7f4:	697b      	ldr	r3, [r7, #20]
 800f7f6:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800f7f8:	697b      	ldr	r3, [r7, #20]
 800f7fa:	895b      	ldrh	r3, [r3, #10]
 800f7fc:	8b7a      	ldrh	r2, [r7, #26]
 800f7fe:	429a      	cmp	r2, r3
 800f800:	d216      	bcs.n	800f830 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800f802:	6a3b      	ldr	r3, [r7, #32]
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	891a      	ldrh	r2, [r3, #8]
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f812:	b29b      	uxth	r3, r3
 800f814:	1ad3      	subs	r3, r2, r3
 800f816:	b29a      	uxth	r2, r3
 800f818:	697b      	ldr	r3, [r7, #20]
 800f81a:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800f81c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f820:	2b00      	cmp	r3, #0
 800f822:	d105      	bne.n	800f830 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800f824:	4b08      	ldr	r3, [pc, #32]	@ (800f848 <handle_rxflvl_irq+0x13c>)
 800f826:	2200      	movs	r2, #0
 800f828:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800f82a:	e001      	b.n	800f830 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800f82c:	bf00      	nop
 800f82e:	e000      	b.n	800f832 <handle_rxflvl_irq+0x126>
      break;
 800f830:	bf00      	nop
  }
}
 800f832:	bf00      	nop
 800f834:	3730      	adds	r7, #48	@ 0x30
 800f836:	46bd      	mov	sp, r7
 800f838:	bd80      	pop	{r7, pc}
 800f83a:	bf00      	nop
 800f83c:	08014334 	.word	0x08014334
 800f840:	2001573c 	.word	0x2001573c
 800f844:	200156b4 	.word	0x200156b4
 800f848:	20015734 	.word	0x20015734

0800f84c <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b090      	sub	sp, #64	@ 0x40
 800f850:	af00      	add	r7, sp, #0
 800f852:	4603      	mov	r3, r0
 800f854:	603a      	str	r2, [r7, #0]
 800f856:	71fb      	strb	r3, [r7, #7]
 800f858:	460b      	mov	r3, r1
 800f85a:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800f85c:	783b      	ldrb	r3, [r7, #0]
 800f85e:	f003 0308 	and.w	r3, r3, #8
 800f862:	b2db      	uxtb	r3, r3
 800f864:	2b00      	cmp	r3, #0
 800f866:	d03d      	beq.n	800f8e4 <handle_epout_slave+0x98>
 800f868:	79fb      	ldrb	r3, [r7, #7]
 800f86a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f86e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f872:	2b00      	cmp	r3, #0
 800f874:	d002      	beq.n	800f87c <handle_epout_slave+0x30>
    rhport = 0;
 800f876:	2300      	movs	r3, #0
 800f878:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f87c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f880:	4a3f      	ldr	r2, [pc, #252]	@ (800f980 <handle_epout_slave+0x134>)
 800f882:	011b      	lsls	r3, r3, #4
 800f884:	4413      	add	r3, r2
 800f886:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800f888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f88c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f890:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	0fdb      	lsrs	r3, r3, #31
 800f898:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d005      	beq.n	800f8aa <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800f89e:	79fb      	ldrb	r3, [r7, #7]
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	2180      	movs	r1, #128	@ 0x80
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f7fe ffe7 	bl	800e878 <edpt_disable>
 800f8aa:	79fb      	ldrb	r3, [r7, #7]
 800f8ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800f8b0:	4b34      	ldr	r3, [pc, #208]	@ (800f984 <handle_epout_slave+0x138>)
 800f8b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f8b4:	2301      	movs	r3, #1
 800f8b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800f8ba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f8be:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800f8c0:	2306      	movs	r3, #6
 800f8c2:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800f8c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f8c6:	f107 0318 	add.w	r3, r7, #24
 800f8ca:	6810      	ldr	r0, [r2, #0]
 800f8cc:	6851      	ldr	r1, [r2, #4]
 800f8ce:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800f8d0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800f8d4:	f107 0314 	add.w	r3, r7, #20
 800f8d8:	4611      	mov	r1, r2
 800f8da:	4618      	mov	r0, r3
 800f8dc:	f7fd fd70 	bl	800d3c0 <dcd_event_handler>
}
 800f8e0:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800f8e2:	e04a      	b.n	800f97a <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800f8e4:	783b      	ldrb	r3, [r7, #0]
 800f8e6:	f003 0301 	and.w	r3, r3, #1
 800f8ea:	b2db      	uxtb	r3, r3
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d044      	beq.n	800f97a <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800f8f0:	783b      	ldrb	r3, [r7, #0]
 800f8f2:	f003 0320 	and.w	r3, r3, #32
 800f8f6:	b2db      	uxtb	r3, r3
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d13e      	bne.n	800f97a <handle_epout_slave+0x12e>
 800f8fc:	787b      	ldrb	r3, [r7, #1]
 800f8fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f902:	b2db      	uxtb	r3, r3
 800f904:	2b00      	cmp	r3, #0
 800f906:	d138      	bne.n	800f97a <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800f908:	79bb      	ldrb	r3, [r7, #6]
 800f90a:	015b      	lsls	r3, r3, #5
 800f90c:	4a1e      	ldr	r2, [pc, #120]	@ (800f988 <handle_epout_slave+0x13c>)
 800f90e:	4413      	add	r3, r2
 800f910:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800f912:	79bb      	ldrb	r3, [r7, #6]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d10a      	bne.n	800f92e <handle_epout_slave+0xe2>
 800f918:	4b1c      	ldr	r3, [pc, #112]	@ (800f98c <handle_epout_slave+0x140>)
 800f91a:	881b      	ldrh	r3, [r3, #0]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d006      	beq.n	800f92e <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800f920:	79b9      	ldrb	r1, [r7, #6]
 800f922:	79fb      	ldrb	r3, [r7, #7]
 800f924:	2200      	movs	r2, #0
 800f926:	4618      	mov	r0, r3
 800f928:	f7ff f8fc 	bl	800eb24 <edpt_schedule_packets>
 800f92c:	e025      	b.n	800f97a <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800f92e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f930:	891b      	ldrh	r3, [r3, #8]
 800f932:	461a      	mov	r2, r3
 800f934:	79fb      	ldrb	r3, [r7, #7]
 800f936:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f93a:	79bb      	ldrb	r3, [r7, #6]
 800f93c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800f940:	627a      	str	r2, [r7, #36]	@ 0x24
 800f942:	2300      	movs	r3, #0
 800f944:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f948:	2301      	movs	r3, #1
 800f94a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800f94e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f952:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800f954:	2307      	movs	r3, #7
 800f956:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800f958:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800f95c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800f95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f960:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800f962:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f966:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800f968:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800f96c:	f107 0308 	add.w	r3, r7, #8
 800f970:	4611      	mov	r1, r2
 800f972:	4618      	mov	r0, r3
 800f974:	f7fd fd24 	bl	800d3c0 <dcd_event_handler>
}
 800f978:	bf00      	nop
      }
    }
  }
}
 800f97a:	3740      	adds	r7, #64	@ 0x40
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}
 800f980:	08014334 	.word	0x08014334
 800f984:	2001573c 	.word	0x2001573c
 800f988:	200156b4 	.word	0x200156b4
 800f98c:	20015734 	.word	0x20015734

0800f990 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800f990:	b580      	push	{r7, lr}
 800f992:	b08e      	sub	sp, #56	@ 0x38
 800f994:	af00      	add	r7, sp, #0
 800f996:	4603      	mov	r3, r0
 800f998:	603a      	str	r2, [r7, #0]
 800f99a:	71fb      	strb	r3, [r7, #7]
 800f99c:	460b      	mov	r3, r1
 800f99e:	71bb      	strb	r3, [r7, #6]
 800f9a0:	79fb      	ldrb	r3, [r7, #7]
 800f9a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f9a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d002      	beq.n	800f9b4 <handle_epin_slave+0x24>
    rhport = 0;
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f9b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f9b8:	4a42      	ldr	r2, [pc, #264]	@ (800fac4 <handle_epin_slave+0x134>)
 800f9ba:	011b      	lsls	r3, r3, #4
 800f9bc:	4413      	add	r3, r2
 800f9be:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f9c0:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800f9c2:	79bb      	ldrb	r3, [r7, #6]
 800f9c4:	3348      	adds	r3, #72	@ 0x48
 800f9c6:	015b      	lsls	r3, r3, #5
 800f9c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9ca:	4413      	add	r3, r2
 800f9cc:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800f9ce:	79bb      	ldrb	r3, [r7, #6]
 800f9d0:	015b      	lsls	r3, r3, #5
 800f9d2:	3310      	adds	r3, #16
 800f9d4:	4a3c      	ldr	r2, [pc, #240]	@ (800fac8 <handle_epin_slave+0x138>)
 800f9d6:	4413      	add	r3, r2
 800f9d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800f9da:	783b      	ldrb	r3, [r7, #0]
 800f9dc:	f003 0301 	and.w	r3, r3, #1
 800f9e0:	b2db      	uxtb	r3, r3
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d037      	beq.n	800fa56 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800f9e6:	79bb      	ldrb	r3, [r7, #6]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d10a      	bne.n	800fa02 <handle_epin_slave+0x72>
 800f9ec:	4b37      	ldr	r3, [pc, #220]	@ (800facc <handle_epin_slave+0x13c>)
 800f9ee:	885b      	ldrh	r3, [r3, #2]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d006      	beq.n	800fa02 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800f9f4:	79b9      	ldrb	r1, [r7, #6]
 800f9f6:	79fb      	ldrb	r3, [r7, #7]
 800f9f8:	2201      	movs	r2, #1
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	f7ff f892 	bl	800eb24 <edpt_schedule_packets>
 800fa00:	e029      	b.n	800fa56 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800fa02:	79bb      	ldrb	r3, [r7, #6]
 800fa04:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fa08:	b2d9      	uxtb	r1, r3
 800fa0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa0c:	891b      	ldrh	r3, [r3, #8]
 800fa0e:	461a      	mov	r2, r3
 800fa10:	79fb      	ldrb	r3, [r7, #7]
 800fa12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fa16:	460b      	mov	r3, r1
 800fa18:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800fa1c:	627a      	str	r2, [r7, #36]	@ 0x24
 800fa1e:	2300      	movs	r3, #0
 800fa20:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800fa24:	2301      	movs	r3, #1
 800fa26:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800fa2a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800fa2e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800fa30:	2307      	movs	r3, #7
 800fa32:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800fa34:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800fa38:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800fa3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa3c:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800fa3e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fa42:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800fa44:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800fa48:	f107 030c 	add.w	r3, r7, #12
 800fa4c:	4611      	mov	r1, r2
 800fa4e:	4618      	mov	r0, r3
 800fa50:	f7fd fcb6 	bl	800d3c0 <dcd_event_handler>
}
 800fa54:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800fa56:	783b      	ldrb	r3, [r7, #0]
 800fa58:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fa5c:	b2db      	uxtb	r3, r3
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d02c      	beq.n	800fabc <handle_epin_slave+0x12c>
 800fa62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa64:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800fa68:	61fb      	str	r3, [r7, #28]
 800fa6a:	79bb      	ldrb	r3, [r7, #6]
 800fa6c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800fa6e:	7efb      	ldrb	r3, [r7, #27]
 800fa70:	69fa      	ldr	r2, [r7, #28]
 800fa72:	fa22 f303 	lsr.w	r3, r2, r3
 800fa76:	f003 0301 	and.w	r3, r3, #1
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	bf14      	ite	ne
 800fa7e:	2301      	movne	r3, #1
 800fa80:	2300      	moveq	r3, #0
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d019      	beq.n	800fabc <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800fa88:	79ba      	ldrb	r2, [r7, #6]
 800fa8a:	79fb      	ldrb	r3, [r7, #7]
 800fa8c:	4611      	mov	r1, r2
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f7fe ffc2 	bl	800ea18 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800fa94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa96:	691b      	ldr	r3, [r3, #16]
 800fa98:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d10b      	bne.n	800fabc <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800faa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faa6:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800faaa:	79bb      	ldrb	r3, [r7, #6]
 800faac:	2101      	movs	r1, #1
 800faae:	fa01 f303 	lsl.w	r3, r1, r3
 800fab2:	43db      	mvns	r3, r3
 800fab4:	401a      	ands	r2, r3
 800fab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fab8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800fabc:	bf00      	nop
 800fabe:	3738      	adds	r7, #56	@ 0x38
 800fac0:	46bd      	mov	sp, r7
 800fac2:	bd80      	pop	{r7, pc}
 800fac4:	08014334 	.word	0x08014334
 800fac8:	200156b4 	.word	0x200156b4
 800facc:	20015734 	.word	0x20015734

0800fad0 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b090      	sub	sp, #64	@ 0x40
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	4603      	mov	r3, r0
 800fad8:	460a      	mov	r2, r1
 800fada:	71fb      	strb	r3, [r7, #7]
 800fadc:	4613      	mov	r3, r2
 800fade:	71bb      	strb	r3, [r7, #6]
 800fae0:	79fb      	ldrb	r3, [r7, #7]
 800fae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fae6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800faea:	2b00      	cmp	r3, #0
 800faec:	d002      	beq.n	800faf4 <handle_ep_irq+0x24>
    rhport = 0;
 800faee:	2300      	movs	r3, #0
 800faf0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800faf4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800faf8:	4a3e      	ldr	r2, [pc, #248]	@ (800fbf4 <handle_ep_irq+0x124>)
 800fafa:	011b      	lsls	r3, r3, #4
 800fafc:	4413      	add	r3, r2
 800fafe:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fb00:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fb02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb04:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb0a:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fb0c:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800fb0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800fb12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb14:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fb16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fb1a:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800fb1c:	7c7b      	ldrb	r3, [r7, #17]
 800fb1e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	3301      	adds	r3, #1
 800fb26:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800fb28:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800fb2c:	79bb      	ldrb	r3, [r7, #6]
 800fb2e:	2b01      	cmp	r3, #1
 800fb30:	d101      	bne.n	800fb36 <handle_ep_irq+0x66>
 800fb32:	2300      	movs	r3, #0
 800fb34:	e000      	b.n	800fb38 <handle_ep_irq+0x68>
 800fb36:	2310      	movs	r3, #16
 800fb38:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800fb3c:	79bb      	ldrb	r3, [r7, #6]
 800fb3e:	2b01      	cmp	r3, #1
 800fb40:	bf14      	ite	ne
 800fb42:	2301      	movne	r3, #1
 800fb44:	2300      	moveq	r3, #0
 800fb46:	b2db      	uxtb	r3, r3
 800fb48:	025b      	lsls	r3, r3, #9
 800fb4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fb50:	4413      	add	r3, r2
 800fb52:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800fb54:	2300      	movs	r3, #0
 800fb56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fb5a:	e03f      	b.n	800fbdc <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800fb5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb5e:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800fb62:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800fb66:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800fb6a:	440a      	add	r2, r1
 800fb6c:	b2d2      	uxtb	r2, r2
 800fb6e:	61fb      	str	r3, [r7, #28]
 800fb70:	4613      	mov	r3, r2
 800fb72:	76fb      	strb	r3, [r7, #27]
 800fb74:	7efb      	ldrb	r3, [r7, #27]
 800fb76:	69fa      	ldr	r2, [r7, #28]
 800fb78:	fa22 f303 	lsr.w	r3, r2, r3
 800fb7c:	f003 0301 	and.w	r3, r3, #1
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	bf14      	ite	ne
 800fb84:	2301      	movne	r3, #1
 800fb86:	2300      	moveq	r3, #0
 800fb88:	b2db      	uxtb	r3, r3
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d021      	beq.n	800fbd2 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800fb8e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fb92:	015b      	lsls	r3, r3, #5
 800fb94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb96:	4413      	add	r3, r2
 800fb98:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800fb9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb9c:	689b      	ldr	r3, [r3, #8]
 800fb9e:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800fba0:	68fa      	ldr	r2, [r7, #12]
 800fba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fba4:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800fba6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d111      	bne.n	800fbd2 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800fbae:	79bb      	ldrb	r3, [r7, #6]
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d107      	bne.n	800fbc4 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800fbb4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800fbb8:	79fb      	ldrb	r3, [r7, #7]
 800fbba:	68fa      	ldr	r2, [r7, #12]
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	f7ff fee7 	bl	800f990 <handle_epin_slave>
 800fbc2:	e006      	b.n	800fbd2 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800fbc4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800fbc8:	79fb      	ldrb	r3, [r7, #7]
 800fbca:	68fa      	ldr	r2, [r7, #12]
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7ff fe3d 	bl	800f84c <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800fbd2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fbd6:	3301      	adds	r3, #1
 800fbd8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fbdc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800fbe0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d3b9      	bcc.n	800fb5c <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800fbe8:	bf00      	nop
 800fbea:	bf00      	nop
 800fbec:	3740      	adds	r7, #64	@ 0x40
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	bf00      	nop
 800fbf4:	08014334 	.word	0x08014334

0800fbf8 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b096      	sub	sp, #88	@ 0x58
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	4603      	mov	r3, r0
 800fc00:	71fb      	strb	r3, [r7, #7]
 800fc02:	79fb      	ldrb	r3, [r7, #7]
 800fc04:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fc08:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d002      	beq.n	800fc16 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800fc10:	2300      	movs	r3, #0
 800fc12:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fc16:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800fc1a:	4a64      	ldr	r2, [pc, #400]	@ (800fdac <handle_incomplete_iso_in+0x1b4>)
 800fc1c:	011b      	lsls	r3, r3, #4
 800fc1e:	4413      	add	r3, r2
 800fc20:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800fc22:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800fc24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc26:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800fc2a:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800fc2c:	6a3b      	ldr	r3, [r7, #32]
 800fc2e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	f003 0301 	and.w	r3, r3, #1
 800fc38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fc3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fc3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fc3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc42:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800fc44:	7f7b      	ldrb	r3, [r7, #29]
 800fc46:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800fc4a:	b2db      	uxtb	r3, r3
 800fc4c:	3301      	adds	r3, #1
 800fc4e:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800fc50:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800fc54:	2300      	movs	r3, #0
 800fc56:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800fc5a:	e09a      	b.n	800fd92 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800fc5c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fc60:	3348      	adds	r3, #72	@ 0x48
 800fc62:	015b      	lsls	r3, r3, #5
 800fc64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800fc66:	4413      	add	r3, r2
 800fc68:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800fc6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800fc70:	7efb      	ldrb	r3, [r7, #27]
 800fc72:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fc76:	b2db      	uxtb	r3, r3
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	f000 8085 	beq.w	800fd88 <handle_incomplete_iso_in+0x190>
 800fc7e:	7ebb      	ldrb	r3, [r7, #26]
 800fc80:	f003 030c 	and.w	r3, r3, #12
 800fc84:	b2db      	uxtb	r3, r3
 800fc86:	2b04      	cmp	r3, #4
 800fc88:	d17e      	bne.n	800fd88 <handle_incomplete_iso_in+0x190>
 800fc8a:	7ebb      	ldrb	r3, [r7, #26]
 800fc8c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fc90:	b2db      	uxtb	r3, r3
 800fc92:	461a      	mov	r2, r3
 800fc94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc96:	4293      	cmp	r3, r2
 800fc98:	d176      	bne.n	800fd88 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800fc9a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fc9e:	015b      	lsls	r3, r3, #5
 800fca0:	3310      	adds	r3, #16
 800fca2:	4a43      	ldr	r2, [pc, #268]	@ (800fdb0 <handle_incomplete_iso_in+0x1b8>)
 800fca4:	4413      	add	r3, r2
 800fca6:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800fca8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcaa:	7b5b      	ldrb	r3, [r3, #13]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d038      	beq.n	800fd22 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800fcb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcb2:	7b5b      	ldrb	r3, [r3, #13]
 800fcb4:	3b01      	subs	r3, #1
 800fcb6:	b2da      	uxtb	r2, r3
 800fcb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcba:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800fcc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcc2:	891b      	ldrh	r3, [r3, #8]
 800fcc4:	461a      	mov	r2, r3
 800fcc6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800fcca:	68bb      	ldr	r3, [r7, #8]
 800fccc:	f362 0312 	bfi	r3, r2, #0, #19
 800fcd0:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800fcd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcd4:	891b      	ldrh	r3, [r3, #8]
 800fcd6:	461a      	mov	r2, r3
 800fcd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcda:	895b      	ldrh	r3, [r3, #10]
 800fcdc:	637a      	str	r2, [r7, #52]	@ 0x34
 800fcde:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800fce0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fce4:	4413      	add	r3, r2
 800fce6:	1e5a      	subs	r2, r3, #1
 800fce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcea:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fcf2:	b29a      	uxth	r2, r3
 800fcf4:	897b      	ldrh	r3, [r7, #10]
 800fcf6:	f362 03cc 	bfi	r3, r2, #3, #10
 800fcfa:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800fcfc:	68ba      	ldr	r2, [r7, #8]
 800fcfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd00:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800fd02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d004      	beq.n	800fd12 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800fd08:	7efb      	ldrb	r3, [r7, #27]
 800fd0a:	f043 0310 	orr.w	r3, r3, #16
 800fd0e:	76fb      	strb	r3, [r7, #27]
 800fd10:	e003      	b.n	800fd1a <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800fd12:	7efb      	ldrb	r3, [r7, #27]
 800fd14:	f043 0320 	orr.w	r3, r3, #32
 800fd18:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800fd1a:	69ba      	ldr	r2, [r7, #24]
 800fd1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fd1e:	601a      	str	r2, [r3, #0]
 800fd20:	e032      	b.n	800fd88 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800fd22:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fd26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fd2a:	b2d9      	uxtb	r1, r3
 800fd2c:	79fb      	ldrb	r3, [r7, #7]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	4618      	mov	r0, r3
 800fd32:	f7fe fda1 	bl	800e878 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800fd36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fd3a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fd3e:	b2da      	uxtb	r2, r3
 800fd40:	79fb      	ldrb	r3, [r7, #7]
 800fd42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800fd46:	4613      	mov	r3, r2
 800fd48:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fd50:	2301      	movs	r3, #1
 800fd52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fd56:	2301      	movs	r3, #1
 800fd58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800fd5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd60:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800fd62:	2307      	movs	r3, #7
 800fd64:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800fd66:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fd6a:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800fd6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd6e:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800fd70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fd74:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800fd76:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800fd7a:	f107 030c 	add.w	r3, r7, #12
 800fd7e:	4611      	mov	r1, r2
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7fd fb1d 	bl	800d3c0 <dcd_event_handler>
}
 800fd86:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800fd88:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800fd92:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800fd96:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	f4ff af5e 	bcc.w	800fc5c <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800fda0:	bf00      	nop
 800fda2:	bf00      	nop
 800fda4:	3758      	adds	r7, #88	@ 0x58
 800fda6:	46bd      	mov	sp, r7
 800fda8:	bd80      	pop	{r7, pc}
 800fdaa:	bf00      	nop
 800fdac:	08014334 	.word	0x08014334
 800fdb0:	200156b4 	.word	0x200156b4

0800fdb4 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b098      	sub	sp, #96	@ 0x60
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	4603      	mov	r3, r0
 800fdbc:	71fb      	strb	r3, [r7, #7]
 800fdbe:	79fb      	ldrb	r3, [r7, #7]
 800fdc0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fdc4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d002      	beq.n	800fdd2 <dcd_int_handler+0x1e>
    rhport = 0;
 800fdcc:	2300      	movs	r3, #0
 800fdce:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fdd2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800fdd6:	4a94      	ldr	r2, [pc, #592]	@ (8010028 <dcd_int_handler+0x274>)
 800fdd8:	011b      	lsls	r3, r3, #4
 800fdda:	4413      	add	r3, r2
 800fddc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fdde:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800fde0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fde2:	699b      	ldr	r3, [r3, #24]
 800fde4:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800fde6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fde8:	695b      	ldr	r3, [r3, #20]
 800fdea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fdec:	4013      	ands	r3, r2
 800fdee:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800fdf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fdf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d00d      	beq.n	800fe16 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800fdfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fdfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800fe00:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800fe02:	2001      	movs	r0, #1
 800fe04:	f7fd fdac 	bl	800d960 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800fe08:	79fb      	ldrb	r3, [r7, #7]
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f7ff fb36 	bl	800f47c <handle_bus_reset>
    usbd_spin_unlock(true);
 800fe10:	2001      	movs	r0, #1
 800fe12:	f7fd fdc9 	bl	800d9a8 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800fe16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d011      	beq.n	800fe44 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800fe20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe22:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800fe26:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800fe28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fe2e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800fe30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe32:	699b      	ldr	r3, [r3, #24]
 800fe34:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800fe38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe3a:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800fe3c:	79fb      	ldrb	r3, [r7, #7]
 800fe3e:	4618      	mov	r0, r3
 800fe40:	f7ff fc1e 	bl	800f680 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800fe44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d023      	beq.n	800fe96 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800fe4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fe54:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800fe56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe58:	699b      	ldr	r3, [r3, #24]
 800fe5a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fe5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe60:	619a      	str	r2, [r3, #24]
 800fe62:	79fb      	ldrb	r3, [r7, #7]
 800fe64:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800fe68:	2304      	movs	r3, #4
 800fe6a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800fe6e:	2301      	movs	r3, #1
 800fe70:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800fe74:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800fe78:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800fe7c:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800fe80:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800fe84:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800fe88:	f107 0320 	add.w	r3, r7, #32
 800fe8c:	4611      	mov	r1, r2
 800fe8e:	4618      	mov	r0, r3
 800fe90:	f7fd fa96 	bl	800d3c0 <dcd_event_handler>
}
 800fe94:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800fe96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	da23      	bge.n	800fee4 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800fe9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe9e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fea2:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800fea4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fea6:	699b      	ldr	r3, [r3, #24]
 800fea8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800feac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800feae:	619a      	str	r2, [r3, #24]
 800feb0:	79fb      	ldrb	r3, [r7, #7]
 800feb2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800feb6:	2305      	movs	r3, #5
 800feb8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800febc:	2301      	movs	r3, #1
 800febe:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800fec2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800fec6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800feca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800fece:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800fed2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800fed6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800feda:	4611      	mov	r1, r2
 800fedc:	4618      	mov	r0, r3
 800fede:	f7fd fa6f 	bl	800d3c0 <dcd_event_handler>
}
 800fee2:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800fee4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fee6:	f003 0304 	and.w	r3, r3, #4
 800feea:	2b00      	cmp	r3, #0
 800feec:	d022      	beq.n	800ff34 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800feee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fef0:	685b      	ldr	r3, [r3, #4]
 800fef2:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800fef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fef6:	f003 0304 	and.w	r3, r3, #4
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d017      	beq.n	800ff2e <dcd_int_handler+0x17a>
 800fefe:	79fb      	ldrb	r3, [r7, #7]
 800ff00:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800ff04:	2302      	movs	r3, #2
 800ff06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff0a:	2301      	movs	r3, #1
 800ff0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800ff10:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800ff14:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800ff16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ff1a:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800ff1c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800ff20:	f107 0314 	add.w	r3, r7, #20
 800ff24:	4611      	mov	r1, r2
 800ff26:	4618      	mov	r0, r3
 800ff28:	f7fd fa4a 	bl	800d3c0 <dcd_event_handler>
}
 800ff2c:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800ff2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ff32:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800ff34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff36:	f003 0308 	and.w	r3, r3, #8
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d034      	beq.n	800ffa8 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800ff3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff40:	2208      	movs	r2, #8
 800ff42:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800ff44:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff46:	699b      	ldr	r3, [r3, #24]
 800ff48:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800ff4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff4e:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800ff50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff52:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ff56:	0a1b      	lsrs	r3, r3, #8
 800ff58:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ff5c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800ff5e:	4b33      	ldr	r3, [pc, #204]	@ (801002c <dcd_int_handler+0x278>)
 800ff60:	79db      	ldrb	r3, [r3, #7]
 800ff62:	f083 0301 	eor.w	r3, r3, #1
 800ff66:	b2db      	uxtb	r3, r3
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d005      	beq.n	800ff78 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800ff6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff6e:	699b      	ldr	r3, [r3, #24]
 800ff70:	f023 0208 	bic.w	r2, r3, #8
 800ff74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff76:	619a      	str	r2, [r3, #24]
 800ff78:	79fb      	ldrb	r3, [r7, #7]
 800ff7a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800ff7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ff80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ff82:	2301      	movs	r3, #1
 800ff84:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800ff88:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800ff8c:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800ff8e:	2303      	movs	r3, #3
 800ff90:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800ff92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff94:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800ff96:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ff9a:	f107 0308 	add.w	r3, r7, #8
 800ff9e:	4611      	mov	r1, r2
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7fd fa0d 	bl	800d3c0 <dcd_event_handler>
}
 800ffa6:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800ffa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffaa:	f003 0310 	and.w	r3, r3, #16
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d015      	beq.n	800ffde <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800ffb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffb4:	699b      	ldr	r3, [r3, #24]
 800ffb6:	f023 0210 	bic.w	r2, r3, #16
 800ffba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffbc:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800ffbe:	79fb      	ldrb	r3, [r7, #7]
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	f7ff fba3 	bl	800f70c <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800ffc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffc8:	695b      	ldr	r3, [r3, #20]
 800ffca:	f003 0310 	and.w	r3, r3, #16
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d1f5      	bne.n	800ffbe <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800ffd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffd4:	699b      	ldr	r3, [r3, #24]
 800ffd6:	f043 0210 	orr.w	r2, r3, #16
 800ffda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffdc:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800ffde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d004      	beq.n	800fff2 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800ffe8:	79fb      	ldrb	r3, [r7, #7]
 800ffea:	2100      	movs	r1, #0
 800ffec:	4618      	mov	r0, r3
 800ffee:	f7ff fd6f 	bl	800fad0 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800fff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fff4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d004      	beq.n	8010006 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800fffc:	79fb      	ldrb	r3, [r7, #7]
 800fffe:	2101      	movs	r1, #1
 8010000:	4618      	mov	r0, r3
 8010002:	f7ff fd65 	bl	800fad0 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 8010006:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010008:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801000c:	2b00      	cmp	r3, #0
 801000e:	d007      	beq.n	8010020 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8010010:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010012:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010016:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8010018:	79fb      	ldrb	r3, [r7, #7]
 801001a:	4618      	mov	r0, r3
 801001c:	f7ff fdec 	bl	800fbf8 <handle_incomplete_iso_in>
  }
}
 8010020:	bf00      	nop
 8010022:	3760      	adds	r7, #96	@ 0x60
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}
 8010028:	08014334 	.word	0x08014334
 801002c:	20015734 	.word	0x20015734

08010030 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8010030:	b480      	push	{r7}
 8010032:	b083      	sub	sp, #12
 8010034:	af00      	add	r7, sp, #0
 8010036:	6078      	str	r0, [r7, #4]
 8010038:	460b      	mov	r3, r1
 801003a:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 801003c:	78fb      	ldrb	r3, [r7, #3]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d106      	bne.n	8010050 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010046:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 801004e:	e005      	b.n	801005c <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010054:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 801005c:	bf00      	nop
 801005e:	370c      	adds	r7, #12
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr

08010068 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8010068:	b480      	push	{r7}
 801006a:	b085      	sub	sp, #20
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	460b      	mov	r3, r1
 8010072:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8010074:	78fb      	ldrb	r3, [r7, #3]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d152      	bne.n	8010120 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 801007a:	4b2c      	ldr	r3, [pc, #176]	@ (801012c <dwc2_phy_update+0xc4>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	4a2c      	ldr	r2, [pc, #176]	@ (8010130 <dwc2_phy_update+0xc8>)
 8010080:	4293      	cmp	r3, r2
 8010082:	d302      	bcc.n	801008a <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8010084:	2306      	movs	r3, #6
 8010086:	60fb      	str	r3, [r7, #12]
 8010088:	e041      	b.n	801010e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 801008a:	4b28      	ldr	r3, [pc, #160]	@ (801012c <dwc2_phy_update+0xc4>)
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	4a29      	ldr	r2, [pc, #164]	@ (8010134 <dwc2_phy_update+0xcc>)
 8010090:	4293      	cmp	r3, r2
 8010092:	d902      	bls.n	801009a <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8010094:	2307      	movs	r3, #7
 8010096:	60fb      	str	r3, [r7, #12]
 8010098:	e039      	b.n	801010e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 801009a:	4b24      	ldr	r3, [pc, #144]	@ (801012c <dwc2_phy_update+0xc4>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	4a26      	ldr	r2, [pc, #152]	@ (8010138 <dwc2_phy_update+0xd0>)
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d302      	bcc.n	80100aa <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 80100a4:	2308      	movs	r3, #8
 80100a6:	60fb      	str	r3, [r7, #12]
 80100a8:	e031      	b.n	801010e <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 80100aa:	4b20      	ldr	r3, [pc, #128]	@ (801012c <dwc2_phy_update+0xc4>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	4a23      	ldr	r2, [pc, #140]	@ (801013c <dwc2_phy_update+0xd4>)
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d902      	bls.n	80100ba <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80100b4:	2309      	movs	r3, #9
 80100b6:	60fb      	str	r3, [r7, #12]
 80100b8:	e029      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80100ba:	4b1c      	ldr	r3, [pc, #112]	@ (801012c <dwc2_phy_update+0xc4>)
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	4a20      	ldr	r2, [pc, #128]	@ (8010140 <dwc2_phy_update+0xd8>)
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d902      	bls.n	80100ca <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80100c4:	230a      	movs	r3, #10
 80100c6:	60fb      	str	r3, [r7, #12]
 80100c8:	e021      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80100ca:	4b18      	ldr	r3, [pc, #96]	@ (801012c <dwc2_phy_update+0xc4>)
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	4a1d      	ldr	r2, [pc, #116]	@ (8010144 <dwc2_phy_update+0xdc>)
 80100d0:	4293      	cmp	r3, r2
 80100d2:	d902      	bls.n	80100da <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80100d4:	230b      	movs	r3, #11
 80100d6:	60fb      	str	r3, [r7, #12]
 80100d8:	e019      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80100da:	4b14      	ldr	r3, [pc, #80]	@ (801012c <dwc2_phy_update+0xc4>)
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	4a1a      	ldr	r2, [pc, #104]	@ (8010148 <dwc2_phy_update+0xe0>)
 80100e0:	4293      	cmp	r3, r2
 80100e2:	d302      	bcc.n	80100ea <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80100e4:	230c      	movs	r3, #12
 80100e6:	60fb      	str	r3, [r7, #12]
 80100e8:	e011      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80100ea:	4b10      	ldr	r3, [pc, #64]	@ (801012c <dwc2_phy_update+0xc4>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	4a17      	ldr	r2, [pc, #92]	@ (801014c <dwc2_phy_update+0xe4>)
 80100f0:	4293      	cmp	r3, r2
 80100f2:	d302      	bcc.n	80100fa <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80100f4:	230d      	movs	r3, #13
 80100f6:	60fb      	str	r3, [r7, #12]
 80100f8:	e009      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80100fa:	4b0c      	ldr	r3, [pc, #48]	@ (801012c <dwc2_phy_update+0xc4>)
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	4a14      	ldr	r2, [pc, #80]	@ (8010150 <dwc2_phy_update+0xe8>)
 8010100:	4293      	cmp	r3, r2
 8010102:	d302      	bcc.n	801010a <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8010104:	230e      	movs	r3, #14
 8010106:	60fb      	str	r3, [r7, #12]
 8010108:	e001      	b.n	801010e <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 801010a:	230f      	movs	r3, #15
 801010c:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	029b      	lsls	r3, r3, #10
 801011a:	431a      	orrs	r2, r3
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	60da      	str	r2, [r3, #12]
  }
}
 8010120:	bf00      	nop
 8010122:	3714      	adds	r7, #20
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr
 801012c:	20000008 	.word	0x20000008
 8010130:	01e84800 	.word	0x01e84800
 8010134:	01a39ddf 	.word	0x01a39ddf
 8010138:	016e3600 	.word	0x016e3600
 801013c:	014ca43f 	.word	0x014ca43f
 8010140:	01312cff 	.word	0x01312cff
 8010144:	011a499f 	.word	0x011a499f
 8010148:	01067380 	.word	0x01067380
 801014c:	00f42400 	.word	0x00f42400
 8010150:	00e4e1c0 	.word	0x00e4e1c0

08010154 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8010154:	b480      	push	{r7}
 8010156:	b085      	sub	sp, #20
 8010158:	af00      	add	r7, sp, #0
 801015a:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 801015c:	bf00      	nop
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	691b      	ldr	r3, [r3, #16]
 8010162:	2b00      	cmp	r3, #0
 8010164:	dafb      	bge.n	801015e <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801016a:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	691b      	ldr	r3, [r3, #16]
 8010170:	f043 0201 	orr.w	r2, r3, #1
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	b29b      	uxth	r3, r3
 801017c:	f244 2209 	movw	r2, #16905	@ 0x4209
 8010180:	4293      	cmp	r3, r2
 8010182:	d807      	bhi.n	8010194 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8010184:	bf00      	nop
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	691b      	ldr	r3, [r3, #16]
 801018a:	f003 0301 	and.w	r3, r3, #1
 801018e:	2b00      	cmp	r3, #0
 8010190:	d1f9      	bne.n	8010186 <reset_core+0x32>
 8010192:	e010      	b.n	80101b6 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8010194:	bf00      	nop
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	691b      	ldr	r3, [r3, #16]
 801019a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d0f9      	beq.n	8010196 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	691b      	ldr	r3, [r3, #16]
 80101a6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80101aa:	f023 0301 	bic.w	r3, r3, #1
 80101ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 80101b6:	bf00      	nop
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	691b      	ldr	r3, [r3, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	dafb      	bge.n	80101b8 <reset_core+0x64>
}
 80101c0:	bf00      	nop
 80101c2:	bf00      	nop
 80101c4:	3714      	adds	r7, #20
 80101c6:	46bd      	mov	sp, r7
 80101c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101cc:	4770      	bx	lr

080101ce <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 80101ce:	b580      	push	{r7, lr}
 80101d0:	b084      	sub	sp, #16
 80101d2:	af00      	add	r7, sp, #0
 80101d4:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	68db      	ldr	r3, [r3, #12]
 80101da:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80101e2:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	68fa      	ldr	r2, [r7, #12]
 80101e8:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80101ea:	2100      	movs	r1, #0
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f7ff ff1f 	bl	8010030 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f7ff ffae 	bl	8010154 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80101fe:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8010206:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	68fa      	ldr	r2, [r7, #12]
 801020c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 801020e:	2100      	movs	r1, #0
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f7ff ff29 	bl	8010068 <dwc2_phy_update>
}
 8010216:	bf00      	nop
 8010218:	3710      	adds	r7, #16
 801021a:	46bd      	mov	sp, r7
 801021c:	bd80      	pop	{r7, pc}

0801021e <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 801021e:	b580      	push	{r7, lr}
 8010220:	b086      	sub	sp, #24
 8010222:	af00      	add	r7, sp, #0
 8010224:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	68db      	ldr	r3, [r3, #12]
 801022a:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010230:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010236:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8010238:	7a7b      	ldrb	r3, [r7, #9]
 801023a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801023e:	b2db      	uxtb	r3, r3
 8010240:	2b00      	cmp	r3, #0
 8010242:	d002      	beq.n	801024a <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8010244:	2310      	movs	r3, #16
 8010246:	74fb      	strb	r3, [r7, #19]
 8010248:	e001      	b.n	801024e <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 801024a:	2308      	movs	r3, #8
 801024c:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 801024e:	697b      	ldr	r3, [r7, #20]
 8010250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010254:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8010256:	7b3b      	ldrb	r3, [r7, #12]
 8010258:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801025c:	b2db      	uxtb	r3, r3
 801025e:	2b80      	cmp	r3, #128	@ 0x80
 8010260:	d114      	bne.n	801028c <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	f043 0310 	orr.w	r3, r3, #16
 8010268:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 801026a:	697b      	ldr	r3, [r7, #20]
 801026c:	f023 0308 	bic.w	r3, r3, #8
 8010270:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010278:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010280:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8010288:	617b      	str	r3, [r7, #20]
 801028a:	e00f      	b.n	80102ac <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 801028c:	697b      	ldr	r3, [r7, #20]
 801028e:	f023 0310 	bic.w	r3, r3, #16
 8010292:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8010294:	7cfb      	ldrb	r3, [r7, #19]
 8010296:	2b10      	cmp	r3, #16
 8010298:	d104      	bne.n	80102a4 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	f043 0308 	orr.w	r3, r3, #8
 80102a0:	617b      	str	r3, [r7, #20]
 80102a2:	e003      	b.n	80102ac <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 80102a4:	697b      	ldr	r3, [r7, #20]
 80102a6:	f023 0308 	bic.w	r3, r3, #8
 80102aa:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	697a      	ldr	r2, [r7, #20]
 80102b0:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 80102b2:	7b3b      	ldrb	r3, [r7, #12]
 80102b4:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	4619      	mov	r1, r3
 80102bc:	6878      	ldr	r0, [r7, #4]
 80102be:	f7ff feb7 	bl	8010030 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80102c2:	6878      	ldr	r0, [r7, #4]
 80102c4:	f7ff ff46 	bl	8010154 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80102ce:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 80102d0:	7cfb      	ldrb	r3, [r7, #19]
 80102d2:	2b10      	cmp	r3, #16
 80102d4:	d102      	bne.n	80102dc <phy_hs_init+0xbe>
 80102d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80102da:	e001      	b.n	80102e0 <phy_hs_init+0xc2>
 80102dc:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80102e0:	697a      	ldr	r2, [r7, #20]
 80102e2:	4313      	orrs	r3, r2
 80102e4:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	697a      	ldr	r2, [r7, #20]
 80102ea:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80102ec:	7b3b      	ldrb	r3, [r7, #12]
 80102ee:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80102f2:	b2db      	uxtb	r3, r3
 80102f4:	4619      	mov	r1, r3
 80102f6:	6878      	ldr	r0, [r7, #4]
 80102f8:	f7ff feb6 	bl	8010068 <dwc2_phy_update>
}
 80102fc:	bf00      	nop
 80102fe:	3718      	adds	r7, #24
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}

08010304 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8010304:	b480      	push	{r7}
 8010306:	b085      	sub	sp, #20
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010310:	0c1b      	lsrs	r3, r3, #16
 8010312:	041b      	lsls	r3, r3, #16
 8010314:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	4a0e      	ldr	r2, [pc, #56]	@ (8010354 <check_dwc2+0x50>)
 801031a:	4293      	cmp	r3, r2
 801031c:	d012      	beq.n	8010344 <check_dwc2+0x40>
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	4a0d      	ldr	r2, [pc, #52]	@ (8010358 <check_dwc2+0x54>)
 8010322:	4293      	cmp	r3, r2
 8010324:	d00e      	beq.n	8010344 <check_dwc2+0x40>
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	4a0c      	ldr	r2, [pc, #48]	@ (801035c <check_dwc2+0x58>)
 801032a:	4293      	cmp	r3, r2
 801032c:	d00a      	beq.n	8010344 <check_dwc2+0x40>
 801032e:	4b0c      	ldr	r3, [pc, #48]	@ (8010360 <check_dwc2+0x5c>)
 8010330:	60bb      	str	r3, [r7, #8]
 8010332:	68bb      	ldr	r3, [r7, #8]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	f003 0301 	and.w	r3, r3, #1
 801033a:	2b00      	cmp	r3, #0
 801033c:	d000      	beq.n	8010340 <check_dwc2+0x3c>
 801033e:	be00      	bkpt	0x0000
 8010340:	2300      	movs	r3, #0
 8010342:	e000      	b.n	8010346 <check_dwc2+0x42>
#endif

  return true;
 8010344:	2301      	movs	r3, #1
}
 8010346:	4618      	mov	r0, r3
 8010348:	3714      	adds	r7, #20
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr
 8010352:	bf00      	nop
 8010354:	4f540000 	.word	0x4f540000
 8010358:	55310000 	.word	0x55310000
 801035c:	55320000 	.word	0x55320000
 8010360:	e000edf0 	.word	0xe000edf0

08010364 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8010364:	b480      	push	{r7}
 8010366:	b085      	sub	sp, #20
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
 801036c:	460b      	mov	r3, r1
 801036e:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8010370:	78fb      	ldrb	r3, [r7, #3]
 8010372:	2b01      	cmp	r3, #1
 8010374:	d101      	bne.n	801037a <dwc2_core_is_highspeed+0x16>
    return false;
 8010376:	2300      	movs	r3, #0
 8010378:	e00b      	b.n	8010392 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801037e:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8010380:	7b3b      	ldrb	r3, [r7, #12]
 8010382:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8010386:	b2db      	uxtb	r3, r3
 8010388:	2b00      	cmp	r3, #0
 801038a:	bf14      	ite	ne
 801038c:	2301      	movne	r3, #1
 801038e:	2300      	moveq	r3, #0
 8010390:	b2db      	uxtb	r3, r3
}
 8010392:	4618      	mov	r0, r3
 8010394:	3714      	adds	r7, #20
 8010396:	46bd      	mov	sp, r7
 8010398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039c:	4770      	bx	lr
	...

080103a0 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b088      	sub	sp, #32
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	4603      	mov	r3, r0
 80103a8:	71fb      	strb	r3, [r7, #7]
 80103aa:	460b      	mov	r3, r1
 80103ac:	71bb      	strb	r3, [r7, #6]
 80103ae:	4613      	mov	r3, r2
 80103b0:	717b      	strb	r3, [r7, #5]
 80103b2:	79fb      	ldrb	r3, [r7, #7]
 80103b4:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80103b6:	7dfb      	ldrb	r3, [r7, #23]
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d001      	beq.n	80103c0 <dwc2_core_init+0x20>
    rhport = 0;
 80103bc:	2300      	movs	r3, #0
 80103be:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80103c0:	7dfb      	ldrb	r3, [r7, #23]
 80103c2:	4a3b      	ldr	r2, [pc, #236]	@ (80104b0 <dwc2_core_init+0x110>)
 80103c4:	011b      	lsls	r3, r3, #4
 80103c6:	4413      	add	r3, r2
 80103c8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80103ca:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 80103cc:	69f8      	ldr	r0, [r7, #28]
 80103ce:	f7ff ff99 	bl	8010304 <check_dwc2>
 80103d2:	4603      	mov	r3, r0
 80103d4:	f083 0301 	eor.w	r3, r3, #1
 80103d8:	b2db      	uxtb	r3, r3
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d00a      	beq.n	80103f4 <dwc2_core_init+0x54>
 80103de:	4b35      	ldr	r3, [pc, #212]	@ (80104b4 <dwc2_core_init+0x114>)
 80103e0:	61bb      	str	r3, [r7, #24]
 80103e2:	69bb      	ldr	r3, [r7, #24]
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	f003 0301 	and.w	r3, r3, #1
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d000      	beq.n	80103f0 <dwc2_core_init+0x50>
 80103ee:	be00      	bkpt	0x0000
 80103f0:	2300      	movs	r3, #0
 80103f2:	e058      	b.n	80104a6 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	689b      	ldr	r3, [r3, #8]
 80103f8:	f023 0201 	bic.w	r2, r3, #1
 80103fc:	69fb      	ldr	r3, [r7, #28]
 80103fe:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8010400:	79bb      	ldrb	r3, [r7, #6]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d003      	beq.n	801040e <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8010406:	69f8      	ldr	r0, [r7, #28]
 8010408:	f7ff ff09 	bl	801021e <phy_hs_init>
 801040c:	e002      	b.n	8010414 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 801040e:	69f8      	ldr	r0, [r7, #28]
 8010410:	f7ff fedd 	bl	80101ce <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8010414:	69fb      	ldr	r3, [r7, #28]
 8010416:	68db      	ldr	r3, [r3, #12]
 8010418:	f043 0207 	orr.w	r2, r3, #7
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8010420:	69fb      	ldr	r3, [r7, #28]
 8010422:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8010426:	f023 020f 	bic.w	r2, r3, #15
 801042a:	69fb      	ldr	r3, [r7, #28]
 801042c:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8010430:	69fb      	ldr	r3, [r7, #28]
 8010432:	60fb      	str	r3, [r7, #12]
 8010434:	2310      	movs	r3, #16
 8010436:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8010438:	7afb      	ldrb	r3, [r7, #11]
 801043a:	019b      	lsls	r3, r3, #6
 801043c:	f043 0220 	orr.w	r2, r3, #32
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8010444:	bf00      	nop
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	691b      	ldr	r3, [r3, #16]
 801044a:	f003 0320 	and.w	r3, r3, #32
 801044e:	2b00      	cmp	r3, #0
 8010450:	d1f9      	bne.n	8010446 <dwc2_core_init+0xa6>
}
 8010452:	bf00      	nop
 8010454:	69fb      	ldr	r3, [r7, #28]
 8010456:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8010458:	693b      	ldr	r3, [r7, #16]
 801045a:	2210      	movs	r2, #16
 801045c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 801045e:	bf00      	nop
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	691b      	ldr	r3, [r3, #16]
 8010464:	f003 0310 	and.w	r3, r3, #16
 8010468:	2b00      	cmp	r3, #0
 801046a:	d1f9      	bne.n	8010460 <dwc2_core_init+0xc0>
}
 801046c:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 801046e:	69fb      	ldr	r3, [r7, #28]
 8010470:	f04f 32ff 	mov.w	r2, #4294967295
 8010474:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8010476:	69fb      	ldr	r3, [r7, #28]
 8010478:	f04f 32ff 	mov.w	r2, #4294967295
 801047c:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 801047e:	69fb      	ldr	r3, [r7, #28]
 8010480:	2200      	movs	r2, #0
 8010482:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8010484:	797b      	ldrb	r3, [r7, #5]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d006      	beq.n	8010498 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 801048a:	69fb      	ldr	r3, [r7, #28]
 801048c:	689b      	ldr	r3, [r3, #8]
 801048e:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8010492:	69fb      	ldr	r3, [r7, #28]
 8010494:	609a      	str	r2, [r3, #8]
 8010496:	e005      	b.n	80104a4 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8010498:	69fb      	ldr	r3, [r7, #28]
 801049a:	699b      	ldr	r3, [r3, #24]
 801049c:	f043 0210 	orr.w	r2, r3, #16
 80104a0:	69fb      	ldr	r3, [r7, #28]
 80104a2:	619a      	str	r2, [r3, #24]
  }

  return true;
 80104a4:	2301      	movs	r3, #1
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	3720      	adds	r7, #32
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	bf00      	nop
 80104b0:	08014344 	.word	0x08014344
 80104b4:	e000edf0 	.word	0xe000edf0

080104b8 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 80104b8:	b480      	push	{r7}
 80104ba:	b08f      	sub	sp, #60	@ 0x3c
 80104bc:	af00      	add	r7, sp, #0
 80104be:	60f8      	str	r0, [r7, #12]
 80104c0:	60b9      	str	r1, [r7, #8]
 80104c2:	4613      	mov	r3, r2
 80104c4:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80104cc:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 80104ce:	88fb      	ldrh	r3, [r7, #6]
 80104d0:	089b      	lsrs	r3, r3, #2
 80104d2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 80104d4:	e00b      	b.n	80104ee <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 80104d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	68ba      	ldr	r2, [r7, #8]
 80104dc:	627a      	str	r2, [r7, #36]	@ 0x24
 80104de:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 80104e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104e2:	6a3a      	ldr	r2, [r7, #32]
 80104e4:	601a      	str	r2, [r3, #0]
}
 80104e6:	bf00      	nop
    dst += 4;
 80104e8:	68bb      	ldr	r3, [r7, #8]
 80104ea:	3304      	adds	r3, #4
 80104ec:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 80104ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80104f0:	1e5a      	subs	r2, r3, #1
 80104f2:	86fa      	strh	r2, [r7, #54]	@ 0x36
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d1ee      	bne.n	80104d6 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 80104f8:	88fb      	ldrh	r3, [r7, #6]
 80104fa:	b2db      	uxtb	r3, r3
 80104fc:	f003 0303 	and.w	r3, r3, #3
 8010500:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8010504:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010508:	2b00      	cmp	r3, #0
 801050a:	d020      	beq.n	801054e <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 801050c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010514:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8010516:	69fb      	ldr	r3, [r7, #28]
 8010518:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 801051a:	68bb      	ldr	r3, [r7, #8]
 801051c:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 801051e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010522:	2b01      	cmp	r3, #1
 8010524:	d907      	bls.n	8010536 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	3301      	adds	r3, #1
 801052a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801052c:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 801052e:	69ba      	ldr	r2, [r7, #24]
 8010530:	0a12      	lsrs	r2, r2, #8
 8010532:	b2d2      	uxtb	r2, r2
 8010534:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8010536:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801053a:	2b02      	cmp	r3, #2
 801053c:	d907      	bls.n	801054e <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	3302      	adds	r3, #2
 8010542:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010544:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8010546:	697a      	ldr	r2, [r7, #20]
 8010548:	0c12      	lsrs	r2, r2, #16
 801054a:	b2d2      	uxtb	r2, r2
 801054c:	701a      	strb	r2, [r3, #0]
    }
  }
}
 801054e:	bf00      	nop
 8010550:	373c      	adds	r7, #60	@ 0x3c
 8010552:	46bd      	mov	sp, r7
 8010554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010558:	4770      	bx	lr

0801055a <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 801055a:	b480      	push	{r7}
 801055c:	b08b      	sub	sp, #44	@ 0x2c
 801055e:	af00      	add	r7, sp, #0
 8010560:	60f8      	str	r0, [r7, #12]
 8010562:	607a      	str	r2, [r7, #4]
 8010564:	461a      	mov	r2, r3
 8010566:	460b      	mov	r3, r1
 8010568:	72fb      	strb	r3, [r7, #11]
 801056a:	4613      	mov	r3, r2
 801056c:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 801056e:	7afb      	ldrb	r3, [r7, #11]
 8010570:	3301      	adds	r3, #1
 8010572:	031b      	lsls	r3, r3, #12
 8010574:	68fa      	ldr	r2, [r7, #12]
 8010576:	4413      	add	r3, r2
 8010578:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 801057a:	893b      	ldrh	r3, [r7, #8]
 801057c:	089b      	lsrs	r3, r3, #2
 801057e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8010580:	e008      	b.n	8010594 <dfifo_write_packet+0x3a>
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8010586:	697b      	ldr	r3, [r7, #20]
 8010588:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 801058a:	69fb      	ldr	r3, [r7, #28]
 801058c:	601a      	str	r2, [r3, #0]
    src += 4;
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	3304      	adds	r3, #4
 8010592:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8010594:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010596:	1e5a      	subs	r2, r3, #1
 8010598:	84fa      	strh	r2, [r7, #38]	@ 0x26
 801059a:	2b00      	cmp	r3, #0
 801059c:	d1f1      	bne.n	8010582 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 801059e:	893b      	ldrh	r3, [r7, #8]
 80105a0:	b2db      	uxtb	r3, r3
 80105a2:	f003 0303 	and.w	r3, r3, #3
 80105a6:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 80105a8:	7efb      	ldrb	r3, [r7, #27]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d019      	beq.n	80105e2 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	781b      	ldrb	r3, [r3, #0]
 80105b2:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 80105b4:	7efb      	ldrb	r3, [r7, #27]
 80105b6:	2b01      	cmp	r3, #1
 80105b8:	d906      	bls.n	80105c8 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	3301      	adds	r3, #1
 80105be:	781b      	ldrb	r3, [r3, #0]
 80105c0:	021b      	lsls	r3, r3, #8
 80105c2:	6a3a      	ldr	r2, [r7, #32]
 80105c4:	4313      	orrs	r3, r2
 80105c6:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 80105c8:	7efb      	ldrb	r3, [r7, #27]
 80105ca:	2b02      	cmp	r3, #2
 80105cc:	d906      	bls.n	80105dc <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	3302      	adds	r3, #2
 80105d2:	781b      	ldrb	r3, [r3, #0]
 80105d4:	041b      	lsls	r3, r3, #16
 80105d6:	6a3a      	ldr	r2, [r7, #32]
 80105d8:	4313      	orrs	r3, r2
 80105da:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 80105dc:	69fb      	ldr	r3, [r7, #28]
 80105de:	6a3a      	ldr	r2, [r7, #32]
 80105e0:	601a      	str	r2, [r3, #0]
  }
}
 80105e2:	bf00      	nop
 80105e4:	372c      	adds	r7, #44	@ 0x2c
 80105e6:	46bd      	mov	sp, r7
 80105e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ec:	4770      	bx	lr
	...

080105f0 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80105f0:	b580      	push	{r7, lr}
 80105f2:	b086      	sub	sp, #24
 80105f4:	af00      	add	r7, sp, #0
 80105f6:	4603      	mov	r3, r0
 80105f8:	6039      	str	r1, [r7, #0]
 80105fa:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 80105fc:	683b      	ldr	r3, [r7, #0]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d11f      	bne.n	8010642 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8010602:	2301      	movs	r3, #1
 8010604:	723b      	strb	r3, [r7, #8]
 8010606:	2300      	movs	r3, #0
 8010608:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 801060a:	f107 0308 	add.w	r3, r7, #8
 801060e:	4619      	mov	r1, r3
 8010610:	2000      	movs	r0, #0
 8010612:	f7fb feb5 	bl	800c380 <tud_rhport_init>
 8010616:	4603      	mov	r3, r0
 8010618:	f083 0301 	eor.w	r3, r3, #1
 801061c:	b2db      	uxtb	r3, r3
 801061e:	2b00      	cmp	r3, #0
 8010620:	d00a      	beq.n	8010638 <tusb_rhport_init+0x48>
 8010622:	4b23      	ldr	r3, [pc, #140]	@ (80106b0 <tusb_rhport_init+0xc0>)
 8010624:	60fb      	str	r3, [r7, #12]
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	f003 0301 	and.w	r3, r3, #1
 801062e:	2b00      	cmp	r3, #0
 8010630:	d000      	beq.n	8010634 <tusb_rhport_init+0x44>
 8010632:	be00      	bkpt	0x0000
 8010634:	2300      	movs	r3, #0
 8010636:	e036      	b.n	80106a6 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8010638:	4b1e      	ldr	r3, [pc, #120]	@ (80106b4 <tusb_rhport_init+0xc4>)
 801063a:	2201      	movs	r2, #1
 801063c:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 801063e:	2301      	movs	r3, #1
 8010640:	e031      	b.n	80106a6 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8010642:	79fb      	ldrb	r3, [r7, #7]
 8010644:	2b01      	cmp	r3, #1
 8010646:	d803      	bhi.n	8010650 <tusb_rhport_init+0x60>
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	781b      	ldrb	r3, [r3, #0]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d10a      	bne.n	8010666 <tusb_rhport_init+0x76>
 8010650:	4b17      	ldr	r3, [pc, #92]	@ (80106b0 <tusb_rhport_init+0xc0>)
 8010652:	613b      	str	r3, [r7, #16]
 8010654:	693b      	ldr	r3, [r7, #16]
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	f003 0301 	and.w	r3, r3, #1
 801065c:	2b00      	cmp	r3, #0
 801065e:	d000      	beq.n	8010662 <tusb_rhport_init+0x72>
 8010660:	be00      	bkpt	0x0000
 8010662:	2300      	movs	r3, #0
 8010664:	e01f      	b.n	80106a6 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8010666:	79fb      	ldrb	r3, [r7, #7]
 8010668:	683a      	ldr	r2, [r7, #0]
 801066a:	7811      	ldrb	r1, [r2, #0]
 801066c:	4a11      	ldr	r2, [pc, #68]	@ (80106b4 <tusb_rhport_init+0xc4>)
 801066e:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	781b      	ldrb	r3, [r3, #0]
 8010674:	2b01      	cmp	r3, #1
 8010676:	d115      	bne.n	80106a4 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8010678:	79fb      	ldrb	r3, [r7, #7]
 801067a:	6839      	ldr	r1, [r7, #0]
 801067c:	4618      	mov	r0, r3
 801067e:	f7fb fe7f 	bl	800c380 <tud_rhport_init>
 8010682:	4603      	mov	r3, r0
 8010684:	f083 0301 	eor.w	r3, r3, #1
 8010688:	b2db      	uxtb	r3, r3
 801068a:	2b00      	cmp	r3, #0
 801068c:	d00a      	beq.n	80106a4 <tusb_rhport_init+0xb4>
 801068e:	4b08      	ldr	r3, [pc, #32]	@ (80106b0 <tusb_rhport_init+0xc0>)
 8010690:	617b      	str	r3, [r7, #20]
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	f003 0301 	and.w	r3, r3, #1
 801069a:	2b00      	cmp	r3, #0
 801069c:	d000      	beq.n	80106a0 <tusb_rhport_init+0xb0>
 801069e:	be00      	bkpt	0x0000
 80106a0:	2300      	movs	r3, #0
 80106a2:	e000      	b.n	80106a6 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 80106a4:	2301      	movs	r3, #1
}
 80106a6:	4618      	mov	r0, r3
 80106a8:	3718      	adds	r7, #24
 80106aa:	46bd      	mov	sp, r7
 80106ac:	bd80      	pop	{r7, pc}
 80106ae:	bf00      	nop
 80106b0:	e000edf0 	.word	0xe000edf0
 80106b4:	20015744 	.word	0x20015744

080106b8 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 80106b8:	b480      	push	{r7}
 80106ba:	b085      	sub	sp, #20
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
 80106c0:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	781b      	ldrb	r3, [r3, #0]
 80106c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80106ca:	b2db      	uxtb	r3, r3
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d001      	beq.n	80106d4 <tu_edpt_claim+0x1c>
 80106d0:	2300      	movs	r3, #0
 80106d2:	e027      	b.n	8010724 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	781b      	ldrb	r3, [r3, #0]
 80106d8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80106dc:	b2db      	uxtb	r3, r3
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d001      	beq.n	80106e6 <tu_edpt_claim+0x2e>
 80106e2:	2300      	movs	r3, #0
 80106e4:	e01e      	b.n	8010724 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	781b      	ldrb	r3, [r3, #0]
 80106ea:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80106ee:	b2db      	uxtb	r3, r3
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d108      	bne.n	8010706 <tu_edpt_claim+0x4e>
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	781b      	ldrb	r3, [r3, #0]
 80106f8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80106fc:	b2db      	uxtb	r3, r3
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d101      	bne.n	8010706 <tu_edpt_claim+0x4e>
 8010702:	2301      	movs	r3, #1
 8010704:	e000      	b.n	8010708 <tu_edpt_claim+0x50>
 8010706:	2300      	movs	r3, #0
 8010708:	73fb      	strb	r3, [r7, #15]
 801070a:	7bfb      	ldrb	r3, [r7, #15]
 801070c:	f003 0301 	and.w	r3, r3, #1
 8010710:	73fb      	strb	r3, [r7, #15]
  if (available) {
 8010712:	7bfb      	ldrb	r3, [r7, #15]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d004      	beq.n	8010722 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	7813      	ldrb	r3, [r2, #0]
 801071c:	f043 0304 	orr.w	r3, r3, #4
 8010720:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 8010722:	7bfb      	ldrb	r3, [r7, #15]
}
 8010724:	4618      	mov	r0, r3
 8010726:	3714      	adds	r7, #20
 8010728:	46bd      	mov	sp, r7
 801072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801072e:	4770      	bx	lr

08010730 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8010730:	b480      	push	{r7}
 8010732:	b085      	sub	sp, #20
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
 8010738:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	781b      	ldrb	r3, [r3, #0]
 801073e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010742:	b2db      	uxtb	r3, r3
 8010744:	2b01      	cmp	r3, #1
 8010746:	d108      	bne.n	801075a <tu_edpt_release+0x2a>
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010750:	b2db      	uxtb	r3, r3
 8010752:	2b00      	cmp	r3, #0
 8010754:	d101      	bne.n	801075a <tu_edpt_release+0x2a>
 8010756:	2301      	movs	r3, #1
 8010758:	e000      	b.n	801075c <tu_edpt_release+0x2c>
 801075a:	2300      	movs	r3, #0
 801075c:	73fb      	strb	r3, [r7, #15]
 801075e:	7bfb      	ldrb	r3, [r7, #15]
 8010760:	f003 0301 	and.w	r3, r3, #1
 8010764:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8010766:	7bfb      	ldrb	r3, [r7, #15]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d004      	beq.n	8010776 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 801076c:	687a      	ldr	r2, [r7, #4]
 801076e:	7813      	ldrb	r3, [r2, #0]
 8010770:	f023 0304 	bic.w	r3, r3, #4
 8010774:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 8010776:	7bfb      	ldrb	r3, [r7, #15]
}
 8010778:	4618      	mov	r0, r3
 801077a:	3714      	adds	r7, #20
 801077c:	46bd      	mov	sp, r7
 801077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010782:	4770      	bx	lr

08010784 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 8010784:	b480      	push	{r7}
 8010786:	b08b      	sub	sp, #44	@ 0x2c
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
 801078c:	460b      	mov	r3, r1
 801078e:	70fb      	strb	r3, [r7, #3]
 8010790:	4613      	mov	r3, r2
 8010792:	70bb      	strb	r3, [r7, #2]
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8010798:	68bb      	ldr	r3, [r7, #8]
 801079a:	889b      	ldrh	r3, [r3, #4]
 801079c:	b29b      	uxth	r3, r3
 801079e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80107a2:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 80107a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	78db      	ldrb	r3, [r3, #3]
 80107aa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80107ae:	b2db      	uxtb	r3, r3
 80107b0:	2b03      	cmp	r3, #3
 80107b2:	d059      	beq.n	8010868 <tu_edpt_validate+0xe4>
 80107b4:	2b03      	cmp	r3, #3
 80107b6:	dc6e      	bgt.n	8010896 <tu_edpt_validate+0x112>
 80107b8:	2b01      	cmp	r3, #1
 80107ba:	d002      	beq.n	80107c2 <tu_edpt_validate+0x3e>
 80107bc:	2b02      	cmp	r3, #2
 80107be:	d018      	beq.n	80107f2 <tu_edpt_validate+0x6e>
 80107c0:	e069      	b.n	8010896 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 80107c2:	78fb      	ldrb	r3, [r7, #3]
 80107c4:	2b02      	cmp	r3, #2
 80107c6:	d102      	bne.n	80107ce <tu_edpt_validate+0x4a>
 80107c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80107cc:	e001      	b.n	80107d2 <tu_edpt_validate+0x4e>
 80107ce:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80107d2:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 80107d4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80107d6:	8a7b      	ldrh	r3, [r7, #18]
 80107d8:	429a      	cmp	r2, r3
 80107da:	d95e      	bls.n	801089a <tu_edpt_validate+0x116>
 80107dc:	4b35      	ldr	r3, [pc, #212]	@ (80108b4 <tu_edpt_validate+0x130>)
 80107de:	60fb      	str	r3, [r7, #12]
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	f003 0301 	and.w	r3, r3, #1
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d000      	beq.n	80107ee <tu_edpt_validate+0x6a>
 80107ec:	be00      	bkpt	0x0000
 80107ee:	2300      	movs	r3, #0
 80107f0:	e059      	b.n	80108a6 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 80107f2:	78fb      	ldrb	r3, [r7, #3]
 80107f4:	2b02      	cmp	r3, #2
 80107f6:	d10e      	bne.n	8010816 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80107f8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80107fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80107fe:	d04e      	beq.n	801089e <tu_edpt_validate+0x11a>
 8010800:	4b2c      	ldr	r3, [pc, #176]	@ (80108b4 <tu_edpt_validate+0x130>)
 8010802:	617b      	str	r3, [r7, #20]
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	681b      	ldr	r3, [r3, #0]
 8010808:	f003 0301 	and.w	r3, r3, #1
 801080c:	2b00      	cmp	r3, #0
 801080e:	d000      	beq.n	8010812 <tu_edpt_validate+0x8e>
 8010810:	be00      	bkpt	0x0000
 8010812:	2300      	movs	r3, #0
 8010814:	e047      	b.n	80108a6 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 8010816:	78bb      	ldrb	r3, [r7, #2]
 8010818:	2b00      	cmp	r3, #0
 801081a:	d00e      	beq.n	801083a <tu_edpt_validate+0xb6>
 801081c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801081e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010822:	d10a      	bne.n	801083a <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8010828:	69fb      	ldr	r3, [r7, #28]
 801082a:	2200      	movs	r2, #0
 801082c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010830:	711a      	strb	r2, [r3, #4]
 8010832:	2200      	movs	r2, #0
 8010834:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8010836:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8010838:	e031      	b.n	801089e <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 801083a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801083c:	2b08      	cmp	r3, #8
 801083e:	d02e      	beq.n	801089e <tu_edpt_validate+0x11a>
 8010840:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010842:	2b10      	cmp	r3, #16
 8010844:	d02b      	beq.n	801089e <tu_edpt_validate+0x11a>
 8010846:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010848:	2b20      	cmp	r3, #32
 801084a:	d028      	beq.n	801089e <tu_edpt_validate+0x11a>
 801084c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801084e:	2b40      	cmp	r3, #64	@ 0x40
 8010850:	d025      	beq.n	801089e <tu_edpt_validate+0x11a>
 8010852:	4b18      	ldr	r3, [pc, #96]	@ (80108b4 <tu_edpt_validate+0x130>)
 8010854:	61bb      	str	r3, [r7, #24]
 8010856:	69bb      	ldr	r3, [r7, #24]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	f003 0301 	and.w	r3, r3, #1
 801085e:	2b00      	cmp	r3, #0
 8010860:	d000      	beq.n	8010864 <tu_edpt_validate+0xe0>
 8010862:	be00      	bkpt	0x0000
 8010864:	2300      	movs	r3, #0
 8010866:	e01e      	b.n	80108a6 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8010868:	78fb      	ldrb	r3, [r7, #3]
 801086a:	2b02      	cmp	r3, #2
 801086c:	d102      	bne.n	8010874 <tu_edpt_validate+0xf0>
 801086e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010872:	e000      	b.n	8010876 <tu_edpt_validate+0xf2>
 8010874:	2340      	movs	r3, #64	@ 0x40
 8010876:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8010878:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801087a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801087c:	429a      	cmp	r2, r3
 801087e:	d910      	bls.n	80108a2 <tu_edpt_validate+0x11e>
 8010880:	4b0c      	ldr	r3, [pc, #48]	@ (80108b4 <tu_edpt_validate+0x130>)
 8010882:	623b      	str	r3, [r7, #32]
 8010884:	6a3b      	ldr	r3, [r7, #32]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f003 0301 	and.w	r3, r3, #1
 801088c:	2b00      	cmp	r3, #0
 801088e:	d000      	beq.n	8010892 <tu_edpt_validate+0x10e>
 8010890:	be00      	bkpt	0x0000
 8010892:	2300      	movs	r3, #0
 8010894:	e007      	b.n	80108a6 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8010896:	2300      	movs	r3, #0
 8010898:	e005      	b.n	80108a6 <tu_edpt_validate+0x122>
      break;
 801089a:	bf00      	nop
 801089c:	e002      	b.n	80108a4 <tu_edpt_validate+0x120>
      break;
 801089e:	bf00      	nop
 80108a0:	e000      	b.n	80108a4 <tu_edpt_validate+0x120>
      break;
 80108a2:	bf00      	nop
  }

  return true;
 80108a4:	2301      	movs	r3, #1
}
 80108a6:	4618      	mov	r0, r3
 80108a8:	372c      	adds	r7, #44	@ 0x2c
 80108aa:	46bd      	mov	sp, r7
 80108ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b0:	4770      	bx	lr
 80108b2:	bf00      	nop
 80108b4:	e000edf0 	.word	0xe000edf0

080108b8 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 80108b8:	b480      	push	{r7}
 80108ba:	b08d      	sub	sp, #52	@ 0x34
 80108bc:	af00      	add	r7, sp, #0
 80108be:	60f8      	str	r0, [r7, #12]
 80108c0:	60b9      	str	r1, [r7, #8]
 80108c2:	4611      	mov	r1, r2
 80108c4:	461a      	mov	r2, r3
 80108c6:	460b      	mov	r3, r1
 80108c8:	80fb      	strh	r3, [r7, #6]
 80108ca:	4613      	mov	r3, r2
 80108cc:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 80108ce:	68bb      	ldr	r3, [r7, #8]
 80108d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 80108d2:	88fb      	ldrh	r3, [r7, #6]
 80108d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108d6:	4413      	add	r3, r2
 80108d8:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 80108da:	e027      	b.n	801092c <tu_edpt_bind_driver+0x74>
 80108dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108de:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80108e0:	6a3b      	ldr	r3, [r7, #32]
 80108e2:	3301      	adds	r3, #1
 80108e4:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80108e6:	2b05      	cmp	r3, #5
 80108e8:	d116      	bne.n	8010918 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 80108ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108ec:	789b      	ldrb	r3, [r3, #2]
 80108ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80108f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108f6:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80108f8:	7fbb      	ldrb	r3, [r7, #30]
 80108fa:	f003 030f 	and.w	r3, r3, #15
 80108fe:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8010900:	005b      	lsls	r3, r3, #1
 8010902:	68fa      	ldr	r2, [r7, #12]
 8010904:	4413      	add	r3, r2
 8010906:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801090a:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 801090c:	7ffa      	ldrb	r2, [r7, #31]
 801090e:	09d2      	lsrs	r2, r2, #7
 8010910:	b2d2      	uxtb	r2, r2
 8010912:	4611      	mov	r1, r2
 8010914:	797a      	ldrb	r2, [r7, #5]
 8010916:	545a      	strb	r2, [r3, r1]
 8010918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801091a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 801091c:	69bb      	ldr	r3, [r7, #24]
 801091e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8010920:	697b      	ldr	r3, [r7, #20]
 8010922:	781b      	ldrb	r3, [r3, #0]
 8010924:	461a      	mov	r2, r3
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 801092a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 801092c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801092e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010930:	429a      	cmp	r2, r3
 8010932:	d3d3      	bcc.n	80108dc <tu_edpt_bind_driver+0x24>
  }
}
 8010934:	bf00      	nop
 8010936:	bf00      	nop
 8010938:	3734      	adds	r7, #52	@ 0x34
 801093a:	46bd      	mov	sp, r7
 801093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010940:	4770      	bx	lr

08010942 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 8010942:	b580      	push	{r7, lr}
 8010944:	b084      	sub	sp, #16
 8010946:	af02      	add	r7, sp, #8
 8010948:	6078      	str	r0, [r7, #4]
 801094a:	4608      	mov	r0, r1
 801094c:	4611      	mov	r1, r2
 801094e:	461a      	mov	r2, r3
 8010950:	4603      	mov	r3, r0
 8010952:	70fb      	strb	r3, [r7, #3]
 8010954:	460b      	mov	r3, r1
 8010956:	70bb      	strb	r3, [r7, #2]
 8010958:	4613      	mov	r3, r2
 801095a:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 801095c:	687a      	ldr	r2, [r7, #4]
 801095e:	7813      	ldrb	r3, [r2, #0]
 8010960:	78f9      	ldrb	r1, [r7, #3]
 8010962:	f361 0300 	bfi	r3, r1, #0, #1
 8010966:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	f103 0008 	add.w	r0, r3, #8
 801096e:	8aba      	ldrh	r2, [r7, #20]
 8010970:	787b      	ldrb	r3, [r7, #1]
 8010972:	9300      	str	r3, [sp, #0]
 8010974:	2301      	movs	r3, #1
 8010976:	6939      	ldr	r1, [r7, #16]
 8010978:	f7fa fdce 	bl	800b518 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	69ba      	ldr	r2, [r7, #24]
 8010980:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	8bba      	ldrh	r2, [r7, #28]
 8010986:	805a      	strh	r2, [r3, #2]

  return true;
 8010988:	2301      	movs	r3, #1
}
 801098a:	4618      	mov	r0, r3
 801098c:	3708      	adds	r7, #8
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}

08010992 <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 8010992:	b480      	push	{r7}
 8010994:	b083      	sub	sp, #12
 8010996:	af00      	add	r7, sp, #0
 8010998:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 801099a:	2301      	movs	r3, #1
}
 801099c:	4618      	mov	r0, r3
 801099e:	370c      	adds	r7, #12
 80109a0:	46bd      	mov	sp, r7
 80109a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a6:	4770      	bx	lr

080109a8 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 80109a8:	b590      	push	{r4, r7, lr}
 80109aa:	b091      	sub	sp, #68	@ 0x44
 80109ac:	af02      	add	r7, sp, #8
 80109ae:	4603      	mov	r3, r0
 80109b0:	60b9      	str	r1, [r7, #8]
 80109b2:	607a      	str	r2, [r7, #4]
 80109b4:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	781b      	ldrb	r3, [r3, #0]
 80109ba:	f003 0302 	and.w	r3, r3, #2
 80109be:	b2db      	uxtb	r3, r3
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d002      	beq.n	80109ca <tu_edpt_stream_write_zlp_if_needed+0x22>
 80109c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80109c8:	e000      	b.n	80109cc <tu_edpt_stream_write_zlp_if_needed+0x24>
 80109ca:	2340      	movs	r3, #64	@ 0x40
 80109cc:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 80109ce:	68bb      	ldr	r3, [r7, #8]
 80109d0:	3308      	adds	r3, #8
 80109d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 80109d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109d6:	891b      	ldrh	r3, [r3, #8]
 80109d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 80109da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109dc:	895b      	ldrh	r3, [r3, #10]
 80109de:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 80109e0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80109e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80109e4:	429a      	cmp	r2, r3
 80109e6:	bf0c      	ite	eq
 80109e8:	2301      	moveq	r3, #1
 80109ea:	2300      	movne	r3, #0
 80109ec:	b2db      	uxtb	r3, r3
 80109ee:	f083 0301 	eor.w	r3, r3, #1
 80109f2:	b2db      	uxtb	r3, r3
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d109      	bne.n	8010a0c <tu_edpt_stream_write_zlp_if_needed+0x64>
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d006      	beq.n	8010a0c <tu_edpt_stream_write_zlp_if_needed+0x64>
 80109fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010a00:	3b01      	subs	r3, #1
 8010a02:	461a      	mov	r2, r3
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	4013      	ands	r3, r2
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d001      	beq.n	8010a10 <tu_edpt_stream_write_zlp_if_needed+0x68>
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	e05e      	b.n	8010ace <tu_edpt_stream_write_zlp_if_needed+0x126>
 8010a10:	7bfb      	ldrb	r3, [r7, #15]
 8010a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010a16:	68bb      	ldr	r3, [r7, #8]
 8010a18:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 8010a1a:	6a3b      	ldr	r3, [r7, #32]
 8010a1c:	781b      	ldrb	r3, [r3, #0]
 8010a1e:	f003 0301 	and.w	r3, r3, #1
 8010a22:	b2db      	uxtb	r3, r3
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d109      	bne.n	8010a3c <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8010a28:	6a3b      	ldr	r3, [r7, #32]
 8010a2a:	785a      	ldrb	r2, [r3, #1]
 8010a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010a30:	4611      	mov	r1, r2
 8010a32:	4618      	mov	r0, r3
 8010a34:	f7fd f88e 	bl	800db54 <usbd_edpt_claim>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	e000      	b.n	8010a3e <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 8010a3c:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 8010a3e:	f083 0301 	eor.w	r3, r3, #1
 8010a42:	b2db      	uxtb	r3, r3
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d001      	beq.n	8010a4c <tu_edpt_stream_write_zlp_if_needed+0xa4>
 8010a48:	2300      	movs	r3, #0
 8010a4a:	e040      	b.n	8010ace <tu_edpt_stream_write_zlp_if_needed+0x126>
 8010a4c:	7bfb      	ldrb	r3, [r7, #15]
 8010a4e:	77fb      	strb	r3, [r7, #31]
 8010a50:	68bb      	ldr	r3, [r7, #8]
 8010a52:	61bb      	str	r3, [r7, #24]
 8010a54:	2300      	movs	r3, #0
 8010a56:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 8010a58:	69bb      	ldr	r3, [r7, #24]
 8010a5a:	781b      	ldrb	r3, [r3, #0]
 8010a5c:	f003 0301 	and.w	r3, r3, #1
 8010a60:	b2db      	uxtb	r3, r3
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d121      	bne.n	8010aaa <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 8010a66:	69bb      	ldr	r3, [r7, #24]
 8010a68:	685b      	ldr	r3, [r3, #4]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d10c      	bne.n	8010a88 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8010a6e:	69bb      	ldr	r3, [r7, #24]
 8010a70:	7859      	ldrb	r1, [r3, #1]
 8010a72:	69bb      	ldr	r3, [r7, #24]
 8010a74:	f103 0208 	add.w	r2, r3, #8
 8010a78:	8afb      	ldrh	r3, [r7, #22]
 8010a7a:	7ff8      	ldrb	r0, [r7, #31]
 8010a7c:	2400      	movs	r4, #0
 8010a7e:	9400      	str	r4, [sp, #0]
 8010a80:	f7fd f932 	bl	800dce8 <usbd_edpt_xfer_fifo>
 8010a84:	4603      	mov	r3, r0
 8010a86:	e011      	b.n	8010aac <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010a88:	69bb      	ldr	r3, [r7, #24]
 8010a8a:	7859      	ldrb	r1, [r3, #1]
 8010a8c:	8afb      	ldrh	r3, [r7, #22]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d002      	beq.n	8010a98 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 8010a92:	69bb      	ldr	r3, [r7, #24]
 8010a94:	685a      	ldr	r2, [r3, #4]
 8010a96:	e000      	b.n	8010a9a <tu_edpt_stream_write_zlp_if_needed+0xf2>
 8010a98:	2200      	movs	r2, #0
 8010a9a:	8afb      	ldrh	r3, [r7, #22]
 8010a9c:	7ff8      	ldrb	r0, [r7, #31]
 8010a9e:	2400      	movs	r4, #0
 8010aa0:	9400      	str	r4, [sp, #0]
 8010aa2:	f7fd f8a7 	bl	800dbf4 <usbd_edpt_xfer>
 8010aa6:	4603      	mov	r3, r0
 8010aa8:	e000      	b.n	8010aac <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 8010aaa:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 8010aac:	f083 0301 	eor.w	r3, r3, #1
 8010ab0:	b2db      	uxtb	r3, r3
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d00a      	beq.n	8010acc <tu_edpt_stream_write_zlp_if_needed+0x124>
 8010ab6:	4b08      	ldr	r3, [pc, #32]	@ (8010ad8 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 8010ab8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	f003 0301 	and.w	r3, r3, #1
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d000      	beq.n	8010ac8 <tu_edpt_stream_write_zlp_if_needed+0x120>
 8010ac6:	be00      	bkpt	0x0000
 8010ac8:	2300      	movs	r3, #0
 8010aca:	e000      	b.n	8010ace <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 8010acc:	2301      	movs	r3, #1
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	373c      	adds	r7, #60	@ 0x3c
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	bd90      	pop	{r4, r7, pc}
 8010ad6:	bf00      	nop
 8010ad8:	e000edf0 	.word	0xe000edf0

08010adc <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8010adc:	b590      	push	{r4, r7, lr}
 8010ade:	b093      	sub	sp, #76	@ 0x4c
 8010ae0:	af02      	add	r7, sp, #8
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	6039      	str	r1, [r7, #0]
 8010ae6:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	3308      	adds	r3, #8
 8010aec:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010af0:	8899      	ldrh	r1, [r3, #4]
 8010af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010af4:	891b      	ldrh	r3, [r3, #8]
 8010af6:	b29a      	uxth	r2, r3
 8010af8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010afa:	895b      	ldrh	r3, [r3, #10]
 8010afc:	b29b      	uxth	r3, r3
 8010afe:	8679      	strh	r1, [r7, #50]	@ 0x32
 8010b00:	863a      	strh	r2, [r7, #48]	@ 0x30
 8010b02:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 8010b04:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8010b06:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010b08:	429a      	cmp	r2, r3
 8010b0a:	d304      	bcc.n	8010b16 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 8010b0c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8010b0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010b10:	1ad3      	subs	r3, r2, r3
 8010b12:	b29b      	uxth	r3, r3
 8010b14:	e008      	b.n	8010b28 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8010b16:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8010b18:	005b      	lsls	r3, r3, #1
 8010b1a:	b29a      	uxth	r2, r3
 8010b1c:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8010b1e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010b20:	1acb      	subs	r3, r1, r3
 8010b22:	b29b      	uxth	r3, r3
 8010b24:	4413      	add	r3, r2
 8010b26:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010b28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b2a:	8892      	ldrh	r2, [r2, #4]
 8010b2c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010b2e:	4613      	mov	r3, r2
 8010b30:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010b32:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8010b34:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010b36:	4293      	cmp	r3, r2
 8010b38:	bf28      	it	cs
 8010b3a:	4613      	movcs	r3, r2
 8010b3c:	b29b      	uxth	r3, r3
 8010b3e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 8010b40:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d101      	bne.n	8010b4a <tu_edpt_stream_write_xfer+0x6e>
 8010b46:	2300      	movs	r3, #0
 8010b48:	e091      	b.n	8010c6e <tu_edpt_stream_write_xfer+0x192>
 8010b4a:	79fb      	ldrb	r3, [r7, #7]
 8010b4c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010b50:	683b      	ldr	r3, [r7, #0]
 8010b52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 8010b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b56:	781b      	ldrb	r3, [r3, #0]
 8010b58:	f003 0301 	and.w	r3, r3, #1
 8010b5c:	b2db      	uxtb	r3, r3
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d109      	bne.n	8010b76 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8010b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b64:	785a      	ldrb	r2, [r3, #1]
 8010b66:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010b6a:	4611      	mov	r1, r2
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f7fc fff1 	bl	800db54 <usbd_edpt_claim>
 8010b72:	4603      	mov	r3, r0
 8010b74:	e000      	b.n	8010b78 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 8010b76:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 8010b78:	f083 0301 	eor.w	r3, r3, #1
 8010b7c:	b2db      	uxtb	r3, r3
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d001      	beq.n	8010b86 <tu_edpt_stream_write_xfer+0xaa>
 8010b82:	2300      	movs	r3, #0
 8010b84:	e073      	b.n	8010c6e <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	685b      	ldr	r3, [r3, #4]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d102      	bne.n	8010b94 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 8010b8e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010b90:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8010b92:	e012      	b.n	8010bba <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 8010b94:	683b      	ldr	r3, [r7, #0]
 8010b96:	f103 0208 	add.w	r2, r3, #8
 8010b9a:	683b      	ldr	r3, [r7, #0]
 8010b9c:	685b      	ldr	r3, [r3, #4]
 8010b9e:	6839      	ldr	r1, [r7, #0]
 8010ba0:	8849      	ldrh	r1, [r1, #2]
 8010ba2:	623a      	str	r2, [r7, #32]
 8010ba4:	61fb      	str	r3, [r7, #28]
 8010ba6:	460b      	mov	r3, r1
 8010ba8:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8010baa:	8b7a      	ldrh	r2, [r7, #26]
 8010bac:	2300      	movs	r3, #0
 8010bae:	69f9      	ldr	r1, [r7, #28]
 8010bb0:	6a38      	ldr	r0, [r7, #32]
 8010bb2:	f7fa ffed 	bl	800bb90 <tu_fifo_read_n_access_mode>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 8010bba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d041      	beq.n	8010c44 <tu_edpt_stream_write_xfer+0x168>
 8010bc0:	79fb      	ldrb	r3, [r7, #7]
 8010bc2:	767b      	strb	r3, [r7, #25]
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	617b      	str	r3, [r7, #20]
 8010bc8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010bca:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	781b      	ldrb	r3, [r3, #0]
 8010bd0:	f003 0301 	and.w	r3, r3, #1
 8010bd4:	b2db      	uxtb	r3, r3
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d121      	bne.n	8010c1e <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	685b      	ldr	r3, [r3, #4]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d10c      	bne.n	8010bfc <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	7859      	ldrb	r1, [r3, #1]
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	f103 0208 	add.w	r2, r3, #8
 8010bec:	8a7b      	ldrh	r3, [r7, #18]
 8010bee:	7e78      	ldrb	r0, [r7, #25]
 8010bf0:	2400      	movs	r4, #0
 8010bf2:	9400      	str	r4, [sp, #0]
 8010bf4:	f7fd f878 	bl	800dce8 <usbd_edpt_xfer_fifo>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	e011      	b.n	8010c20 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010bfc:	697b      	ldr	r3, [r7, #20]
 8010bfe:	7859      	ldrb	r1, [r3, #1]
 8010c00:	8a7b      	ldrh	r3, [r7, #18]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d002      	beq.n	8010c0c <tu_edpt_stream_write_xfer+0x130>
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	685a      	ldr	r2, [r3, #4]
 8010c0a:	e000      	b.n	8010c0e <tu_edpt_stream_write_xfer+0x132>
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	8a7b      	ldrh	r3, [r7, #18]
 8010c10:	7e78      	ldrb	r0, [r7, #25]
 8010c12:	2400      	movs	r4, #0
 8010c14:	9400      	str	r4, [sp, #0]
 8010c16:	f7fc ffed 	bl	800dbf4 <usbd_edpt_xfer>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	e000      	b.n	8010c20 <tu_edpt_stream_write_xfer+0x144>
  return false;
 8010c1e:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8010c20:	f083 0301 	eor.w	r3, r3, #1
 8010c24:	b2db      	uxtb	r3, r3
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00a      	beq.n	8010c40 <tu_edpt_stream_write_xfer+0x164>
 8010c2a:	4b13      	ldr	r3, [pc, #76]	@ (8010c78 <tu_edpt_stream_write_xfer+0x19c>)
 8010c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	f003 0301 	and.w	r3, r3, #1
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d000      	beq.n	8010c3c <tu_edpt_stream_write_xfer+0x160>
 8010c3a:	be00      	bkpt	0x0000
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	e016      	b.n	8010c6e <tu_edpt_stream_write_xfer+0x192>
    return count;
 8010c40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8010c42:	e014      	b.n	8010c6e <tu_edpt_stream_write_xfer+0x192>
 8010c44:	79fb      	ldrb	r3, [r7, #7]
 8010c46:	747b      	strb	r3, [r7, #17]
 8010c48:	683b      	ldr	r3, [r7, #0]
 8010c4a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	781b      	ldrb	r3, [r3, #0]
 8010c50:	f003 0301 	and.w	r3, r3, #1
 8010c54:	b2db      	uxtb	r3, r3
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d107      	bne.n	8010c6a <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	785a      	ldrb	r2, [r3, #1]
 8010c5e:	7c7b      	ldrb	r3, [r7, #17]
 8010c60:	4611      	mov	r1, r2
 8010c62:	4618      	mov	r0, r3
 8010c64:	f7fc ff9e 	bl	800dba4 <usbd_edpt_release>
 8010c68:	e000      	b.n	8010c6c <tu_edpt_stream_write_xfer+0x190>
  return false;
 8010c6a:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 8010c6c:	2300      	movs	r3, #0
  }
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3744      	adds	r7, #68	@ 0x44
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd90      	pop	{r4, r7, pc}
 8010c76:	bf00      	nop
 8010c78:	e000edf0 	.word	0xe000edf0

08010c7c <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 8010c7c:	b590      	push	{r4, r7, lr}
 8010c7e:	b09b      	sub	sp, #108	@ 0x6c
 8010c80:	af02      	add	r7, sp, #8
 8010c82:	60b9      	str	r1, [r7, #8]
 8010c84:	607a      	str	r2, [r7, #4]
 8010c86:	603b      	str	r3, [r7, #0]
 8010c88:	4603      	mov	r3, r0
 8010c8a:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d101      	bne.n	8010c96 <tu_edpt_stream_write+0x1a>
 8010c92:	2300      	movs	r3, #0
 8010c94:	e0e3      	b.n	8010e5e <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 8010c96:	68bb      	ldr	r3, [r7, #8]
 8010c98:	3308      	adds	r3, #8
 8010c9a:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 8010c9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c9e:	889b      	ldrh	r3, [r3, #4]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d17e      	bne.n	8010da2 <tu_edpt_stream_write+0x126>
 8010ca4:	7bfb      	ldrb	r3, [r7, #15]
 8010ca6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 8010cae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cb0:	781b      	ldrb	r3, [r3, #0]
 8010cb2:	f003 0301 	and.w	r3, r3, #1
 8010cb6:	b2db      	uxtb	r3, r3
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d109      	bne.n	8010cd0 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8010cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010cbe:	785a      	ldrb	r2, [r3, #1]
 8010cc0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010cc4:	4611      	mov	r1, r2
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7fc ff44 	bl	800db54 <usbd_edpt_claim>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	e000      	b.n	8010cd2 <tu_edpt_stream_write+0x56>
  return false;
 8010cd0:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 8010cd2:	f083 0301 	eor.w	r3, r3, #1
 8010cd6:	b2db      	uxtb	r3, r3
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d001      	beq.n	8010ce0 <tu_edpt_stream_write+0x64>
 8010cdc:	2300      	movs	r3, #0
 8010cde:	e0be      	b.n	8010e5e <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 8010ce0:	68bb      	ldr	r3, [r7, #8]
 8010ce2:	685b      	ldr	r3, [r3, #4]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d013      	beq.n	8010d10 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	885b      	ldrh	r3, [r3, #2]
 8010cec:	461a      	mov	r2, r3
 8010cee:	683b      	ldr	r3, [r7, #0]
 8010cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8010cf2:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8010cf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cf8:	4293      	cmp	r3, r2
 8010cfa:	bf28      	it	cs
 8010cfc:	4613      	movcs	r3, r2
 8010cfe:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	685b      	ldr	r3, [r3, #4]
 8010d04:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010d06:	6879      	ldr	r1, [r7, #4]
 8010d08:	4618      	mov	r0, r3
 8010d0a:	f001 f8f6 	bl	8011efa <memcpy>
 8010d0e:	e001      	b.n	8010d14 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8010d14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010d16:	b29a      	uxth	r2, r3
 8010d18:	7bfb      	ldrb	r3, [r7, #15]
 8010d1a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010d1e:	68bb      	ldr	r3, [r7, #8]
 8010d20:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010d22:	4613      	mov	r3, r2
 8010d24:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 8010d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	f003 0301 	and.w	r3, r3, #1
 8010d2e:	b2db      	uxtb	r3, r3
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d123      	bne.n	8010d7c <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 8010d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d36:	685b      	ldr	r3, [r3, #4]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d10d      	bne.n	8010d58 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8010d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d3e:	7859      	ldrb	r1, [r3, #1]
 8010d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d42:	f103 0208 	add.w	r2, r3, #8
 8010d46:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010d48:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8010d4c:	2400      	movs	r4, #0
 8010d4e:	9400      	str	r4, [sp, #0]
 8010d50:	f7fc ffca 	bl	800dce8 <usbd_edpt_xfer_fifo>
 8010d54:	4603      	mov	r3, r0
 8010d56:	e012      	b.n	8010d7e <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d5a:	7859      	ldrb	r1, [r3, #1]
 8010d5c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d002      	beq.n	8010d68 <tu_edpt_stream_write+0xec>
 8010d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d64:	685a      	ldr	r2, [r3, #4]
 8010d66:	e000      	b.n	8010d6a <tu_edpt_stream_write+0xee>
 8010d68:	2200      	movs	r2, #0
 8010d6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010d6c:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8010d70:	2400      	movs	r4, #0
 8010d72:	9400      	str	r4, [sp, #0]
 8010d74:	f7fc ff3e 	bl	800dbf4 <usbd_edpt_xfer>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	e000      	b.n	8010d7e <tu_edpt_stream_write+0x102>
  return false;
 8010d7c:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8010d7e:	f083 0301 	eor.w	r3, r3, #1
 8010d82:	b2db      	uxtb	r3, r3
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d00a      	beq.n	8010d9e <tu_edpt_stream_write+0x122>
 8010d88:	4b37      	ldr	r3, [pc, #220]	@ (8010e68 <tu_edpt_stream_write+0x1ec>)
 8010d8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8010d8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	f003 0301 	and.w	r3, r3, #1
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d000      	beq.n	8010d9a <tu_edpt_stream_write+0x11e>
 8010d98:	be00      	bkpt	0x0000
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	e05f      	b.n	8010e5e <tu_edpt_stream_write+0x1e2>

    return xact_len;
 8010d9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010da0:	e05d      	b.n	8010e5e <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 8010da2:	68bb      	ldr	r3, [r7, #8]
 8010da4:	3308      	adds	r3, #8
 8010da6:	683a      	ldr	r2, [r7, #0]
 8010da8:	b292      	uxth	r2, r2
 8010daa:	633b      	str	r3, [r7, #48]	@ 0x30
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010db0:	4613      	mov	r3, r2
 8010db2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8010db4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8010db6:	2300      	movs	r3, #0
 8010db8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010dba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010dbc:	f7fa ff2c 	bl	800bc18 <tu_fifo_write_n_access_mode>
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	f003 0302 	and.w	r3, r3, #2
 8010dce:	b2db      	uxtb	r3, r3
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d002      	beq.n	8010dda <tu_edpt_stream_write+0x15e>
 8010dd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010dd8:	e000      	b.n	8010ddc <tu_edpt_stream_write+0x160>
 8010dda:	2340      	movs	r3, #64	@ 0x40
 8010ddc:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 8010de0:	68bb      	ldr	r3, [r7, #8]
 8010de2:	3308      	adds	r3, #8
 8010de4:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010de8:	8899      	ldrh	r1, [r3, #4]
 8010dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dec:	891b      	ldrh	r3, [r3, #8]
 8010dee:	b29a      	uxth	r2, r3
 8010df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010df2:	895b      	ldrh	r3, [r3, #10]
 8010df4:	b29b      	uxth	r3, r3
 8010df6:	8479      	strh	r1, [r7, #34]	@ 0x22
 8010df8:	843a      	strh	r2, [r7, #32]
 8010dfa:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8010dfc:	8c3a      	ldrh	r2, [r7, #32]
 8010dfe:	8bfb      	ldrh	r3, [r7, #30]
 8010e00:	429a      	cmp	r2, r3
 8010e02:	d304      	bcc.n	8010e0e <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 8010e04:	8c3a      	ldrh	r2, [r7, #32]
 8010e06:	8bfb      	ldrh	r3, [r7, #30]
 8010e08:	1ad3      	subs	r3, r2, r3
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	e008      	b.n	8010e20 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8010e0e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010e10:	005b      	lsls	r3, r3, #1
 8010e12:	b29a      	uxth	r2, r3
 8010e14:	8c39      	ldrh	r1, [r7, #32]
 8010e16:	8bfb      	ldrh	r3, [r7, #30]
 8010e18:	1acb      	subs	r3, r1, r3
 8010e1a:	b29b      	uxth	r3, r3
 8010e1c:	4413      	add	r3, r2
 8010e1e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8010e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e22:	8892      	ldrh	r2, [r2, #4]
 8010e24:	83bb      	strh	r3, [r7, #28]
 8010e26:	4613      	mov	r3, r2
 8010e28:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010e2a:	8bba      	ldrh	r2, [r7, #28]
 8010e2c:	8b7b      	ldrh	r3, [r7, #26]
 8010e2e:	4293      	cmp	r3, r2
 8010e30:	bf28      	it	cs
 8010e32:	4613      	movcs	r3, r2
 8010e34:	b29b      	uxth	r3, r3
 8010e36:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8010e3a:	429a      	cmp	r2, r3
 8010e3c:	d908      	bls.n	8010e50 <tu_edpt_stream_write+0x1d4>
 8010e3e:	68bb      	ldr	r3, [r7, #8]
 8010e40:	3308      	adds	r3, #8
 8010e42:	617b      	str	r3, [r7, #20]
  return f->depth;
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	889b      	ldrh	r3, [r3, #4]
 8010e48:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8010e4c:	429a      	cmp	r2, r3
 8010e4e:	d904      	bls.n	8010e5a <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 8010e50:	7bfb      	ldrb	r3, [r7, #15]
 8010e52:	68b9      	ldr	r1, [r7, #8]
 8010e54:	4618      	mov	r0, r3
 8010e56:	f7ff fe41 	bl	8010adc <tu_edpt_stream_write_xfer>
    }
    return ret;
 8010e5a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 8010e5e:	4618      	mov	r0, r3
 8010e60:	3764      	adds	r7, #100	@ 0x64
 8010e62:	46bd      	mov	sp, r7
 8010e64:	bd90      	pop	{r4, r7, pc}
 8010e66:	bf00      	nop
 8010e68:	e000edf0 	.word	0xe000edf0

08010e6c <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b08a      	sub	sp, #40	@ 0x28
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	4603      	mov	r3, r0
 8010e74:	6039      	str	r1, [r7, #0]
 8010e76:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	3308      	adds	r3, #8
 8010e7c:	623b      	str	r3, [r7, #32]
 8010e7e:	6a3b      	ldr	r3, [r7, #32]
 8010e80:	889b      	ldrh	r3, [r3, #4]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d031      	beq.n	8010eea <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 8010e86:	683b      	ldr	r3, [r7, #0]
 8010e88:	3308      	adds	r3, #8
 8010e8a:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8010e8c:	69fb      	ldr	r3, [r7, #28]
 8010e8e:	8899      	ldrh	r1, [r3, #4]
 8010e90:	69fb      	ldr	r3, [r7, #28]
 8010e92:	891b      	ldrh	r3, [r3, #8]
 8010e94:	b29a      	uxth	r2, r3
 8010e96:	69fb      	ldr	r3, [r7, #28]
 8010e98:	895b      	ldrh	r3, [r3, #10]
 8010e9a:	b29b      	uxth	r3, r3
 8010e9c:	8379      	strh	r1, [r7, #26]
 8010e9e:	833a      	strh	r2, [r7, #24]
 8010ea0:	82fb      	strh	r3, [r7, #22]
 8010ea2:	8b7b      	ldrh	r3, [r7, #26]
 8010ea4:	82bb      	strh	r3, [r7, #20]
 8010ea6:	8b3b      	ldrh	r3, [r7, #24]
 8010ea8:	827b      	strh	r3, [r7, #18]
 8010eaa:	8afb      	ldrh	r3, [r7, #22]
 8010eac:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 8010eae:	8a7a      	ldrh	r2, [r7, #18]
 8010eb0:	8a3b      	ldrh	r3, [r7, #16]
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	d304      	bcc.n	8010ec0 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8010eb6:	8a7a      	ldrh	r2, [r7, #18]
 8010eb8:	8a3b      	ldrh	r3, [r7, #16]
 8010eba:	1ad3      	subs	r3, r2, r3
 8010ebc:	b29b      	uxth	r3, r3
 8010ebe:	e008      	b.n	8010ed2 <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8010ec0:	8abb      	ldrh	r3, [r7, #20]
 8010ec2:	005b      	lsls	r3, r3, #1
 8010ec4:	b29a      	uxth	r2, r3
 8010ec6:	8a79      	ldrh	r1, [r7, #18]
 8010ec8:	8a3b      	ldrh	r3, [r7, #16]
 8010eca:	1acb      	subs	r3, r1, r3
 8010ecc:	b29b      	uxth	r3, r3
 8010ece:	4413      	add	r3, r2
 8010ed0:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8010ed2:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8010ed4:	8b7a      	ldrh	r2, [r7, #26]
 8010ed6:	89fb      	ldrh	r3, [r7, #14]
 8010ed8:	429a      	cmp	r2, r3
 8010eda:	d904      	bls.n	8010ee6 <tu_edpt_stream_write_available+0x7a>
 8010edc:	8b7a      	ldrh	r2, [r7, #26]
 8010ede:	89fb      	ldrh	r3, [r7, #14]
 8010ee0:	1ad3      	subs	r3, r2, r3
 8010ee2:	b29b      	uxth	r3, r3
 8010ee4:	e01d      	b.n	8010f22 <tu_edpt_stream_write_available+0xb6>
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	e01b      	b.n	8010f22 <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 8010eea:	2301      	movs	r3, #1
 8010eec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 8010ef0:	683b      	ldr	r3, [r7, #0]
 8010ef2:	781b      	ldrb	r3, [r3, #0]
 8010ef4:	f003 0301 	and.w	r3, r3, #1
 8010ef8:	b2db      	uxtb	r3, r3
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d109      	bne.n	8010f12 <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 8010efe:	683b      	ldr	r3, [r7, #0]
 8010f00:	785a      	ldrb	r2, [r3, #1]
 8010f02:	79fb      	ldrb	r3, [r7, #7]
 8010f04:	4611      	mov	r1, r2
 8010f06:	4618      	mov	r0, r3
 8010f08:	f7fc ff68 	bl	800dddc <usbd_edpt_busy>
 8010f0c:	4603      	mov	r3, r0
 8010f0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 8010f12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d001      	beq.n	8010f1e <tu_edpt_stream_write_available+0xb2>
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	e001      	b.n	8010f22 <tu_edpt_stream_write_available+0xb6>
 8010f1e:	683b      	ldr	r3, [r7, #0]
 8010f20:	885b      	ldrh	r3, [r3, #2]
  }
}
 8010f22:	4618      	mov	r0, r3
 8010f24:	3728      	adds	r7, #40	@ 0x28
 8010f26:	46bd      	mov	sp, r7
 8010f28:	bd80      	pop	{r7, pc}
	...

08010f2c <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8010f2c:	b590      	push	{r4, r7, lr}
 8010f2e:	b09f      	sub	sp, #124	@ 0x7c
 8010f30:	af02      	add	r7, sp, #8
 8010f32:	4603      	mov	r3, r0
 8010f34:	6039      	str	r1, [r7, #0]
 8010f36:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	3308      	adds	r3, #8
 8010f3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 8010f3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f40:	889b      	ldrh	r3, [r3, #4]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d16f      	bne.n	8011026 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 8010f46:	683b      	ldr	r3, [r7, #0]
 8010f48:	685b      	ldr	r3, [r3, #4]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d101      	bne.n	8010f52 <tu_edpt_stream_read_xfer+0x26>
 8010f4e:	2300      	movs	r3, #0
 8010f50:	e181      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
 8010f52:	79fb      	ldrb	r3, [r7, #7]
 8010f54:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8010f58:	683b      	ldr	r3, [r7, #0]
 8010f5a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 8010f5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f5e:	781b      	ldrb	r3, [r3, #0]
 8010f60:	f003 0301 	and.w	r3, r3, #1
 8010f64:	b2db      	uxtb	r3, r3
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d109      	bne.n	8010f7e <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8010f6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f6c:	785a      	ldrb	r2, [r3, #1]
 8010f6e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8010f72:	4611      	mov	r1, r2
 8010f74:	4618      	mov	r0, r3
 8010f76:	f7fc fded 	bl	800db54 <usbd_edpt_claim>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	e000      	b.n	8010f80 <tu_edpt_stream_read_xfer+0x54>
  return false;
 8010f7e:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 8010f80:	f083 0301 	eor.w	r3, r3, #1
 8010f84:	b2db      	uxtb	r3, r3
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d001      	beq.n	8010f8e <tu_edpt_stream_read_xfer+0x62>
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	e163      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	885a      	ldrh	r2, [r3, #2]
 8010f92:	79fb      	ldrb	r3, [r7, #7]
 8010f94:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8010f98:	683b      	ldr	r3, [r7, #0]
 8010f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010f9c:	4613      	mov	r3, r2
 8010f9e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 8010fa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fa4:	781b      	ldrb	r3, [r3, #0]
 8010fa6:	f003 0301 	and.w	r3, r3, #1
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d126      	bne.n	8010ffe <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 8010fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fb2:	685b      	ldr	r3, [r3, #4]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d10e      	bne.n	8010fd6 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8010fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fba:	7859      	ldrb	r1, [r3, #1]
 8010fbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fbe:	f103 0208 	add.w	r2, r3, #8
 8010fc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010fc6:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8010fca:	2400      	movs	r4, #0
 8010fcc:	9400      	str	r4, [sp, #0]
 8010fce:	f7fc fe8b 	bl	800dce8 <usbd_edpt_xfer_fifo>
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	e014      	b.n	8011000 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fd8:	7859      	ldrb	r1, [r3, #1]
 8010fda:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d002      	beq.n	8010fe8 <tu_edpt_stream_read_xfer+0xbc>
 8010fe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fe4:	685a      	ldr	r2, [r3, #4]
 8010fe6:	e000      	b.n	8010fea <tu_edpt_stream_read_xfer+0xbe>
 8010fe8:	2200      	movs	r2, #0
 8010fea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010fee:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8010ff2:	2400      	movs	r4, #0
 8010ff4:	9400      	str	r4, [sp, #0]
 8010ff6:	f7fc fdfd 	bl	800dbf4 <usbd_edpt_xfer>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	e000      	b.n	8011000 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 8010ffe:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8011000:	f083 0301 	eor.w	r3, r3, #1
 8011004:	b2db      	uxtb	r3, r3
 8011006:	2b00      	cmp	r3, #0
 8011008:	d00a      	beq.n	8011020 <tu_edpt_stream_read_xfer+0xf4>
 801100a:	4b95      	ldr	r3, [pc, #596]	@ (8011260 <tu_edpt_stream_read_xfer+0x334>)
 801100c:	663b      	str	r3, [r7, #96]	@ 0x60
 801100e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	f003 0301 	and.w	r3, r3, #1
 8011016:	2b00      	cmp	r3, #0
 8011018:	d000      	beq.n	801101c <tu_edpt_stream_read_xfer+0xf0>
 801101a:	be00      	bkpt	0x0000
 801101c:	2300      	movs	r3, #0
 801101e:	e11a      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 8011020:	683b      	ldr	r3, [r7, #0]
 8011022:	885b      	ldrh	r3, [r3, #2]
 8011024:	e117      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	781b      	ldrb	r3, [r3, #0]
 801102a:	f003 0302 	and.w	r3, r3, #2
 801102e:	b2db      	uxtb	r3, r3
 8011030:	2b00      	cmp	r3, #0
 8011032:	d002      	beq.n	801103a <tu_edpt_stream_read_xfer+0x10e>
 8011034:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011038:	e000      	b.n	801103c <tu_edpt_stream_read_xfer+0x110>
 801103a:	2340      	movs	r3, #64	@ 0x40
 801103c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	3308      	adds	r3, #8
 8011044:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8011046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011048:	8899      	ldrh	r1, [r3, #4]
 801104a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801104c:	891b      	ldrh	r3, [r3, #8]
 801104e:	b29a      	uxth	r2, r3
 8011050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011052:	895b      	ldrh	r3, [r3, #10]
 8011054:	b29b      	uxth	r3, r3
 8011056:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 801105a:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 801105e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8011060:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011064:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8011066:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801106a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 801106c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801106e:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 8011070:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8011072:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8011074:	429a      	cmp	r2, r3
 8011076:	d304      	bcc.n	8011082 <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 8011078:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801107a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801107c:	1ad3      	subs	r3, r2, r3
 801107e:	b29b      	uxth	r3, r3
 8011080:	e008      	b.n	8011094 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011082:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011084:	005b      	lsls	r3, r3, #1
 8011086:	b29a      	uxth	r2, r3
 8011088:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 801108a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801108c:	1acb      	subs	r3, r1, r3
 801108e:	b29b      	uxth	r3, r3
 8011090:	4413      	add	r3, r2
 8011092:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8011094:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8011096:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801109a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801109c:	429a      	cmp	r2, r3
 801109e:	d905      	bls.n	80110ac <tu_edpt_stream_read_xfer+0x180>
 80110a0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80110a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80110a6:	1ad3      	subs	r3, r2, r3
 80110a8:	b29b      	uxth	r3, r3
 80110aa:	e000      	b.n	80110ae <tu_edpt_stream_read_xfer+0x182>
 80110ac:	2300      	movs	r3, #0
 80110ae:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 80110b2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80110b6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80110ba:	429a      	cmp	r2, r3
 80110bc:	d201      	bcs.n	80110c2 <tu_edpt_stream_read_xfer+0x196>
 80110be:	2300      	movs	r3, #0
 80110c0:	e0c9      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
 80110c2:	79fb      	ldrb	r3, [r7, #7]
 80110c4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 80110cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110ce:	781b      	ldrb	r3, [r3, #0]
 80110d0:	f003 0301 	and.w	r3, r3, #1
 80110d4:	b2db      	uxtb	r3, r3
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d109      	bne.n	80110ee <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80110da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110dc:	785a      	ldrb	r2, [r3, #1]
 80110de:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80110e2:	4611      	mov	r1, r2
 80110e4:	4618      	mov	r0, r3
 80110e6:	f7fc fd35 	bl	800db54 <usbd_edpt_claim>
 80110ea:	4603      	mov	r3, r0
 80110ec:	e000      	b.n	80110f0 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 80110ee:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80110f0:	f083 0301 	eor.w	r3, r3, #1
 80110f4:	b2db      	uxtb	r3, r3
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d001      	beq.n	80110fe <tu_edpt_stream_read_xfer+0x1d2>
 80110fa:	2300      	movs	r3, #0
 80110fc:	e0ab      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 80110fe:	683b      	ldr	r3, [r7, #0]
 8011100:	3308      	adds	r3, #8
 8011102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8011104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011106:	8899      	ldrh	r1, [r3, #4]
 8011108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801110a:	891b      	ldrh	r3, [r3, #8]
 801110c:	b29a      	uxth	r2, r3
 801110e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011110:	895b      	ldrh	r3, [r3, #10]
 8011112:	b29b      	uxth	r3, r3
 8011114:	8579      	strh	r1, [r7, #42]	@ 0x2a
 8011116:	853a      	strh	r2, [r7, #40]	@ 0x28
 8011118:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801111a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801111c:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801111e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011120:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011122:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011124:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 8011126:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011128:	8c3b      	ldrh	r3, [r7, #32]
 801112a:	429a      	cmp	r2, r3
 801112c:	d304      	bcc.n	8011138 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 801112e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011130:	8c3b      	ldrh	r3, [r7, #32]
 8011132:	1ad3      	subs	r3, r2, r3
 8011134:	b29b      	uxth	r3, r3
 8011136:	e008      	b.n	801114a <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011138:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801113a:	005b      	lsls	r3, r3, #1
 801113c:	b29a      	uxth	r2, r3
 801113e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8011140:	8c3b      	ldrh	r3, [r7, #32]
 8011142:	1acb      	subs	r3, r1, r3
 8011144:	b29b      	uxth	r3, r3
 8011146:	4413      	add	r3, r2
 8011148:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801114a:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801114c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801114e:	8bfb      	ldrh	r3, [r7, #30]
 8011150:	429a      	cmp	r2, r3
 8011152:	d904      	bls.n	801115e <tu_edpt_stream_read_xfer+0x232>
 8011154:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011156:	8bfb      	ldrh	r3, [r7, #30]
 8011158:	1ad3      	subs	r3, r2, r3
 801115a:	b29b      	uxth	r3, r3
 801115c:	e000      	b.n	8011160 <tu_edpt_stream_read_xfer+0x234>
 801115e:	2300      	movs	r3, #0
 8011160:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 8011164:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8011168:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801116c:	429a      	cmp	r2, r3
 801116e:	d35d      	bcc.n	801122c <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 8011170:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011174:	425b      	negs	r3, r3
 8011176:	b29b      	uxth	r3, r3
 8011178:	b21a      	sxth	r2, r3
 801117a:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 801117e:	4013      	ands	r3, r2
 8011180:	b21b      	sxth	r3, r3
 8011182:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 8011186:	683b      	ldr	r3, [r7, #0]
 8011188:	885a      	ldrh	r2, [r3, #2]
 801118a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801118e:	82bb      	strh	r3, [r7, #20]
 8011190:	4613      	mov	r3, r2
 8011192:	827b      	strh	r3, [r7, #18]
 8011194:	8aba      	ldrh	r2, [r7, #20]
 8011196:	8a7b      	ldrh	r3, [r7, #18]
 8011198:	4293      	cmp	r3, r2
 801119a:	bf28      	it	cs
 801119c:	4613      	movcs	r3, r2
 801119e:	b29b      	uxth	r3, r3
 80111a0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80111a4:	79fb      	ldrb	r3, [r7, #7]
 80111a6:	777b      	strb	r3, [r7, #29]
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	61bb      	str	r3, [r7, #24]
 80111ac:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80111b0:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 80111b2:	69bb      	ldr	r3, [r7, #24]
 80111b4:	781b      	ldrb	r3, [r3, #0]
 80111b6:	f003 0301 	and.w	r3, r3, #1
 80111ba:	b2db      	uxtb	r3, r3
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d121      	bne.n	8011204 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 80111c0:	69bb      	ldr	r3, [r7, #24]
 80111c2:	685b      	ldr	r3, [r3, #4]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d10c      	bne.n	80111e2 <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80111c8:	69bb      	ldr	r3, [r7, #24]
 80111ca:	7859      	ldrb	r1, [r3, #1]
 80111cc:	69bb      	ldr	r3, [r7, #24]
 80111ce:	f103 0208 	add.w	r2, r3, #8
 80111d2:	8afb      	ldrh	r3, [r7, #22]
 80111d4:	7f78      	ldrb	r0, [r7, #29]
 80111d6:	2400      	movs	r4, #0
 80111d8:	9400      	str	r4, [sp, #0]
 80111da:	f7fc fd85 	bl	800dce8 <usbd_edpt_xfer_fifo>
 80111de:	4603      	mov	r3, r0
 80111e0:	e011      	b.n	8011206 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80111e2:	69bb      	ldr	r3, [r7, #24]
 80111e4:	7859      	ldrb	r1, [r3, #1]
 80111e6:	8afb      	ldrh	r3, [r7, #22]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d002      	beq.n	80111f2 <tu_edpt_stream_read_xfer+0x2c6>
 80111ec:	69bb      	ldr	r3, [r7, #24]
 80111ee:	685a      	ldr	r2, [r3, #4]
 80111f0:	e000      	b.n	80111f4 <tu_edpt_stream_read_xfer+0x2c8>
 80111f2:	2200      	movs	r2, #0
 80111f4:	8afb      	ldrh	r3, [r7, #22]
 80111f6:	7f78      	ldrb	r0, [r7, #29]
 80111f8:	2400      	movs	r4, #0
 80111fa:	9400      	str	r4, [sp, #0]
 80111fc:	f7fc fcfa 	bl	800dbf4 <usbd_edpt_xfer>
 8011200:	4603      	mov	r3, r0
 8011202:	e000      	b.n	8011206 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 8011204:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8011206:	f083 0301 	eor.w	r3, r3, #1
 801120a:	b2db      	uxtb	r3, r3
 801120c:	2b00      	cmp	r3, #0
 801120e:	d00a      	beq.n	8011226 <tu_edpt_stream_read_xfer+0x2fa>
 8011210:	4b13      	ldr	r3, [pc, #76]	@ (8011260 <tu_edpt_stream_read_xfer+0x334>)
 8011212:	667b      	str	r3, [r7, #100]	@ 0x64
 8011214:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	f003 0301 	and.w	r3, r3, #1
 801121c:	2b00      	cmp	r3, #0
 801121e:	d000      	beq.n	8011222 <tu_edpt_stream_read_xfer+0x2f6>
 8011220:	be00      	bkpt	0x0000
 8011222:	2300      	movs	r3, #0
 8011224:	e017      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 8011226:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801122a:	e014      	b.n	8011256 <tu_edpt_stream_read_xfer+0x32a>
 801122c:	79fb      	ldrb	r3, [r7, #7]
 801122e:	747b      	strb	r3, [r7, #17]
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	781b      	ldrb	r3, [r3, #0]
 8011238:	f003 0301 	and.w	r3, r3, #1
 801123c:	b2db      	uxtb	r3, r3
 801123e:	2b00      	cmp	r3, #0
 8011240:	d107      	bne.n	8011252 <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	785a      	ldrb	r2, [r3, #1]
 8011246:	7c7b      	ldrb	r3, [r7, #17]
 8011248:	4611      	mov	r1, r2
 801124a:	4618      	mov	r0, r3
 801124c:	f7fc fcaa 	bl	800dba4 <usbd_edpt_release>
 8011250:	e000      	b.n	8011254 <tu_edpt_stream_read_xfer+0x328>
  return false;
 8011252:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 8011254:	2300      	movs	r3, #0
    }
  }
}
 8011256:	4618      	mov	r0, r3
 8011258:	3774      	adds	r7, #116	@ 0x74
 801125a:	46bd      	mov	sp, r7
 801125c:	bd90      	pop	{r4, r7, pc}
 801125e:	bf00      	nop
 8011260:	e000edf0 	.word	0xe000edf0

08011264 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 8011264:	b580      	push	{r7, lr}
 8011266:	b088      	sub	sp, #32
 8011268:	af00      	add	r7, sp, #0
 801126a:	60b9      	str	r1, [r7, #8]
 801126c:	607a      	str	r2, [r7, #4]
 801126e:	603b      	str	r3, [r7, #0]
 8011270:	4603      	mov	r3, r0
 8011272:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	3308      	adds	r3, #8
 8011278:	683a      	ldr	r2, [r7, #0]
 801127a:	b292      	uxth	r2, r2
 801127c:	61bb      	str	r3, [r7, #24]
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	617b      	str	r3, [r7, #20]
 8011282:	4613      	mov	r3, r2
 8011284:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8011286:	8a7a      	ldrh	r2, [r7, #18]
 8011288:	2300      	movs	r3, #0
 801128a:	6979      	ldr	r1, [r7, #20]
 801128c:	69b8      	ldr	r0, [r7, #24]
 801128e:	f7fa fc7f 	bl	800bb90 <tu_fifo_read_n_access_mode>
 8011292:	4603      	mov	r3, r0
 8011294:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 8011296:	7bfb      	ldrb	r3, [r7, #15]
 8011298:	68b9      	ldr	r1, [r7, #8]
 801129a:	4618      	mov	r0, r3
 801129c:	f7ff fe46 	bl	8010f2c <tu_edpt_stream_read_xfer>
  return num_read;
 80112a0:	69fb      	ldr	r3, [r7, #28]
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3720      	adds	r7, #32
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}

080112aa <__cvt>:
 80112aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80112ae:	ec57 6b10 	vmov	r6, r7, d0
 80112b2:	2f00      	cmp	r7, #0
 80112b4:	460c      	mov	r4, r1
 80112b6:	4619      	mov	r1, r3
 80112b8:	463b      	mov	r3, r7
 80112ba:	bfbb      	ittet	lt
 80112bc:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80112c0:	461f      	movlt	r7, r3
 80112c2:	2300      	movge	r3, #0
 80112c4:	232d      	movlt	r3, #45	@ 0x2d
 80112c6:	700b      	strb	r3, [r1, #0]
 80112c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80112ca:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80112ce:	4691      	mov	r9, r2
 80112d0:	f023 0820 	bic.w	r8, r3, #32
 80112d4:	bfbc      	itt	lt
 80112d6:	4632      	movlt	r2, r6
 80112d8:	4616      	movlt	r6, r2
 80112da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80112de:	d005      	beq.n	80112ec <__cvt+0x42>
 80112e0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80112e4:	d100      	bne.n	80112e8 <__cvt+0x3e>
 80112e6:	3401      	adds	r4, #1
 80112e8:	2102      	movs	r1, #2
 80112ea:	e000      	b.n	80112ee <__cvt+0x44>
 80112ec:	2103      	movs	r1, #3
 80112ee:	ab03      	add	r3, sp, #12
 80112f0:	9301      	str	r3, [sp, #4]
 80112f2:	ab02      	add	r3, sp, #8
 80112f4:	9300      	str	r3, [sp, #0]
 80112f6:	ec47 6b10 	vmov	d0, r6, r7
 80112fa:	4653      	mov	r3, sl
 80112fc:	4622      	mov	r2, r4
 80112fe:	f000 fe93 	bl	8012028 <_dtoa_r>
 8011302:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011306:	4605      	mov	r5, r0
 8011308:	d119      	bne.n	801133e <__cvt+0x94>
 801130a:	f019 0f01 	tst.w	r9, #1
 801130e:	d00e      	beq.n	801132e <__cvt+0x84>
 8011310:	eb00 0904 	add.w	r9, r0, r4
 8011314:	2200      	movs	r2, #0
 8011316:	2300      	movs	r3, #0
 8011318:	4630      	mov	r0, r6
 801131a:	4639      	mov	r1, r7
 801131c:	f7ef fbdc 	bl	8000ad8 <__aeabi_dcmpeq>
 8011320:	b108      	cbz	r0, 8011326 <__cvt+0x7c>
 8011322:	f8cd 900c 	str.w	r9, [sp, #12]
 8011326:	2230      	movs	r2, #48	@ 0x30
 8011328:	9b03      	ldr	r3, [sp, #12]
 801132a:	454b      	cmp	r3, r9
 801132c:	d31e      	bcc.n	801136c <__cvt+0xc2>
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011332:	1b5b      	subs	r3, r3, r5
 8011334:	4628      	mov	r0, r5
 8011336:	6013      	str	r3, [r2, #0]
 8011338:	b004      	add	sp, #16
 801133a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801133e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011342:	eb00 0904 	add.w	r9, r0, r4
 8011346:	d1e5      	bne.n	8011314 <__cvt+0x6a>
 8011348:	7803      	ldrb	r3, [r0, #0]
 801134a:	2b30      	cmp	r3, #48	@ 0x30
 801134c:	d10a      	bne.n	8011364 <__cvt+0xba>
 801134e:	2200      	movs	r2, #0
 8011350:	2300      	movs	r3, #0
 8011352:	4630      	mov	r0, r6
 8011354:	4639      	mov	r1, r7
 8011356:	f7ef fbbf 	bl	8000ad8 <__aeabi_dcmpeq>
 801135a:	b918      	cbnz	r0, 8011364 <__cvt+0xba>
 801135c:	f1c4 0401 	rsb	r4, r4, #1
 8011360:	f8ca 4000 	str.w	r4, [sl]
 8011364:	f8da 3000 	ldr.w	r3, [sl]
 8011368:	4499      	add	r9, r3
 801136a:	e7d3      	b.n	8011314 <__cvt+0x6a>
 801136c:	1c59      	adds	r1, r3, #1
 801136e:	9103      	str	r1, [sp, #12]
 8011370:	701a      	strb	r2, [r3, #0]
 8011372:	e7d9      	b.n	8011328 <__cvt+0x7e>

08011374 <__exponent>:
 8011374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011376:	2900      	cmp	r1, #0
 8011378:	bfba      	itte	lt
 801137a:	4249      	neglt	r1, r1
 801137c:	232d      	movlt	r3, #45	@ 0x2d
 801137e:	232b      	movge	r3, #43	@ 0x2b
 8011380:	2909      	cmp	r1, #9
 8011382:	7002      	strb	r2, [r0, #0]
 8011384:	7043      	strb	r3, [r0, #1]
 8011386:	dd29      	ble.n	80113dc <__exponent+0x68>
 8011388:	f10d 0307 	add.w	r3, sp, #7
 801138c:	461d      	mov	r5, r3
 801138e:	270a      	movs	r7, #10
 8011390:	461a      	mov	r2, r3
 8011392:	fbb1 f6f7 	udiv	r6, r1, r7
 8011396:	fb07 1416 	mls	r4, r7, r6, r1
 801139a:	3430      	adds	r4, #48	@ 0x30
 801139c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80113a0:	460c      	mov	r4, r1
 80113a2:	2c63      	cmp	r4, #99	@ 0x63
 80113a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80113a8:	4631      	mov	r1, r6
 80113aa:	dcf1      	bgt.n	8011390 <__exponent+0x1c>
 80113ac:	3130      	adds	r1, #48	@ 0x30
 80113ae:	1e94      	subs	r4, r2, #2
 80113b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80113b4:	1c41      	adds	r1, r0, #1
 80113b6:	4623      	mov	r3, r4
 80113b8:	42ab      	cmp	r3, r5
 80113ba:	d30a      	bcc.n	80113d2 <__exponent+0x5e>
 80113bc:	f10d 0309 	add.w	r3, sp, #9
 80113c0:	1a9b      	subs	r3, r3, r2
 80113c2:	42ac      	cmp	r4, r5
 80113c4:	bf88      	it	hi
 80113c6:	2300      	movhi	r3, #0
 80113c8:	3302      	adds	r3, #2
 80113ca:	4403      	add	r3, r0
 80113cc:	1a18      	subs	r0, r3, r0
 80113ce:	b003      	add	sp, #12
 80113d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80113d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80113da:	e7ed      	b.n	80113b8 <__exponent+0x44>
 80113dc:	2330      	movs	r3, #48	@ 0x30
 80113de:	3130      	adds	r1, #48	@ 0x30
 80113e0:	7083      	strb	r3, [r0, #2]
 80113e2:	70c1      	strb	r1, [r0, #3]
 80113e4:	1d03      	adds	r3, r0, #4
 80113e6:	e7f1      	b.n	80113cc <__exponent+0x58>

080113e8 <_printf_float>:
 80113e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113ec:	b08d      	sub	sp, #52	@ 0x34
 80113ee:	460c      	mov	r4, r1
 80113f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80113f4:	4616      	mov	r6, r2
 80113f6:	461f      	mov	r7, r3
 80113f8:	4605      	mov	r5, r0
 80113fa:	f000 fd07 	bl	8011e0c <_localeconv_r>
 80113fe:	6803      	ldr	r3, [r0, #0]
 8011400:	9304      	str	r3, [sp, #16]
 8011402:	4618      	mov	r0, r3
 8011404:	f7ee ff3c 	bl	8000280 <strlen>
 8011408:	2300      	movs	r3, #0
 801140a:	930a      	str	r3, [sp, #40]	@ 0x28
 801140c:	f8d8 3000 	ldr.w	r3, [r8]
 8011410:	9005      	str	r0, [sp, #20]
 8011412:	3307      	adds	r3, #7
 8011414:	f023 0307 	bic.w	r3, r3, #7
 8011418:	f103 0208 	add.w	r2, r3, #8
 801141c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011420:	f8d4 b000 	ldr.w	fp, [r4]
 8011424:	f8c8 2000 	str.w	r2, [r8]
 8011428:	e9d3 8900 	ldrd	r8, r9, [r3]
 801142c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011430:	9307      	str	r3, [sp, #28]
 8011432:	f8cd 8018 	str.w	r8, [sp, #24]
 8011436:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801143a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801143e:	4b9c      	ldr	r3, [pc, #624]	@ (80116b0 <_printf_float+0x2c8>)
 8011440:	f04f 32ff 	mov.w	r2, #4294967295
 8011444:	f7ef fb7a 	bl	8000b3c <__aeabi_dcmpun>
 8011448:	bb70      	cbnz	r0, 80114a8 <_printf_float+0xc0>
 801144a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801144e:	4b98      	ldr	r3, [pc, #608]	@ (80116b0 <_printf_float+0x2c8>)
 8011450:	f04f 32ff 	mov.w	r2, #4294967295
 8011454:	f7ef fb54 	bl	8000b00 <__aeabi_dcmple>
 8011458:	bb30      	cbnz	r0, 80114a8 <_printf_float+0xc0>
 801145a:	2200      	movs	r2, #0
 801145c:	2300      	movs	r3, #0
 801145e:	4640      	mov	r0, r8
 8011460:	4649      	mov	r1, r9
 8011462:	f7ef fb43 	bl	8000aec <__aeabi_dcmplt>
 8011466:	b110      	cbz	r0, 801146e <_printf_float+0x86>
 8011468:	232d      	movs	r3, #45	@ 0x2d
 801146a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801146e:	4a91      	ldr	r2, [pc, #580]	@ (80116b4 <_printf_float+0x2cc>)
 8011470:	4b91      	ldr	r3, [pc, #580]	@ (80116b8 <_printf_float+0x2d0>)
 8011472:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011476:	bf8c      	ite	hi
 8011478:	4690      	movhi	r8, r2
 801147a:	4698      	movls	r8, r3
 801147c:	2303      	movs	r3, #3
 801147e:	6123      	str	r3, [r4, #16]
 8011480:	f02b 0304 	bic.w	r3, fp, #4
 8011484:	6023      	str	r3, [r4, #0]
 8011486:	f04f 0900 	mov.w	r9, #0
 801148a:	9700      	str	r7, [sp, #0]
 801148c:	4633      	mov	r3, r6
 801148e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011490:	4621      	mov	r1, r4
 8011492:	4628      	mov	r0, r5
 8011494:	f000 f9d2 	bl	801183c <_printf_common>
 8011498:	3001      	adds	r0, #1
 801149a:	f040 808d 	bne.w	80115b8 <_printf_float+0x1d0>
 801149e:	f04f 30ff 	mov.w	r0, #4294967295
 80114a2:	b00d      	add	sp, #52	@ 0x34
 80114a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114a8:	4642      	mov	r2, r8
 80114aa:	464b      	mov	r3, r9
 80114ac:	4640      	mov	r0, r8
 80114ae:	4649      	mov	r1, r9
 80114b0:	f7ef fb44 	bl	8000b3c <__aeabi_dcmpun>
 80114b4:	b140      	cbz	r0, 80114c8 <_printf_float+0xe0>
 80114b6:	464b      	mov	r3, r9
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	bfbc      	itt	lt
 80114bc:	232d      	movlt	r3, #45	@ 0x2d
 80114be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80114c2:	4a7e      	ldr	r2, [pc, #504]	@ (80116bc <_printf_float+0x2d4>)
 80114c4:	4b7e      	ldr	r3, [pc, #504]	@ (80116c0 <_printf_float+0x2d8>)
 80114c6:	e7d4      	b.n	8011472 <_printf_float+0x8a>
 80114c8:	6863      	ldr	r3, [r4, #4]
 80114ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80114ce:	9206      	str	r2, [sp, #24]
 80114d0:	1c5a      	adds	r2, r3, #1
 80114d2:	d13b      	bne.n	801154c <_printf_float+0x164>
 80114d4:	2306      	movs	r3, #6
 80114d6:	6063      	str	r3, [r4, #4]
 80114d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80114dc:	2300      	movs	r3, #0
 80114de:	6022      	str	r2, [r4, #0]
 80114e0:	9303      	str	r3, [sp, #12]
 80114e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80114e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80114e8:	ab09      	add	r3, sp, #36	@ 0x24
 80114ea:	9300      	str	r3, [sp, #0]
 80114ec:	6861      	ldr	r1, [r4, #4]
 80114ee:	ec49 8b10 	vmov	d0, r8, r9
 80114f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80114f6:	4628      	mov	r0, r5
 80114f8:	f7ff fed7 	bl	80112aa <__cvt>
 80114fc:	9b06      	ldr	r3, [sp, #24]
 80114fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011500:	2b47      	cmp	r3, #71	@ 0x47
 8011502:	4680      	mov	r8, r0
 8011504:	d129      	bne.n	801155a <_printf_float+0x172>
 8011506:	1cc8      	adds	r0, r1, #3
 8011508:	db02      	blt.n	8011510 <_printf_float+0x128>
 801150a:	6863      	ldr	r3, [r4, #4]
 801150c:	4299      	cmp	r1, r3
 801150e:	dd41      	ble.n	8011594 <_printf_float+0x1ac>
 8011510:	f1aa 0a02 	sub.w	sl, sl, #2
 8011514:	fa5f fa8a 	uxtb.w	sl, sl
 8011518:	3901      	subs	r1, #1
 801151a:	4652      	mov	r2, sl
 801151c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011520:	9109      	str	r1, [sp, #36]	@ 0x24
 8011522:	f7ff ff27 	bl	8011374 <__exponent>
 8011526:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011528:	1813      	adds	r3, r2, r0
 801152a:	2a01      	cmp	r2, #1
 801152c:	4681      	mov	r9, r0
 801152e:	6123      	str	r3, [r4, #16]
 8011530:	dc02      	bgt.n	8011538 <_printf_float+0x150>
 8011532:	6822      	ldr	r2, [r4, #0]
 8011534:	07d2      	lsls	r2, r2, #31
 8011536:	d501      	bpl.n	801153c <_printf_float+0x154>
 8011538:	3301      	adds	r3, #1
 801153a:	6123      	str	r3, [r4, #16]
 801153c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011540:	2b00      	cmp	r3, #0
 8011542:	d0a2      	beq.n	801148a <_printf_float+0xa2>
 8011544:	232d      	movs	r3, #45	@ 0x2d
 8011546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801154a:	e79e      	b.n	801148a <_printf_float+0xa2>
 801154c:	9a06      	ldr	r2, [sp, #24]
 801154e:	2a47      	cmp	r2, #71	@ 0x47
 8011550:	d1c2      	bne.n	80114d8 <_printf_float+0xf0>
 8011552:	2b00      	cmp	r3, #0
 8011554:	d1c0      	bne.n	80114d8 <_printf_float+0xf0>
 8011556:	2301      	movs	r3, #1
 8011558:	e7bd      	b.n	80114d6 <_printf_float+0xee>
 801155a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801155e:	d9db      	bls.n	8011518 <_printf_float+0x130>
 8011560:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011564:	d118      	bne.n	8011598 <_printf_float+0x1b0>
 8011566:	2900      	cmp	r1, #0
 8011568:	6863      	ldr	r3, [r4, #4]
 801156a:	dd0b      	ble.n	8011584 <_printf_float+0x19c>
 801156c:	6121      	str	r1, [r4, #16]
 801156e:	b913      	cbnz	r3, 8011576 <_printf_float+0x18e>
 8011570:	6822      	ldr	r2, [r4, #0]
 8011572:	07d0      	lsls	r0, r2, #31
 8011574:	d502      	bpl.n	801157c <_printf_float+0x194>
 8011576:	3301      	adds	r3, #1
 8011578:	440b      	add	r3, r1
 801157a:	6123      	str	r3, [r4, #16]
 801157c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801157e:	f04f 0900 	mov.w	r9, #0
 8011582:	e7db      	b.n	801153c <_printf_float+0x154>
 8011584:	b913      	cbnz	r3, 801158c <_printf_float+0x1a4>
 8011586:	6822      	ldr	r2, [r4, #0]
 8011588:	07d2      	lsls	r2, r2, #31
 801158a:	d501      	bpl.n	8011590 <_printf_float+0x1a8>
 801158c:	3302      	adds	r3, #2
 801158e:	e7f4      	b.n	801157a <_printf_float+0x192>
 8011590:	2301      	movs	r3, #1
 8011592:	e7f2      	b.n	801157a <_printf_float+0x192>
 8011594:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801159a:	4299      	cmp	r1, r3
 801159c:	db05      	blt.n	80115aa <_printf_float+0x1c2>
 801159e:	6823      	ldr	r3, [r4, #0]
 80115a0:	6121      	str	r1, [r4, #16]
 80115a2:	07d8      	lsls	r0, r3, #31
 80115a4:	d5ea      	bpl.n	801157c <_printf_float+0x194>
 80115a6:	1c4b      	adds	r3, r1, #1
 80115a8:	e7e7      	b.n	801157a <_printf_float+0x192>
 80115aa:	2900      	cmp	r1, #0
 80115ac:	bfd4      	ite	le
 80115ae:	f1c1 0202 	rsble	r2, r1, #2
 80115b2:	2201      	movgt	r2, #1
 80115b4:	4413      	add	r3, r2
 80115b6:	e7e0      	b.n	801157a <_printf_float+0x192>
 80115b8:	6823      	ldr	r3, [r4, #0]
 80115ba:	055a      	lsls	r2, r3, #21
 80115bc:	d407      	bmi.n	80115ce <_printf_float+0x1e6>
 80115be:	6923      	ldr	r3, [r4, #16]
 80115c0:	4642      	mov	r2, r8
 80115c2:	4631      	mov	r1, r6
 80115c4:	4628      	mov	r0, r5
 80115c6:	47b8      	blx	r7
 80115c8:	3001      	adds	r0, #1
 80115ca:	d12b      	bne.n	8011624 <_printf_float+0x23c>
 80115cc:	e767      	b.n	801149e <_printf_float+0xb6>
 80115ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80115d2:	f240 80dd 	bls.w	8011790 <_printf_float+0x3a8>
 80115d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80115da:	2200      	movs	r2, #0
 80115dc:	2300      	movs	r3, #0
 80115de:	f7ef fa7b 	bl	8000ad8 <__aeabi_dcmpeq>
 80115e2:	2800      	cmp	r0, #0
 80115e4:	d033      	beq.n	801164e <_printf_float+0x266>
 80115e6:	4a37      	ldr	r2, [pc, #220]	@ (80116c4 <_printf_float+0x2dc>)
 80115e8:	2301      	movs	r3, #1
 80115ea:	4631      	mov	r1, r6
 80115ec:	4628      	mov	r0, r5
 80115ee:	47b8      	blx	r7
 80115f0:	3001      	adds	r0, #1
 80115f2:	f43f af54 	beq.w	801149e <_printf_float+0xb6>
 80115f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80115fa:	4543      	cmp	r3, r8
 80115fc:	db02      	blt.n	8011604 <_printf_float+0x21c>
 80115fe:	6823      	ldr	r3, [r4, #0]
 8011600:	07d8      	lsls	r0, r3, #31
 8011602:	d50f      	bpl.n	8011624 <_printf_float+0x23c>
 8011604:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011608:	4631      	mov	r1, r6
 801160a:	4628      	mov	r0, r5
 801160c:	47b8      	blx	r7
 801160e:	3001      	adds	r0, #1
 8011610:	f43f af45 	beq.w	801149e <_printf_float+0xb6>
 8011614:	f04f 0900 	mov.w	r9, #0
 8011618:	f108 38ff 	add.w	r8, r8, #4294967295
 801161c:	f104 0a1a 	add.w	sl, r4, #26
 8011620:	45c8      	cmp	r8, r9
 8011622:	dc09      	bgt.n	8011638 <_printf_float+0x250>
 8011624:	6823      	ldr	r3, [r4, #0]
 8011626:	079b      	lsls	r3, r3, #30
 8011628:	f100 8103 	bmi.w	8011832 <_printf_float+0x44a>
 801162c:	68e0      	ldr	r0, [r4, #12]
 801162e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011630:	4298      	cmp	r0, r3
 8011632:	bfb8      	it	lt
 8011634:	4618      	movlt	r0, r3
 8011636:	e734      	b.n	80114a2 <_printf_float+0xba>
 8011638:	2301      	movs	r3, #1
 801163a:	4652      	mov	r2, sl
 801163c:	4631      	mov	r1, r6
 801163e:	4628      	mov	r0, r5
 8011640:	47b8      	blx	r7
 8011642:	3001      	adds	r0, #1
 8011644:	f43f af2b 	beq.w	801149e <_printf_float+0xb6>
 8011648:	f109 0901 	add.w	r9, r9, #1
 801164c:	e7e8      	b.n	8011620 <_printf_float+0x238>
 801164e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011650:	2b00      	cmp	r3, #0
 8011652:	dc39      	bgt.n	80116c8 <_printf_float+0x2e0>
 8011654:	4a1b      	ldr	r2, [pc, #108]	@ (80116c4 <_printf_float+0x2dc>)
 8011656:	2301      	movs	r3, #1
 8011658:	4631      	mov	r1, r6
 801165a:	4628      	mov	r0, r5
 801165c:	47b8      	blx	r7
 801165e:	3001      	adds	r0, #1
 8011660:	f43f af1d 	beq.w	801149e <_printf_float+0xb6>
 8011664:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011668:	ea59 0303 	orrs.w	r3, r9, r3
 801166c:	d102      	bne.n	8011674 <_printf_float+0x28c>
 801166e:	6823      	ldr	r3, [r4, #0]
 8011670:	07d9      	lsls	r1, r3, #31
 8011672:	d5d7      	bpl.n	8011624 <_printf_float+0x23c>
 8011674:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011678:	4631      	mov	r1, r6
 801167a:	4628      	mov	r0, r5
 801167c:	47b8      	blx	r7
 801167e:	3001      	adds	r0, #1
 8011680:	f43f af0d 	beq.w	801149e <_printf_float+0xb6>
 8011684:	f04f 0a00 	mov.w	sl, #0
 8011688:	f104 0b1a 	add.w	fp, r4, #26
 801168c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801168e:	425b      	negs	r3, r3
 8011690:	4553      	cmp	r3, sl
 8011692:	dc01      	bgt.n	8011698 <_printf_float+0x2b0>
 8011694:	464b      	mov	r3, r9
 8011696:	e793      	b.n	80115c0 <_printf_float+0x1d8>
 8011698:	2301      	movs	r3, #1
 801169a:	465a      	mov	r2, fp
 801169c:	4631      	mov	r1, r6
 801169e:	4628      	mov	r0, r5
 80116a0:	47b8      	blx	r7
 80116a2:	3001      	adds	r0, #1
 80116a4:	f43f aefb 	beq.w	801149e <_printf_float+0xb6>
 80116a8:	f10a 0a01 	add.w	sl, sl, #1
 80116ac:	e7ee      	b.n	801168c <_printf_float+0x2a4>
 80116ae:	bf00      	nop
 80116b0:	7fefffff 	.word	0x7fefffff
 80116b4:	08014358 	.word	0x08014358
 80116b8:	08014354 	.word	0x08014354
 80116bc:	08014360 	.word	0x08014360
 80116c0:	0801435c 	.word	0x0801435c
 80116c4:	08014364 	.word	0x08014364
 80116c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80116ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80116ce:	4553      	cmp	r3, sl
 80116d0:	bfa8      	it	ge
 80116d2:	4653      	movge	r3, sl
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	4699      	mov	r9, r3
 80116d8:	dc36      	bgt.n	8011748 <_printf_float+0x360>
 80116da:	f04f 0b00 	mov.w	fp, #0
 80116de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80116e2:	f104 021a 	add.w	r2, r4, #26
 80116e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80116e8:	9306      	str	r3, [sp, #24]
 80116ea:	eba3 0309 	sub.w	r3, r3, r9
 80116ee:	455b      	cmp	r3, fp
 80116f0:	dc31      	bgt.n	8011756 <_printf_float+0x36e>
 80116f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116f4:	459a      	cmp	sl, r3
 80116f6:	dc3a      	bgt.n	801176e <_printf_float+0x386>
 80116f8:	6823      	ldr	r3, [r4, #0]
 80116fa:	07da      	lsls	r2, r3, #31
 80116fc:	d437      	bmi.n	801176e <_printf_float+0x386>
 80116fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011700:	ebaa 0903 	sub.w	r9, sl, r3
 8011704:	9b06      	ldr	r3, [sp, #24]
 8011706:	ebaa 0303 	sub.w	r3, sl, r3
 801170a:	4599      	cmp	r9, r3
 801170c:	bfa8      	it	ge
 801170e:	4699      	movge	r9, r3
 8011710:	f1b9 0f00 	cmp.w	r9, #0
 8011714:	dc33      	bgt.n	801177e <_printf_float+0x396>
 8011716:	f04f 0800 	mov.w	r8, #0
 801171a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801171e:	f104 0b1a 	add.w	fp, r4, #26
 8011722:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011724:	ebaa 0303 	sub.w	r3, sl, r3
 8011728:	eba3 0309 	sub.w	r3, r3, r9
 801172c:	4543      	cmp	r3, r8
 801172e:	f77f af79 	ble.w	8011624 <_printf_float+0x23c>
 8011732:	2301      	movs	r3, #1
 8011734:	465a      	mov	r2, fp
 8011736:	4631      	mov	r1, r6
 8011738:	4628      	mov	r0, r5
 801173a:	47b8      	blx	r7
 801173c:	3001      	adds	r0, #1
 801173e:	f43f aeae 	beq.w	801149e <_printf_float+0xb6>
 8011742:	f108 0801 	add.w	r8, r8, #1
 8011746:	e7ec      	b.n	8011722 <_printf_float+0x33a>
 8011748:	4642      	mov	r2, r8
 801174a:	4631      	mov	r1, r6
 801174c:	4628      	mov	r0, r5
 801174e:	47b8      	blx	r7
 8011750:	3001      	adds	r0, #1
 8011752:	d1c2      	bne.n	80116da <_printf_float+0x2f2>
 8011754:	e6a3      	b.n	801149e <_printf_float+0xb6>
 8011756:	2301      	movs	r3, #1
 8011758:	4631      	mov	r1, r6
 801175a:	4628      	mov	r0, r5
 801175c:	9206      	str	r2, [sp, #24]
 801175e:	47b8      	blx	r7
 8011760:	3001      	adds	r0, #1
 8011762:	f43f ae9c 	beq.w	801149e <_printf_float+0xb6>
 8011766:	9a06      	ldr	r2, [sp, #24]
 8011768:	f10b 0b01 	add.w	fp, fp, #1
 801176c:	e7bb      	b.n	80116e6 <_printf_float+0x2fe>
 801176e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011772:	4631      	mov	r1, r6
 8011774:	4628      	mov	r0, r5
 8011776:	47b8      	blx	r7
 8011778:	3001      	adds	r0, #1
 801177a:	d1c0      	bne.n	80116fe <_printf_float+0x316>
 801177c:	e68f      	b.n	801149e <_printf_float+0xb6>
 801177e:	9a06      	ldr	r2, [sp, #24]
 8011780:	464b      	mov	r3, r9
 8011782:	4442      	add	r2, r8
 8011784:	4631      	mov	r1, r6
 8011786:	4628      	mov	r0, r5
 8011788:	47b8      	blx	r7
 801178a:	3001      	adds	r0, #1
 801178c:	d1c3      	bne.n	8011716 <_printf_float+0x32e>
 801178e:	e686      	b.n	801149e <_printf_float+0xb6>
 8011790:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011794:	f1ba 0f01 	cmp.w	sl, #1
 8011798:	dc01      	bgt.n	801179e <_printf_float+0x3b6>
 801179a:	07db      	lsls	r3, r3, #31
 801179c:	d536      	bpl.n	801180c <_printf_float+0x424>
 801179e:	2301      	movs	r3, #1
 80117a0:	4642      	mov	r2, r8
 80117a2:	4631      	mov	r1, r6
 80117a4:	4628      	mov	r0, r5
 80117a6:	47b8      	blx	r7
 80117a8:	3001      	adds	r0, #1
 80117aa:	f43f ae78 	beq.w	801149e <_printf_float+0xb6>
 80117ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80117b2:	4631      	mov	r1, r6
 80117b4:	4628      	mov	r0, r5
 80117b6:	47b8      	blx	r7
 80117b8:	3001      	adds	r0, #1
 80117ba:	f43f ae70 	beq.w	801149e <_printf_float+0xb6>
 80117be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80117c2:	2200      	movs	r2, #0
 80117c4:	2300      	movs	r3, #0
 80117c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80117ca:	f7ef f985 	bl	8000ad8 <__aeabi_dcmpeq>
 80117ce:	b9c0      	cbnz	r0, 8011802 <_printf_float+0x41a>
 80117d0:	4653      	mov	r3, sl
 80117d2:	f108 0201 	add.w	r2, r8, #1
 80117d6:	4631      	mov	r1, r6
 80117d8:	4628      	mov	r0, r5
 80117da:	47b8      	blx	r7
 80117dc:	3001      	adds	r0, #1
 80117de:	d10c      	bne.n	80117fa <_printf_float+0x412>
 80117e0:	e65d      	b.n	801149e <_printf_float+0xb6>
 80117e2:	2301      	movs	r3, #1
 80117e4:	465a      	mov	r2, fp
 80117e6:	4631      	mov	r1, r6
 80117e8:	4628      	mov	r0, r5
 80117ea:	47b8      	blx	r7
 80117ec:	3001      	adds	r0, #1
 80117ee:	f43f ae56 	beq.w	801149e <_printf_float+0xb6>
 80117f2:	f108 0801 	add.w	r8, r8, #1
 80117f6:	45d0      	cmp	r8, sl
 80117f8:	dbf3      	blt.n	80117e2 <_printf_float+0x3fa>
 80117fa:	464b      	mov	r3, r9
 80117fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011800:	e6df      	b.n	80115c2 <_printf_float+0x1da>
 8011802:	f04f 0800 	mov.w	r8, #0
 8011806:	f104 0b1a 	add.w	fp, r4, #26
 801180a:	e7f4      	b.n	80117f6 <_printf_float+0x40e>
 801180c:	2301      	movs	r3, #1
 801180e:	4642      	mov	r2, r8
 8011810:	e7e1      	b.n	80117d6 <_printf_float+0x3ee>
 8011812:	2301      	movs	r3, #1
 8011814:	464a      	mov	r2, r9
 8011816:	4631      	mov	r1, r6
 8011818:	4628      	mov	r0, r5
 801181a:	47b8      	blx	r7
 801181c:	3001      	adds	r0, #1
 801181e:	f43f ae3e 	beq.w	801149e <_printf_float+0xb6>
 8011822:	f108 0801 	add.w	r8, r8, #1
 8011826:	68e3      	ldr	r3, [r4, #12]
 8011828:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801182a:	1a5b      	subs	r3, r3, r1
 801182c:	4543      	cmp	r3, r8
 801182e:	dcf0      	bgt.n	8011812 <_printf_float+0x42a>
 8011830:	e6fc      	b.n	801162c <_printf_float+0x244>
 8011832:	f04f 0800 	mov.w	r8, #0
 8011836:	f104 0919 	add.w	r9, r4, #25
 801183a:	e7f4      	b.n	8011826 <_printf_float+0x43e>

0801183c <_printf_common>:
 801183c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011840:	4616      	mov	r6, r2
 8011842:	4698      	mov	r8, r3
 8011844:	688a      	ldr	r2, [r1, #8]
 8011846:	690b      	ldr	r3, [r1, #16]
 8011848:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801184c:	4293      	cmp	r3, r2
 801184e:	bfb8      	it	lt
 8011850:	4613      	movlt	r3, r2
 8011852:	6033      	str	r3, [r6, #0]
 8011854:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011858:	4607      	mov	r7, r0
 801185a:	460c      	mov	r4, r1
 801185c:	b10a      	cbz	r2, 8011862 <_printf_common+0x26>
 801185e:	3301      	adds	r3, #1
 8011860:	6033      	str	r3, [r6, #0]
 8011862:	6823      	ldr	r3, [r4, #0]
 8011864:	0699      	lsls	r1, r3, #26
 8011866:	bf42      	ittt	mi
 8011868:	6833      	ldrmi	r3, [r6, #0]
 801186a:	3302      	addmi	r3, #2
 801186c:	6033      	strmi	r3, [r6, #0]
 801186e:	6825      	ldr	r5, [r4, #0]
 8011870:	f015 0506 	ands.w	r5, r5, #6
 8011874:	d106      	bne.n	8011884 <_printf_common+0x48>
 8011876:	f104 0a19 	add.w	sl, r4, #25
 801187a:	68e3      	ldr	r3, [r4, #12]
 801187c:	6832      	ldr	r2, [r6, #0]
 801187e:	1a9b      	subs	r3, r3, r2
 8011880:	42ab      	cmp	r3, r5
 8011882:	dc26      	bgt.n	80118d2 <_printf_common+0x96>
 8011884:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011888:	6822      	ldr	r2, [r4, #0]
 801188a:	3b00      	subs	r3, #0
 801188c:	bf18      	it	ne
 801188e:	2301      	movne	r3, #1
 8011890:	0692      	lsls	r2, r2, #26
 8011892:	d42b      	bmi.n	80118ec <_printf_common+0xb0>
 8011894:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011898:	4641      	mov	r1, r8
 801189a:	4638      	mov	r0, r7
 801189c:	47c8      	blx	r9
 801189e:	3001      	adds	r0, #1
 80118a0:	d01e      	beq.n	80118e0 <_printf_common+0xa4>
 80118a2:	6823      	ldr	r3, [r4, #0]
 80118a4:	6922      	ldr	r2, [r4, #16]
 80118a6:	f003 0306 	and.w	r3, r3, #6
 80118aa:	2b04      	cmp	r3, #4
 80118ac:	bf02      	ittt	eq
 80118ae:	68e5      	ldreq	r5, [r4, #12]
 80118b0:	6833      	ldreq	r3, [r6, #0]
 80118b2:	1aed      	subeq	r5, r5, r3
 80118b4:	68a3      	ldr	r3, [r4, #8]
 80118b6:	bf0c      	ite	eq
 80118b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80118bc:	2500      	movne	r5, #0
 80118be:	4293      	cmp	r3, r2
 80118c0:	bfc4      	itt	gt
 80118c2:	1a9b      	subgt	r3, r3, r2
 80118c4:	18ed      	addgt	r5, r5, r3
 80118c6:	2600      	movs	r6, #0
 80118c8:	341a      	adds	r4, #26
 80118ca:	42b5      	cmp	r5, r6
 80118cc:	d11a      	bne.n	8011904 <_printf_common+0xc8>
 80118ce:	2000      	movs	r0, #0
 80118d0:	e008      	b.n	80118e4 <_printf_common+0xa8>
 80118d2:	2301      	movs	r3, #1
 80118d4:	4652      	mov	r2, sl
 80118d6:	4641      	mov	r1, r8
 80118d8:	4638      	mov	r0, r7
 80118da:	47c8      	blx	r9
 80118dc:	3001      	adds	r0, #1
 80118de:	d103      	bne.n	80118e8 <_printf_common+0xac>
 80118e0:	f04f 30ff 	mov.w	r0, #4294967295
 80118e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118e8:	3501      	adds	r5, #1
 80118ea:	e7c6      	b.n	801187a <_printf_common+0x3e>
 80118ec:	18e1      	adds	r1, r4, r3
 80118ee:	1c5a      	adds	r2, r3, #1
 80118f0:	2030      	movs	r0, #48	@ 0x30
 80118f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80118f6:	4422      	add	r2, r4
 80118f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80118fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011900:	3302      	adds	r3, #2
 8011902:	e7c7      	b.n	8011894 <_printf_common+0x58>
 8011904:	2301      	movs	r3, #1
 8011906:	4622      	mov	r2, r4
 8011908:	4641      	mov	r1, r8
 801190a:	4638      	mov	r0, r7
 801190c:	47c8      	blx	r9
 801190e:	3001      	adds	r0, #1
 8011910:	d0e6      	beq.n	80118e0 <_printf_common+0xa4>
 8011912:	3601      	adds	r6, #1
 8011914:	e7d9      	b.n	80118ca <_printf_common+0x8e>
	...

08011918 <_printf_i>:
 8011918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801191c:	7e0f      	ldrb	r7, [r1, #24]
 801191e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011920:	2f78      	cmp	r7, #120	@ 0x78
 8011922:	4691      	mov	r9, r2
 8011924:	4680      	mov	r8, r0
 8011926:	460c      	mov	r4, r1
 8011928:	469a      	mov	sl, r3
 801192a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801192e:	d807      	bhi.n	8011940 <_printf_i+0x28>
 8011930:	2f62      	cmp	r7, #98	@ 0x62
 8011932:	d80a      	bhi.n	801194a <_printf_i+0x32>
 8011934:	2f00      	cmp	r7, #0
 8011936:	f000 80d1 	beq.w	8011adc <_printf_i+0x1c4>
 801193a:	2f58      	cmp	r7, #88	@ 0x58
 801193c:	f000 80b8 	beq.w	8011ab0 <_printf_i+0x198>
 8011940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011944:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011948:	e03a      	b.n	80119c0 <_printf_i+0xa8>
 801194a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801194e:	2b15      	cmp	r3, #21
 8011950:	d8f6      	bhi.n	8011940 <_printf_i+0x28>
 8011952:	a101      	add	r1, pc, #4	@ (adr r1, 8011958 <_printf_i+0x40>)
 8011954:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011958:	080119b1 	.word	0x080119b1
 801195c:	080119c5 	.word	0x080119c5
 8011960:	08011941 	.word	0x08011941
 8011964:	08011941 	.word	0x08011941
 8011968:	08011941 	.word	0x08011941
 801196c:	08011941 	.word	0x08011941
 8011970:	080119c5 	.word	0x080119c5
 8011974:	08011941 	.word	0x08011941
 8011978:	08011941 	.word	0x08011941
 801197c:	08011941 	.word	0x08011941
 8011980:	08011941 	.word	0x08011941
 8011984:	08011ac3 	.word	0x08011ac3
 8011988:	080119ef 	.word	0x080119ef
 801198c:	08011a7d 	.word	0x08011a7d
 8011990:	08011941 	.word	0x08011941
 8011994:	08011941 	.word	0x08011941
 8011998:	08011ae5 	.word	0x08011ae5
 801199c:	08011941 	.word	0x08011941
 80119a0:	080119ef 	.word	0x080119ef
 80119a4:	08011941 	.word	0x08011941
 80119a8:	08011941 	.word	0x08011941
 80119ac:	08011a85 	.word	0x08011a85
 80119b0:	6833      	ldr	r3, [r6, #0]
 80119b2:	1d1a      	adds	r2, r3, #4
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	6032      	str	r2, [r6, #0]
 80119b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80119bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80119c0:	2301      	movs	r3, #1
 80119c2:	e09c      	b.n	8011afe <_printf_i+0x1e6>
 80119c4:	6833      	ldr	r3, [r6, #0]
 80119c6:	6820      	ldr	r0, [r4, #0]
 80119c8:	1d19      	adds	r1, r3, #4
 80119ca:	6031      	str	r1, [r6, #0]
 80119cc:	0606      	lsls	r6, r0, #24
 80119ce:	d501      	bpl.n	80119d4 <_printf_i+0xbc>
 80119d0:	681d      	ldr	r5, [r3, #0]
 80119d2:	e003      	b.n	80119dc <_printf_i+0xc4>
 80119d4:	0645      	lsls	r5, r0, #25
 80119d6:	d5fb      	bpl.n	80119d0 <_printf_i+0xb8>
 80119d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80119dc:	2d00      	cmp	r5, #0
 80119de:	da03      	bge.n	80119e8 <_printf_i+0xd0>
 80119e0:	232d      	movs	r3, #45	@ 0x2d
 80119e2:	426d      	negs	r5, r5
 80119e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119e8:	4858      	ldr	r0, [pc, #352]	@ (8011b4c <_printf_i+0x234>)
 80119ea:	230a      	movs	r3, #10
 80119ec:	e011      	b.n	8011a12 <_printf_i+0xfa>
 80119ee:	6821      	ldr	r1, [r4, #0]
 80119f0:	6833      	ldr	r3, [r6, #0]
 80119f2:	0608      	lsls	r0, r1, #24
 80119f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80119f8:	d402      	bmi.n	8011a00 <_printf_i+0xe8>
 80119fa:	0649      	lsls	r1, r1, #25
 80119fc:	bf48      	it	mi
 80119fe:	b2ad      	uxthmi	r5, r5
 8011a00:	2f6f      	cmp	r7, #111	@ 0x6f
 8011a02:	4852      	ldr	r0, [pc, #328]	@ (8011b4c <_printf_i+0x234>)
 8011a04:	6033      	str	r3, [r6, #0]
 8011a06:	bf14      	ite	ne
 8011a08:	230a      	movne	r3, #10
 8011a0a:	2308      	moveq	r3, #8
 8011a0c:	2100      	movs	r1, #0
 8011a0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011a12:	6866      	ldr	r6, [r4, #4]
 8011a14:	60a6      	str	r6, [r4, #8]
 8011a16:	2e00      	cmp	r6, #0
 8011a18:	db05      	blt.n	8011a26 <_printf_i+0x10e>
 8011a1a:	6821      	ldr	r1, [r4, #0]
 8011a1c:	432e      	orrs	r6, r5
 8011a1e:	f021 0104 	bic.w	r1, r1, #4
 8011a22:	6021      	str	r1, [r4, #0]
 8011a24:	d04b      	beq.n	8011abe <_printf_i+0x1a6>
 8011a26:	4616      	mov	r6, r2
 8011a28:	fbb5 f1f3 	udiv	r1, r5, r3
 8011a2c:	fb03 5711 	mls	r7, r3, r1, r5
 8011a30:	5dc7      	ldrb	r7, [r0, r7]
 8011a32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011a36:	462f      	mov	r7, r5
 8011a38:	42bb      	cmp	r3, r7
 8011a3a:	460d      	mov	r5, r1
 8011a3c:	d9f4      	bls.n	8011a28 <_printf_i+0x110>
 8011a3e:	2b08      	cmp	r3, #8
 8011a40:	d10b      	bne.n	8011a5a <_printf_i+0x142>
 8011a42:	6823      	ldr	r3, [r4, #0]
 8011a44:	07df      	lsls	r7, r3, #31
 8011a46:	d508      	bpl.n	8011a5a <_printf_i+0x142>
 8011a48:	6923      	ldr	r3, [r4, #16]
 8011a4a:	6861      	ldr	r1, [r4, #4]
 8011a4c:	4299      	cmp	r1, r3
 8011a4e:	bfde      	ittt	le
 8011a50:	2330      	movle	r3, #48	@ 0x30
 8011a52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011a56:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011a5a:	1b92      	subs	r2, r2, r6
 8011a5c:	6122      	str	r2, [r4, #16]
 8011a5e:	f8cd a000 	str.w	sl, [sp]
 8011a62:	464b      	mov	r3, r9
 8011a64:	aa03      	add	r2, sp, #12
 8011a66:	4621      	mov	r1, r4
 8011a68:	4640      	mov	r0, r8
 8011a6a:	f7ff fee7 	bl	801183c <_printf_common>
 8011a6e:	3001      	adds	r0, #1
 8011a70:	d14a      	bne.n	8011b08 <_printf_i+0x1f0>
 8011a72:	f04f 30ff 	mov.w	r0, #4294967295
 8011a76:	b004      	add	sp, #16
 8011a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a7c:	6823      	ldr	r3, [r4, #0]
 8011a7e:	f043 0320 	orr.w	r3, r3, #32
 8011a82:	6023      	str	r3, [r4, #0]
 8011a84:	4832      	ldr	r0, [pc, #200]	@ (8011b50 <_printf_i+0x238>)
 8011a86:	2778      	movs	r7, #120	@ 0x78
 8011a88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011a8c:	6823      	ldr	r3, [r4, #0]
 8011a8e:	6831      	ldr	r1, [r6, #0]
 8011a90:	061f      	lsls	r7, r3, #24
 8011a92:	f851 5b04 	ldr.w	r5, [r1], #4
 8011a96:	d402      	bmi.n	8011a9e <_printf_i+0x186>
 8011a98:	065f      	lsls	r7, r3, #25
 8011a9a:	bf48      	it	mi
 8011a9c:	b2ad      	uxthmi	r5, r5
 8011a9e:	6031      	str	r1, [r6, #0]
 8011aa0:	07d9      	lsls	r1, r3, #31
 8011aa2:	bf44      	itt	mi
 8011aa4:	f043 0320 	orrmi.w	r3, r3, #32
 8011aa8:	6023      	strmi	r3, [r4, #0]
 8011aaa:	b11d      	cbz	r5, 8011ab4 <_printf_i+0x19c>
 8011aac:	2310      	movs	r3, #16
 8011aae:	e7ad      	b.n	8011a0c <_printf_i+0xf4>
 8011ab0:	4826      	ldr	r0, [pc, #152]	@ (8011b4c <_printf_i+0x234>)
 8011ab2:	e7e9      	b.n	8011a88 <_printf_i+0x170>
 8011ab4:	6823      	ldr	r3, [r4, #0]
 8011ab6:	f023 0320 	bic.w	r3, r3, #32
 8011aba:	6023      	str	r3, [r4, #0]
 8011abc:	e7f6      	b.n	8011aac <_printf_i+0x194>
 8011abe:	4616      	mov	r6, r2
 8011ac0:	e7bd      	b.n	8011a3e <_printf_i+0x126>
 8011ac2:	6833      	ldr	r3, [r6, #0]
 8011ac4:	6825      	ldr	r5, [r4, #0]
 8011ac6:	6961      	ldr	r1, [r4, #20]
 8011ac8:	1d18      	adds	r0, r3, #4
 8011aca:	6030      	str	r0, [r6, #0]
 8011acc:	062e      	lsls	r6, r5, #24
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	d501      	bpl.n	8011ad6 <_printf_i+0x1be>
 8011ad2:	6019      	str	r1, [r3, #0]
 8011ad4:	e002      	b.n	8011adc <_printf_i+0x1c4>
 8011ad6:	0668      	lsls	r0, r5, #25
 8011ad8:	d5fb      	bpl.n	8011ad2 <_printf_i+0x1ba>
 8011ada:	8019      	strh	r1, [r3, #0]
 8011adc:	2300      	movs	r3, #0
 8011ade:	6123      	str	r3, [r4, #16]
 8011ae0:	4616      	mov	r6, r2
 8011ae2:	e7bc      	b.n	8011a5e <_printf_i+0x146>
 8011ae4:	6833      	ldr	r3, [r6, #0]
 8011ae6:	1d1a      	adds	r2, r3, #4
 8011ae8:	6032      	str	r2, [r6, #0]
 8011aea:	681e      	ldr	r6, [r3, #0]
 8011aec:	6862      	ldr	r2, [r4, #4]
 8011aee:	2100      	movs	r1, #0
 8011af0:	4630      	mov	r0, r6
 8011af2:	f7ee fb75 	bl	80001e0 <memchr>
 8011af6:	b108      	cbz	r0, 8011afc <_printf_i+0x1e4>
 8011af8:	1b80      	subs	r0, r0, r6
 8011afa:	6060      	str	r0, [r4, #4]
 8011afc:	6863      	ldr	r3, [r4, #4]
 8011afe:	6123      	str	r3, [r4, #16]
 8011b00:	2300      	movs	r3, #0
 8011b02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011b06:	e7aa      	b.n	8011a5e <_printf_i+0x146>
 8011b08:	6923      	ldr	r3, [r4, #16]
 8011b0a:	4632      	mov	r2, r6
 8011b0c:	4649      	mov	r1, r9
 8011b0e:	4640      	mov	r0, r8
 8011b10:	47d0      	blx	sl
 8011b12:	3001      	adds	r0, #1
 8011b14:	d0ad      	beq.n	8011a72 <_printf_i+0x15a>
 8011b16:	6823      	ldr	r3, [r4, #0]
 8011b18:	079b      	lsls	r3, r3, #30
 8011b1a:	d413      	bmi.n	8011b44 <_printf_i+0x22c>
 8011b1c:	68e0      	ldr	r0, [r4, #12]
 8011b1e:	9b03      	ldr	r3, [sp, #12]
 8011b20:	4298      	cmp	r0, r3
 8011b22:	bfb8      	it	lt
 8011b24:	4618      	movlt	r0, r3
 8011b26:	e7a6      	b.n	8011a76 <_printf_i+0x15e>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	4632      	mov	r2, r6
 8011b2c:	4649      	mov	r1, r9
 8011b2e:	4640      	mov	r0, r8
 8011b30:	47d0      	blx	sl
 8011b32:	3001      	adds	r0, #1
 8011b34:	d09d      	beq.n	8011a72 <_printf_i+0x15a>
 8011b36:	3501      	adds	r5, #1
 8011b38:	68e3      	ldr	r3, [r4, #12]
 8011b3a:	9903      	ldr	r1, [sp, #12]
 8011b3c:	1a5b      	subs	r3, r3, r1
 8011b3e:	42ab      	cmp	r3, r5
 8011b40:	dcf2      	bgt.n	8011b28 <_printf_i+0x210>
 8011b42:	e7eb      	b.n	8011b1c <_printf_i+0x204>
 8011b44:	2500      	movs	r5, #0
 8011b46:	f104 0619 	add.w	r6, r4, #25
 8011b4a:	e7f5      	b.n	8011b38 <_printf_i+0x220>
 8011b4c:	08014366 	.word	0x08014366
 8011b50:	08014377 	.word	0x08014377

08011b54 <std>:
 8011b54:	2300      	movs	r3, #0
 8011b56:	b510      	push	{r4, lr}
 8011b58:	4604      	mov	r4, r0
 8011b5a:	e9c0 3300 	strd	r3, r3, [r0]
 8011b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b62:	6083      	str	r3, [r0, #8]
 8011b64:	8181      	strh	r1, [r0, #12]
 8011b66:	6643      	str	r3, [r0, #100]	@ 0x64
 8011b68:	81c2      	strh	r2, [r0, #14]
 8011b6a:	6183      	str	r3, [r0, #24]
 8011b6c:	4619      	mov	r1, r3
 8011b6e:	2208      	movs	r2, #8
 8011b70:	305c      	adds	r0, #92	@ 0x5c
 8011b72:	f000 f942 	bl	8011dfa <memset>
 8011b76:	4b0d      	ldr	r3, [pc, #52]	@ (8011bac <std+0x58>)
 8011b78:	6263      	str	r3, [r4, #36]	@ 0x24
 8011b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8011bb0 <std+0x5c>)
 8011b7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8011bb4 <std+0x60>)
 8011b80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011b82:	4b0d      	ldr	r3, [pc, #52]	@ (8011bb8 <std+0x64>)
 8011b84:	6323      	str	r3, [r4, #48]	@ 0x30
 8011b86:	4b0d      	ldr	r3, [pc, #52]	@ (8011bbc <std+0x68>)
 8011b88:	6224      	str	r4, [r4, #32]
 8011b8a:	429c      	cmp	r4, r3
 8011b8c:	d006      	beq.n	8011b9c <std+0x48>
 8011b8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011b92:	4294      	cmp	r4, r2
 8011b94:	d002      	beq.n	8011b9c <std+0x48>
 8011b96:	33d0      	adds	r3, #208	@ 0xd0
 8011b98:	429c      	cmp	r4, r3
 8011b9a:	d105      	bne.n	8011ba8 <std+0x54>
 8011b9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ba4:	f000 b9a6 	b.w	8011ef4 <__retarget_lock_init_recursive>
 8011ba8:	bd10      	pop	{r4, pc}
 8011baa:	bf00      	nop
 8011bac:	08011d41 	.word	0x08011d41
 8011bb0:	08011d63 	.word	0x08011d63
 8011bb4:	08011d9b 	.word	0x08011d9b
 8011bb8:	08011dbf 	.word	0x08011dbf
 8011bbc:	20015748 	.word	0x20015748

08011bc0 <stdio_exit_handler>:
 8011bc0:	4a02      	ldr	r2, [pc, #8]	@ (8011bcc <stdio_exit_handler+0xc>)
 8011bc2:	4903      	ldr	r1, [pc, #12]	@ (8011bd0 <stdio_exit_handler+0x10>)
 8011bc4:	4803      	ldr	r0, [pc, #12]	@ (8011bd4 <stdio_exit_handler+0x14>)
 8011bc6:	f000 b869 	b.w	8011c9c <_fwalk_sglue>
 8011bca:	bf00      	nop
 8011bcc:	20000048 	.word	0x20000048
 8011bd0:	08013af9 	.word	0x08013af9
 8011bd4:	20000058 	.word	0x20000058

08011bd8 <cleanup_stdio>:
 8011bd8:	6841      	ldr	r1, [r0, #4]
 8011bda:	4b0c      	ldr	r3, [pc, #48]	@ (8011c0c <cleanup_stdio+0x34>)
 8011bdc:	4299      	cmp	r1, r3
 8011bde:	b510      	push	{r4, lr}
 8011be0:	4604      	mov	r4, r0
 8011be2:	d001      	beq.n	8011be8 <cleanup_stdio+0x10>
 8011be4:	f001 ff88 	bl	8013af8 <_fflush_r>
 8011be8:	68a1      	ldr	r1, [r4, #8]
 8011bea:	4b09      	ldr	r3, [pc, #36]	@ (8011c10 <cleanup_stdio+0x38>)
 8011bec:	4299      	cmp	r1, r3
 8011bee:	d002      	beq.n	8011bf6 <cleanup_stdio+0x1e>
 8011bf0:	4620      	mov	r0, r4
 8011bf2:	f001 ff81 	bl	8013af8 <_fflush_r>
 8011bf6:	68e1      	ldr	r1, [r4, #12]
 8011bf8:	4b06      	ldr	r3, [pc, #24]	@ (8011c14 <cleanup_stdio+0x3c>)
 8011bfa:	4299      	cmp	r1, r3
 8011bfc:	d004      	beq.n	8011c08 <cleanup_stdio+0x30>
 8011bfe:	4620      	mov	r0, r4
 8011c00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c04:	f001 bf78 	b.w	8013af8 <_fflush_r>
 8011c08:	bd10      	pop	{r4, pc}
 8011c0a:	bf00      	nop
 8011c0c:	20015748 	.word	0x20015748
 8011c10:	200157b0 	.word	0x200157b0
 8011c14:	20015818 	.word	0x20015818

08011c18 <global_stdio_init.part.0>:
 8011c18:	b510      	push	{r4, lr}
 8011c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8011c48 <global_stdio_init.part.0+0x30>)
 8011c1c:	4c0b      	ldr	r4, [pc, #44]	@ (8011c4c <global_stdio_init.part.0+0x34>)
 8011c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8011c50 <global_stdio_init.part.0+0x38>)
 8011c20:	601a      	str	r2, [r3, #0]
 8011c22:	4620      	mov	r0, r4
 8011c24:	2200      	movs	r2, #0
 8011c26:	2104      	movs	r1, #4
 8011c28:	f7ff ff94 	bl	8011b54 <std>
 8011c2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011c30:	2201      	movs	r2, #1
 8011c32:	2109      	movs	r1, #9
 8011c34:	f7ff ff8e 	bl	8011b54 <std>
 8011c38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011c3c:	2202      	movs	r2, #2
 8011c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c42:	2112      	movs	r1, #18
 8011c44:	f7ff bf86 	b.w	8011b54 <std>
 8011c48:	20015880 	.word	0x20015880
 8011c4c:	20015748 	.word	0x20015748
 8011c50:	08011bc1 	.word	0x08011bc1

08011c54 <__sfp_lock_acquire>:
 8011c54:	4801      	ldr	r0, [pc, #4]	@ (8011c5c <__sfp_lock_acquire+0x8>)
 8011c56:	f000 b94e 	b.w	8011ef6 <__retarget_lock_acquire_recursive>
 8011c5a:	bf00      	nop
 8011c5c:	20015889 	.word	0x20015889

08011c60 <__sfp_lock_release>:
 8011c60:	4801      	ldr	r0, [pc, #4]	@ (8011c68 <__sfp_lock_release+0x8>)
 8011c62:	f000 b949 	b.w	8011ef8 <__retarget_lock_release_recursive>
 8011c66:	bf00      	nop
 8011c68:	20015889 	.word	0x20015889

08011c6c <__sinit>:
 8011c6c:	b510      	push	{r4, lr}
 8011c6e:	4604      	mov	r4, r0
 8011c70:	f7ff fff0 	bl	8011c54 <__sfp_lock_acquire>
 8011c74:	6a23      	ldr	r3, [r4, #32]
 8011c76:	b11b      	cbz	r3, 8011c80 <__sinit+0x14>
 8011c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c7c:	f7ff bff0 	b.w	8011c60 <__sfp_lock_release>
 8011c80:	4b04      	ldr	r3, [pc, #16]	@ (8011c94 <__sinit+0x28>)
 8011c82:	6223      	str	r3, [r4, #32]
 8011c84:	4b04      	ldr	r3, [pc, #16]	@ (8011c98 <__sinit+0x2c>)
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d1f5      	bne.n	8011c78 <__sinit+0xc>
 8011c8c:	f7ff ffc4 	bl	8011c18 <global_stdio_init.part.0>
 8011c90:	e7f2      	b.n	8011c78 <__sinit+0xc>
 8011c92:	bf00      	nop
 8011c94:	08011bd9 	.word	0x08011bd9
 8011c98:	20015880 	.word	0x20015880

08011c9c <_fwalk_sglue>:
 8011c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ca0:	4607      	mov	r7, r0
 8011ca2:	4688      	mov	r8, r1
 8011ca4:	4614      	mov	r4, r2
 8011ca6:	2600      	movs	r6, #0
 8011ca8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011cac:	f1b9 0901 	subs.w	r9, r9, #1
 8011cb0:	d505      	bpl.n	8011cbe <_fwalk_sglue+0x22>
 8011cb2:	6824      	ldr	r4, [r4, #0]
 8011cb4:	2c00      	cmp	r4, #0
 8011cb6:	d1f7      	bne.n	8011ca8 <_fwalk_sglue+0xc>
 8011cb8:	4630      	mov	r0, r6
 8011cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cbe:	89ab      	ldrh	r3, [r5, #12]
 8011cc0:	2b01      	cmp	r3, #1
 8011cc2:	d907      	bls.n	8011cd4 <_fwalk_sglue+0x38>
 8011cc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cc8:	3301      	adds	r3, #1
 8011cca:	d003      	beq.n	8011cd4 <_fwalk_sglue+0x38>
 8011ccc:	4629      	mov	r1, r5
 8011cce:	4638      	mov	r0, r7
 8011cd0:	47c0      	blx	r8
 8011cd2:	4306      	orrs	r6, r0
 8011cd4:	3568      	adds	r5, #104	@ 0x68
 8011cd6:	e7e9      	b.n	8011cac <_fwalk_sglue+0x10>

08011cd8 <iprintf>:
 8011cd8:	b40f      	push	{r0, r1, r2, r3}
 8011cda:	b507      	push	{r0, r1, r2, lr}
 8011cdc:	4906      	ldr	r1, [pc, #24]	@ (8011cf8 <iprintf+0x20>)
 8011cde:	ab04      	add	r3, sp, #16
 8011ce0:	6808      	ldr	r0, [r1, #0]
 8011ce2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ce6:	6881      	ldr	r1, [r0, #8]
 8011ce8:	9301      	str	r3, [sp, #4]
 8011cea:	f001 fd69 	bl	80137c0 <_vfiprintf_r>
 8011cee:	b003      	add	sp, #12
 8011cf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011cf4:	b004      	add	sp, #16
 8011cf6:	4770      	bx	lr
 8011cf8:	20000054 	.word	0x20000054

08011cfc <siprintf>:
 8011cfc:	b40e      	push	{r1, r2, r3}
 8011cfe:	b510      	push	{r4, lr}
 8011d00:	b09d      	sub	sp, #116	@ 0x74
 8011d02:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011d04:	9002      	str	r0, [sp, #8]
 8011d06:	9006      	str	r0, [sp, #24]
 8011d08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011d0c:	480a      	ldr	r0, [pc, #40]	@ (8011d38 <siprintf+0x3c>)
 8011d0e:	9107      	str	r1, [sp, #28]
 8011d10:	9104      	str	r1, [sp, #16]
 8011d12:	490a      	ldr	r1, [pc, #40]	@ (8011d3c <siprintf+0x40>)
 8011d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d18:	9105      	str	r1, [sp, #20]
 8011d1a:	2400      	movs	r4, #0
 8011d1c:	a902      	add	r1, sp, #8
 8011d1e:	6800      	ldr	r0, [r0, #0]
 8011d20:	9301      	str	r3, [sp, #4]
 8011d22:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011d24:	f001 fc26 	bl	8013574 <_svfiprintf_r>
 8011d28:	9b02      	ldr	r3, [sp, #8]
 8011d2a:	701c      	strb	r4, [r3, #0]
 8011d2c:	b01d      	add	sp, #116	@ 0x74
 8011d2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d32:	b003      	add	sp, #12
 8011d34:	4770      	bx	lr
 8011d36:	bf00      	nop
 8011d38:	20000054 	.word	0x20000054
 8011d3c:	ffff0208 	.word	0xffff0208

08011d40 <__sread>:
 8011d40:	b510      	push	{r4, lr}
 8011d42:	460c      	mov	r4, r1
 8011d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d48:	f000 f886 	bl	8011e58 <_read_r>
 8011d4c:	2800      	cmp	r0, #0
 8011d4e:	bfab      	itete	ge
 8011d50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011d52:	89a3      	ldrhlt	r3, [r4, #12]
 8011d54:	181b      	addge	r3, r3, r0
 8011d56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011d5a:	bfac      	ite	ge
 8011d5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011d5e:	81a3      	strhlt	r3, [r4, #12]
 8011d60:	bd10      	pop	{r4, pc}

08011d62 <__swrite>:
 8011d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d66:	461f      	mov	r7, r3
 8011d68:	898b      	ldrh	r3, [r1, #12]
 8011d6a:	05db      	lsls	r3, r3, #23
 8011d6c:	4605      	mov	r5, r0
 8011d6e:	460c      	mov	r4, r1
 8011d70:	4616      	mov	r6, r2
 8011d72:	d505      	bpl.n	8011d80 <__swrite+0x1e>
 8011d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d78:	2302      	movs	r3, #2
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	f000 f85a 	bl	8011e34 <_lseek_r>
 8011d80:	89a3      	ldrh	r3, [r4, #12]
 8011d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011d8a:	81a3      	strh	r3, [r4, #12]
 8011d8c:	4632      	mov	r2, r6
 8011d8e:	463b      	mov	r3, r7
 8011d90:	4628      	mov	r0, r5
 8011d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d96:	f000 b871 	b.w	8011e7c <_write_r>

08011d9a <__sseek>:
 8011d9a:	b510      	push	{r4, lr}
 8011d9c:	460c      	mov	r4, r1
 8011d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011da2:	f000 f847 	bl	8011e34 <_lseek_r>
 8011da6:	1c43      	adds	r3, r0, #1
 8011da8:	89a3      	ldrh	r3, [r4, #12]
 8011daa:	bf15      	itete	ne
 8011dac:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011dae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011db2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011db6:	81a3      	strheq	r3, [r4, #12]
 8011db8:	bf18      	it	ne
 8011dba:	81a3      	strhne	r3, [r4, #12]
 8011dbc:	bd10      	pop	{r4, pc}

08011dbe <__sclose>:
 8011dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dc2:	f000 b827 	b.w	8011e14 <_close_r>

08011dc6 <memmove>:
 8011dc6:	4288      	cmp	r0, r1
 8011dc8:	b510      	push	{r4, lr}
 8011dca:	eb01 0402 	add.w	r4, r1, r2
 8011dce:	d902      	bls.n	8011dd6 <memmove+0x10>
 8011dd0:	4284      	cmp	r4, r0
 8011dd2:	4623      	mov	r3, r4
 8011dd4:	d807      	bhi.n	8011de6 <memmove+0x20>
 8011dd6:	1e43      	subs	r3, r0, #1
 8011dd8:	42a1      	cmp	r1, r4
 8011dda:	d008      	beq.n	8011dee <memmove+0x28>
 8011ddc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011de0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011de4:	e7f8      	b.n	8011dd8 <memmove+0x12>
 8011de6:	4402      	add	r2, r0
 8011de8:	4601      	mov	r1, r0
 8011dea:	428a      	cmp	r2, r1
 8011dec:	d100      	bne.n	8011df0 <memmove+0x2a>
 8011dee:	bd10      	pop	{r4, pc}
 8011df0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011df4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011df8:	e7f7      	b.n	8011dea <memmove+0x24>

08011dfa <memset>:
 8011dfa:	4402      	add	r2, r0
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	4293      	cmp	r3, r2
 8011e00:	d100      	bne.n	8011e04 <memset+0xa>
 8011e02:	4770      	bx	lr
 8011e04:	f803 1b01 	strb.w	r1, [r3], #1
 8011e08:	e7f9      	b.n	8011dfe <memset+0x4>
	...

08011e0c <_localeconv_r>:
 8011e0c:	4800      	ldr	r0, [pc, #0]	@ (8011e10 <_localeconv_r+0x4>)
 8011e0e:	4770      	bx	lr
 8011e10:	20000194 	.word	0x20000194

08011e14 <_close_r>:
 8011e14:	b538      	push	{r3, r4, r5, lr}
 8011e16:	4d06      	ldr	r5, [pc, #24]	@ (8011e30 <_close_r+0x1c>)
 8011e18:	2300      	movs	r3, #0
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	4608      	mov	r0, r1
 8011e1e:	602b      	str	r3, [r5, #0]
 8011e20:	f7f0 f94e 	bl	80020c0 <_close>
 8011e24:	1c43      	adds	r3, r0, #1
 8011e26:	d102      	bne.n	8011e2e <_close_r+0x1a>
 8011e28:	682b      	ldr	r3, [r5, #0]
 8011e2a:	b103      	cbz	r3, 8011e2e <_close_r+0x1a>
 8011e2c:	6023      	str	r3, [r4, #0]
 8011e2e:	bd38      	pop	{r3, r4, r5, pc}
 8011e30:	20015884 	.word	0x20015884

08011e34 <_lseek_r>:
 8011e34:	b538      	push	{r3, r4, r5, lr}
 8011e36:	4d07      	ldr	r5, [pc, #28]	@ (8011e54 <_lseek_r+0x20>)
 8011e38:	4604      	mov	r4, r0
 8011e3a:	4608      	mov	r0, r1
 8011e3c:	4611      	mov	r1, r2
 8011e3e:	2200      	movs	r2, #0
 8011e40:	602a      	str	r2, [r5, #0]
 8011e42:	461a      	mov	r2, r3
 8011e44:	f7f0 f963 	bl	800210e <_lseek>
 8011e48:	1c43      	adds	r3, r0, #1
 8011e4a:	d102      	bne.n	8011e52 <_lseek_r+0x1e>
 8011e4c:	682b      	ldr	r3, [r5, #0]
 8011e4e:	b103      	cbz	r3, 8011e52 <_lseek_r+0x1e>
 8011e50:	6023      	str	r3, [r4, #0]
 8011e52:	bd38      	pop	{r3, r4, r5, pc}
 8011e54:	20015884 	.word	0x20015884

08011e58 <_read_r>:
 8011e58:	b538      	push	{r3, r4, r5, lr}
 8011e5a:	4d07      	ldr	r5, [pc, #28]	@ (8011e78 <_read_r+0x20>)
 8011e5c:	4604      	mov	r4, r0
 8011e5e:	4608      	mov	r0, r1
 8011e60:	4611      	mov	r1, r2
 8011e62:	2200      	movs	r2, #0
 8011e64:	602a      	str	r2, [r5, #0]
 8011e66:	461a      	mov	r2, r3
 8011e68:	f7f0 f8f1 	bl	800204e <_read>
 8011e6c:	1c43      	adds	r3, r0, #1
 8011e6e:	d102      	bne.n	8011e76 <_read_r+0x1e>
 8011e70:	682b      	ldr	r3, [r5, #0]
 8011e72:	b103      	cbz	r3, 8011e76 <_read_r+0x1e>
 8011e74:	6023      	str	r3, [r4, #0]
 8011e76:	bd38      	pop	{r3, r4, r5, pc}
 8011e78:	20015884 	.word	0x20015884

08011e7c <_write_r>:
 8011e7c:	b538      	push	{r3, r4, r5, lr}
 8011e7e:	4d07      	ldr	r5, [pc, #28]	@ (8011e9c <_write_r+0x20>)
 8011e80:	4604      	mov	r4, r0
 8011e82:	4608      	mov	r0, r1
 8011e84:	4611      	mov	r1, r2
 8011e86:	2200      	movs	r2, #0
 8011e88:	602a      	str	r2, [r5, #0]
 8011e8a:	461a      	mov	r2, r3
 8011e8c:	f7f0 f8fc 	bl	8002088 <_write>
 8011e90:	1c43      	adds	r3, r0, #1
 8011e92:	d102      	bne.n	8011e9a <_write_r+0x1e>
 8011e94:	682b      	ldr	r3, [r5, #0]
 8011e96:	b103      	cbz	r3, 8011e9a <_write_r+0x1e>
 8011e98:	6023      	str	r3, [r4, #0]
 8011e9a:	bd38      	pop	{r3, r4, r5, pc}
 8011e9c:	20015884 	.word	0x20015884

08011ea0 <__errno>:
 8011ea0:	4b01      	ldr	r3, [pc, #4]	@ (8011ea8 <__errno+0x8>)
 8011ea2:	6818      	ldr	r0, [r3, #0]
 8011ea4:	4770      	bx	lr
 8011ea6:	bf00      	nop
 8011ea8:	20000054 	.word	0x20000054

08011eac <__libc_init_array>:
 8011eac:	b570      	push	{r4, r5, r6, lr}
 8011eae:	4d0d      	ldr	r5, [pc, #52]	@ (8011ee4 <__libc_init_array+0x38>)
 8011eb0:	4c0d      	ldr	r4, [pc, #52]	@ (8011ee8 <__libc_init_array+0x3c>)
 8011eb2:	1b64      	subs	r4, r4, r5
 8011eb4:	10a4      	asrs	r4, r4, #2
 8011eb6:	2600      	movs	r6, #0
 8011eb8:	42a6      	cmp	r6, r4
 8011eba:	d109      	bne.n	8011ed0 <__libc_init_array+0x24>
 8011ebc:	4d0b      	ldr	r5, [pc, #44]	@ (8011eec <__libc_init_array+0x40>)
 8011ebe:	4c0c      	ldr	r4, [pc, #48]	@ (8011ef0 <__libc_init_array+0x44>)
 8011ec0:	f002 f850 	bl	8013f64 <_init>
 8011ec4:	1b64      	subs	r4, r4, r5
 8011ec6:	10a4      	asrs	r4, r4, #2
 8011ec8:	2600      	movs	r6, #0
 8011eca:	42a6      	cmp	r6, r4
 8011ecc:	d105      	bne.n	8011eda <__libc_init_array+0x2e>
 8011ece:	bd70      	pop	{r4, r5, r6, pc}
 8011ed0:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ed4:	4798      	blx	r3
 8011ed6:	3601      	adds	r6, #1
 8011ed8:	e7ee      	b.n	8011eb8 <__libc_init_array+0xc>
 8011eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8011ede:	4798      	blx	r3
 8011ee0:	3601      	adds	r6, #1
 8011ee2:	e7f2      	b.n	8011eca <__libc_init_array+0x1e>
 8011ee4:	080146d4 	.word	0x080146d4
 8011ee8:	080146d4 	.word	0x080146d4
 8011eec:	080146d4 	.word	0x080146d4
 8011ef0:	080146d8 	.word	0x080146d8

08011ef4 <__retarget_lock_init_recursive>:
 8011ef4:	4770      	bx	lr

08011ef6 <__retarget_lock_acquire_recursive>:
 8011ef6:	4770      	bx	lr

08011ef8 <__retarget_lock_release_recursive>:
 8011ef8:	4770      	bx	lr

08011efa <memcpy>:
 8011efa:	440a      	add	r2, r1
 8011efc:	4291      	cmp	r1, r2
 8011efe:	f100 33ff 	add.w	r3, r0, #4294967295
 8011f02:	d100      	bne.n	8011f06 <memcpy+0xc>
 8011f04:	4770      	bx	lr
 8011f06:	b510      	push	{r4, lr}
 8011f08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011f0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011f10:	4291      	cmp	r1, r2
 8011f12:	d1f9      	bne.n	8011f08 <memcpy+0xe>
 8011f14:	bd10      	pop	{r4, pc}

08011f16 <quorem>:
 8011f16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f1a:	6903      	ldr	r3, [r0, #16]
 8011f1c:	690c      	ldr	r4, [r1, #16]
 8011f1e:	42a3      	cmp	r3, r4
 8011f20:	4607      	mov	r7, r0
 8011f22:	db7e      	blt.n	8012022 <quorem+0x10c>
 8011f24:	3c01      	subs	r4, #1
 8011f26:	f101 0814 	add.w	r8, r1, #20
 8011f2a:	00a3      	lsls	r3, r4, #2
 8011f2c:	f100 0514 	add.w	r5, r0, #20
 8011f30:	9300      	str	r3, [sp, #0]
 8011f32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011f36:	9301      	str	r3, [sp, #4]
 8011f38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011f3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011f40:	3301      	adds	r3, #1
 8011f42:	429a      	cmp	r2, r3
 8011f44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011f48:	fbb2 f6f3 	udiv	r6, r2, r3
 8011f4c:	d32e      	bcc.n	8011fac <quorem+0x96>
 8011f4e:	f04f 0a00 	mov.w	sl, #0
 8011f52:	46c4      	mov	ip, r8
 8011f54:	46ae      	mov	lr, r5
 8011f56:	46d3      	mov	fp, sl
 8011f58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011f5c:	b298      	uxth	r0, r3
 8011f5e:	fb06 a000 	mla	r0, r6, r0, sl
 8011f62:	0c02      	lsrs	r2, r0, #16
 8011f64:	0c1b      	lsrs	r3, r3, #16
 8011f66:	fb06 2303 	mla	r3, r6, r3, r2
 8011f6a:	f8de 2000 	ldr.w	r2, [lr]
 8011f6e:	b280      	uxth	r0, r0
 8011f70:	b292      	uxth	r2, r2
 8011f72:	1a12      	subs	r2, r2, r0
 8011f74:	445a      	add	r2, fp
 8011f76:	f8de 0000 	ldr.w	r0, [lr]
 8011f7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011f7e:	b29b      	uxth	r3, r3
 8011f80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011f84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011f88:	b292      	uxth	r2, r2
 8011f8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011f8e:	45e1      	cmp	r9, ip
 8011f90:	f84e 2b04 	str.w	r2, [lr], #4
 8011f94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011f98:	d2de      	bcs.n	8011f58 <quorem+0x42>
 8011f9a:	9b00      	ldr	r3, [sp, #0]
 8011f9c:	58eb      	ldr	r3, [r5, r3]
 8011f9e:	b92b      	cbnz	r3, 8011fac <quorem+0x96>
 8011fa0:	9b01      	ldr	r3, [sp, #4]
 8011fa2:	3b04      	subs	r3, #4
 8011fa4:	429d      	cmp	r5, r3
 8011fa6:	461a      	mov	r2, r3
 8011fa8:	d32f      	bcc.n	801200a <quorem+0xf4>
 8011faa:	613c      	str	r4, [r7, #16]
 8011fac:	4638      	mov	r0, r7
 8011fae:	f001 f97d 	bl	80132ac <__mcmp>
 8011fb2:	2800      	cmp	r0, #0
 8011fb4:	db25      	blt.n	8012002 <quorem+0xec>
 8011fb6:	4629      	mov	r1, r5
 8011fb8:	2000      	movs	r0, #0
 8011fba:	f858 2b04 	ldr.w	r2, [r8], #4
 8011fbe:	f8d1 c000 	ldr.w	ip, [r1]
 8011fc2:	fa1f fe82 	uxth.w	lr, r2
 8011fc6:	fa1f f38c 	uxth.w	r3, ip
 8011fca:	eba3 030e 	sub.w	r3, r3, lr
 8011fce:	4403      	add	r3, r0
 8011fd0:	0c12      	lsrs	r2, r2, #16
 8011fd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011fd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011fda:	b29b      	uxth	r3, r3
 8011fdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011fe0:	45c1      	cmp	r9, r8
 8011fe2:	f841 3b04 	str.w	r3, [r1], #4
 8011fe6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011fea:	d2e6      	bcs.n	8011fba <quorem+0xa4>
 8011fec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011ff0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ff4:	b922      	cbnz	r2, 8012000 <quorem+0xea>
 8011ff6:	3b04      	subs	r3, #4
 8011ff8:	429d      	cmp	r5, r3
 8011ffa:	461a      	mov	r2, r3
 8011ffc:	d30b      	bcc.n	8012016 <quorem+0x100>
 8011ffe:	613c      	str	r4, [r7, #16]
 8012000:	3601      	adds	r6, #1
 8012002:	4630      	mov	r0, r6
 8012004:	b003      	add	sp, #12
 8012006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801200a:	6812      	ldr	r2, [r2, #0]
 801200c:	3b04      	subs	r3, #4
 801200e:	2a00      	cmp	r2, #0
 8012010:	d1cb      	bne.n	8011faa <quorem+0x94>
 8012012:	3c01      	subs	r4, #1
 8012014:	e7c6      	b.n	8011fa4 <quorem+0x8e>
 8012016:	6812      	ldr	r2, [r2, #0]
 8012018:	3b04      	subs	r3, #4
 801201a:	2a00      	cmp	r2, #0
 801201c:	d1ef      	bne.n	8011ffe <quorem+0xe8>
 801201e:	3c01      	subs	r4, #1
 8012020:	e7ea      	b.n	8011ff8 <quorem+0xe2>
 8012022:	2000      	movs	r0, #0
 8012024:	e7ee      	b.n	8012004 <quorem+0xee>
	...

08012028 <_dtoa_r>:
 8012028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801202c:	69c7      	ldr	r7, [r0, #28]
 801202e:	b097      	sub	sp, #92	@ 0x5c
 8012030:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012034:	ec55 4b10 	vmov	r4, r5, d0
 8012038:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801203a:	9107      	str	r1, [sp, #28]
 801203c:	4681      	mov	r9, r0
 801203e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012040:	9311      	str	r3, [sp, #68]	@ 0x44
 8012042:	b97f      	cbnz	r7, 8012064 <_dtoa_r+0x3c>
 8012044:	2010      	movs	r0, #16
 8012046:	f000 fe09 	bl	8012c5c <malloc>
 801204a:	4602      	mov	r2, r0
 801204c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012050:	b920      	cbnz	r0, 801205c <_dtoa_r+0x34>
 8012052:	4ba9      	ldr	r3, [pc, #676]	@ (80122f8 <_dtoa_r+0x2d0>)
 8012054:	21ef      	movs	r1, #239	@ 0xef
 8012056:	48a9      	ldr	r0, [pc, #676]	@ (80122fc <_dtoa_r+0x2d4>)
 8012058:	f001 fe1a 	bl	8013c90 <__assert_func>
 801205c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012060:	6007      	str	r7, [r0, #0]
 8012062:	60c7      	str	r7, [r0, #12]
 8012064:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012068:	6819      	ldr	r1, [r3, #0]
 801206a:	b159      	cbz	r1, 8012084 <_dtoa_r+0x5c>
 801206c:	685a      	ldr	r2, [r3, #4]
 801206e:	604a      	str	r2, [r1, #4]
 8012070:	2301      	movs	r3, #1
 8012072:	4093      	lsls	r3, r2
 8012074:	608b      	str	r3, [r1, #8]
 8012076:	4648      	mov	r0, r9
 8012078:	f000 fee6 	bl	8012e48 <_Bfree>
 801207c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012080:	2200      	movs	r2, #0
 8012082:	601a      	str	r2, [r3, #0]
 8012084:	1e2b      	subs	r3, r5, #0
 8012086:	bfb9      	ittee	lt
 8012088:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801208c:	9305      	strlt	r3, [sp, #20]
 801208e:	2300      	movge	r3, #0
 8012090:	6033      	strge	r3, [r6, #0]
 8012092:	9f05      	ldr	r7, [sp, #20]
 8012094:	4b9a      	ldr	r3, [pc, #616]	@ (8012300 <_dtoa_r+0x2d8>)
 8012096:	bfbc      	itt	lt
 8012098:	2201      	movlt	r2, #1
 801209a:	6032      	strlt	r2, [r6, #0]
 801209c:	43bb      	bics	r3, r7
 801209e:	d112      	bne.n	80120c6 <_dtoa_r+0x9e>
 80120a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80120a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80120a6:	6013      	str	r3, [r2, #0]
 80120a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80120ac:	4323      	orrs	r3, r4
 80120ae:	f000 855a 	beq.w	8012b66 <_dtoa_r+0xb3e>
 80120b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80120b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012314 <_dtoa_r+0x2ec>
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	f000 855c 	beq.w	8012b76 <_dtoa_r+0xb4e>
 80120be:	f10a 0303 	add.w	r3, sl, #3
 80120c2:	f000 bd56 	b.w	8012b72 <_dtoa_r+0xb4a>
 80120c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80120ca:	2200      	movs	r2, #0
 80120cc:	ec51 0b17 	vmov	r0, r1, d7
 80120d0:	2300      	movs	r3, #0
 80120d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80120d6:	f7ee fcff 	bl	8000ad8 <__aeabi_dcmpeq>
 80120da:	4680      	mov	r8, r0
 80120dc:	b158      	cbz	r0, 80120f6 <_dtoa_r+0xce>
 80120de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80120e0:	2301      	movs	r3, #1
 80120e2:	6013      	str	r3, [r2, #0]
 80120e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80120e6:	b113      	cbz	r3, 80120ee <_dtoa_r+0xc6>
 80120e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80120ea:	4b86      	ldr	r3, [pc, #536]	@ (8012304 <_dtoa_r+0x2dc>)
 80120ec:	6013      	str	r3, [r2, #0]
 80120ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012318 <_dtoa_r+0x2f0>
 80120f2:	f000 bd40 	b.w	8012b76 <_dtoa_r+0xb4e>
 80120f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80120fa:	aa14      	add	r2, sp, #80	@ 0x50
 80120fc:	a915      	add	r1, sp, #84	@ 0x54
 80120fe:	4648      	mov	r0, r9
 8012100:	f001 f984 	bl	801340c <__d2b>
 8012104:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012108:	9002      	str	r0, [sp, #8]
 801210a:	2e00      	cmp	r6, #0
 801210c:	d078      	beq.n	8012200 <_dtoa_r+0x1d8>
 801210e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012110:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012118:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801211c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012120:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012124:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012128:	4619      	mov	r1, r3
 801212a:	2200      	movs	r2, #0
 801212c:	4b76      	ldr	r3, [pc, #472]	@ (8012308 <_dtoa_r+0x2e0>)
 801212e:	f7ee f8b3 	bl	8000298 <__aeabi_dsub>
 8012132:	a36b      	add	r3, pc, #428	@ (adr r3, 80122e0 <_dtoa_r+0x2b8>)
 8012134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012138:	f7ee fa66 	bl	8000608 <__aeabi_dmul>
 801213c:	a36a      	add	r3, pc, #424	@ (adr r3, 80122e8 <_dtoa_r+0x2c0>)
 801213e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012142:	f7ee f8ab 	bl	800029c <__adddf3>
 8012146:	4604      	mov	r4, r0
 8012148:	4630      	mov	r0, r6
 801214a:	460d      	mov	r5, r1
 801214c:	f7ee f9f2 	bl	8000534 <__aeabi_i2d>
 8012150:	a367      	add	r3, pc, #412	@ (adr r3, 80122f0 <_dtoa_r+0x2c8>)
 8012152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012156:	f7ee fa57 	bl	8000608 <__aeabi_dmul>
 801215a:	4602      	mov	r2, r0
 801215c:	460b      	mov	r3, r1
 801215e:	4620      	mov	r0, r4
 8012160:	4629      	mov	r1, r5
 8012162:	f7ee f89b 	bl	800029c <__adddf3>
 8012166:	4604      	mov	r4, r0
 8012168:	460d      	mov	r5, r1
 801216a:	f7ee fcfd 	bl	8000b68 <__aeabi_d2iz>
 801216e:	2200      	movs	r2, #0
 8012170:	4607      	mov	r7, r0
 8012172:	2300      	movs	r3, #0
 8012174:	4620      	mov	r0, r4
 8012176:	4629      	mov	r1, r5
 8012178:	f7ee fcb8 	bl	8000aec <__aeabi_dcmplt>
 801217c:	b140      	cbz	r0, 8012190 <_dtoa_r+0x168>
 801217e:	4638      	mov	r0, r7
 8012180:	f7ee f9d8 	bl	8000534 <__aeabi_i2d>
 8012184:	4622      	mov	r2, r4
 8012186:	462b      	mov	r3, r5
 8012188:	f7ee fca6 	bl	8000ad8 <__aeabi_dcmpeq>
 801218c:	b900      	cbnz	r0, 8012190 <_dtoa_r+0x168>
 801218e:	3f01      	subs	r7, #1
 8012190:	2f16      	cmp	r7, #22
 8012192:	d852      	bhi.n	801223a <_dtoa_r+0x212>
 8012194:	4b5d      	ldr	r3, [pc, #372]	@ (801230c <_dtoa_r+0x2e4>)
 8012196:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801219e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80121a2:	f7ee fca3 	bl	8000aec <__aeabi_dcmplt>
 80121a6:	2800      	cmp	r0, #0
 80121a8:	d049      	beq.n	801223e <_dtoa_r+0x216>
 80121aa:	3f01      	subs	r7, #1
 80121ac:	2300      	movs	r3, #0
 80121ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80121b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80121b2:	1b9b      	subs	r3, r3, r6
 80121b4:	1e5a      	subs	r2, r3, #1
 80121b6:	bf45      	ittet	mi
 80121b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80121bc:	9300      	strmi	r3, [sp, #0]
 80121be:	2300      	movpl	r3, #0
 80121c0:	2300      	movmi	r3, #0
 80121c2:	9206      	str	r2, [sp, #24]
 80121c4:	bf54      	ite	pl
 80121c6:	9300      	strpl	r3, [sp, #0]
 80121c8:	9306      	strmi	r3, [sp, #24]
 80121ca:	2f00      	cmp	r7, #0
 80121cc:	db39      	blt.n	8012242 <_dtoa_r+0x21a>
 80121ce:	9b06      	ldr	r3, [sp, #24]
 80121d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80121d2:	443b      	add	r3, r7
 80121d4:	9306      	str	r3, [sp, #24]
 80121d6:	2300      	movs	r3, #0
 80121d8:	9308      	str	r3, [sp, #32]
 80121da:	9b07      	ldr	r3, [sp, #28]
 80121dc:	2b09      	cmp	r3, #9
 80121de:	d863      	bhi.n	80122a8 <_dtoa_r+0x280>
 80121e0:	2b05      	cmp	r3, #5
 80121e2:	bfc4      	itt	gt
 80121e4:	3b04      	subgt	r3, #4
 80121e6:	9307      	strgt	r3, [sp, #28]
 80121e8:	9b07      	ldr	r3, [sp, #28]
 80121ea:	f1a3 0302 	sub.w	r3, r3, #2
 80121ee:	bfcc      	ite	gt
 80121f0:	2400      	movgt	r4, #0
 80121f2:	2401      	movle	r4, #1
 80121f4:	2b03      	cmp	r3, #3
 80121f6:	d863      	bhi.n	80122c0 <_dtoa_r+0x298>
 80121f8:	e8df f003 	tbb	[pc, r3]
 80121fc:	2b375452 	.word	0x2b375452
 8012200:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012204:	441e      	add	r6, r3
 8012206:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801220a:	2b20      	cmp	r3, #32
 801220c:	bfc1      	itttt	gt
 801220e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012212:	409f      	lslgt	r7, r3
 8012214:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012218:	fa24 f303 	lsrgt.w	r3, r4, r3
 801221c:	bfd6      	itet	le
 801221e:	f1c3 0320 	rsble	r3, r3, #32
 8012222:	ea47 0003 	orrgt.w	r0, r7, r3
 8012226:	fa04 f003 	lslle.w	r0, r4, r3
 801222a:	f7ee f973 	bl	8000514 <__aeabi_ui2d>
 801222e:	2201      	movs	r2, #1
 8012230:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012234:	3e01      	subs	r6, #1
 8012236:	9212      	str	r2, [sp, #72]	@ 0x48
 8012238:	e776      	b.n	8012128 <_dtoa_r+0x100>
 801223a:	2301      	movs	r3, #1
 801223c:	e7b7      	b.n	80121ae <_dtoa_r+0x186>
 801223e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012240:	e7b6      	b.n	80121b0 <_dtoa_r+0x188>
 8012242:	9b00      	ldr	r3, [sp, #0]
 8012244:	1bdb      	subs	r3, r3, r7
 8012246:	9300      	str	r3, [sp, #0]
 8012248:	427b      	negs	r3, r7
 801224a:	9308      	str	r3, [sp, #32]
 801224c:	2300      	movs	r3, #0
 801224e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012250:	e7c3      	b.n	80121da <_dtoa_r+0x1b2>
 8012252:	2301      	movs	r3, #1
 8012254:	9309      	str	r3, [sp, #36]	@ 0x24
 8012256:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012258:	eb07 0b03 	add.w	fp, r7, r3
 801225c:	f10b 0301 	add.w	r3, fp, #1
 8012260:	2b01      	cmp	r3, #1
 8012262:	9303      	str	r3, [sp, #12]
 8012264:	bfb8      	it	lt
 8012266:	2301      	movlt	r3, #1
 8012268:	e006      	b.n	8012278 <_dtoa_r+0x250>
 801226a:	2301      	movs	r3, #1
 801226c:	9309      	str	r3, [sp, #36]	@ 0x24
 801226e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012270:	2b00      	cmp	r3, #0
 8012272:	dd28      	ble.n	80122c6 <_dtoa_r+0x29e>
 8012274:	469b      	mov	fp, r3
 8012276:	9303      	str	r3, [sp, #12]
 8012278:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801227c:	2100      	movs	r1, #0
 801227e:	2204      	movs	r2, #4
 8012280:	f102 0514 	add.w	r5, r2, #20
 8012284:	429d      	cmp	r5, r3
 8012286:	d926      	bls.n	80122d6 <_dtoa_r+0x2ae>
 8012288:	6041      	str	r1, [r0, #4]
 801228a:	4648      	mov	r0, r9
 801228c:	f000 fd9c 	bl	8012dc8 <_Balloc>
 8012290:	4682      	mov	sl, r0
 8012292:	2800      	cmp	r0, #0
 8012294:	d142      	bne.n	801231c <_dtoa_r+0x2f4>
 8012296:	4b1e      	ldr	r3, [pc, #120]	@ (8012310 <_dtoa_r+0x2e8>)
 8012298:	4602      	mov	r2, r0
 801229a:	f240 11af 	movw	r1, #431	@ 0x1af
 801229e:	e6da      	b.n	8012056 <_dtoa_r+0x2e>
 80122a0:	2300      	movs	r3, #0
 80122a2:	e7e3      	b.n	801226c <_dtoa_r+0x244>
 80122a4:	2300      	movs	r3, #0
 80122a6:	e7d5      	b.n	8012254 <_dtoa_r+0x22c>
 80122a8:	2401      	movs	r4, #1
 80122aa:	2300      	movs	r3, #0
 80122ac:	9307      	str	r3, [sp, #28]
 80122ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80122b0:	f04f 3bff 	mov.w	fp, #4294967295
 80122b4:	2200      	movs	r2, #0
 80122b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80122ba:	2312      	movs	r3, #18
 80122bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80122be:	e7db      	b.n	8012278 <_dtoa_r+0x250>
 80122c0:	2301      	movs	r3, #1
 80122c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80122c4:	e7f4      	b.n	80122b0 <_dtoa_r+0x288>
 80122c6:	f04f 0b01 	mov.w	fp, #1
 80122ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80122ce:	465b      	mov	r3, fp
 80122d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80122d4:	e7d0      	b.n	8012278 <_dtoa_r+0x250>
 80122d6:	3101      	adds	r1, #1
 80122d8:	0052      	lsls	r2, r2, #1
 80122da:	e7d1      	b.n	8012280 <_dtoa_r+0x258>
 80122dc:	f3af 8000 	nop.w
 80122e0:	636f4361 	.word	0x636f4361
 80122e4:	3fd287a7 	.word	0x3fd287a7
 80122e8:	8b60c8b3 	.word	0x8b60c8b3
 80122ec:	3fc68a28 	.word	0x3fc68a28
 80122f0:	509f79fb 	.word	0x509f79fb
 80122f4:	3fd34413 	.word	0x3fd34413
 80122f8:	08014395 	.word	0x08014395
 80122fc:	080143ac 	.word	0x080143ac
 8012300:	7ff00000 	.word	0x7ff00000
 8012304:	08014365 	.word	0x08014365
 8012308:	3ff80000 	.word	0x3ff80000
 801230c:	08014500 	.word	0x08014500
 8012310:	08014404 	.word	0x08014404
 8012314:	08014391 	.word	0x08014391
 8012318:	08014364 	.word	0x08014364
 801231c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012320:	6018      	str	r0, [r3, #0]
 8012322:	9b03      	ldr	r3, [sp, #12]
 8012324:	2b0e      	cmp	r3, #14
 8012326:	f200 80a1 	bhi.w	801246c <_dtoa_r+0x444>
 801232a:	2c00      	cmp	r4, #0
 801232c:	f000 809e 	beq.w	801246c <_dtoa_r+0x444>
 8012330:	2f00      	cmp	r7, #0
 8012332:	dd33      	ble.n	801239c <_dtoa_r+0x374>
 8012334:	4b9c      	ldr	r3, [pc, #624]	@ (80125a8 <_dtoa_r+0x580>)
 8012336:	f007 020f 	and.w	r2, r7, #15
 801233a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801233e:	ed93 7b00 	vldr	d7, [r3]
 8012342:	05f8      	lsls	r0, r7, #23
 8012344:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012348:	ea4f 1427 	mov.w	r4, r7, asr #4
 801234c:	d516      	bpl.n	801237c <_dtoa_r+0x354>
 801234e:	4b97      	ldr	r3, [pc, #604]	@ (80125ac <_dtoa_r+0x584>)
 8012350:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012354:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012358:	f7ee fa80 	bl	800085c <__aeabi_ddiv>
 801235c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012360:	f004 040f 	and.w	r4, r4, #15
 8012364:	2603      	movs	r6, #3
 8012366:	4d91      	ldr	r5, [pc, #580]	@ (80125ac <_dtoa_r+0x584>)
 8012368:	b954      	cbnz	r4, 8012380 <_dtoa_r+0x358>
 801236a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801236e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012372:	f7ee fa73 	bl	800085c <__aeabi_ddiv>
 8012376:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801237a:	e028      	b.n	80123ce <_dtoa_r+0x3a6>
 801237c:	2602      	movs	r6, #2
 801237e:	e7f2      	b.n	8012366 <_dtoa_r+0x33e>
 8012380:	07e1      	lsls	r1, r4, #31
 8012382:	d508      	bpl.n	8012396 <_dtoa_r+0x36e>
 8012384:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012388:	e9d5 2300 	ldrd	r2, r3, [r5]
 801238c:	f7ee f93c 	bl	8000608 <__aeabi_dmul>
 8012390:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012394:	3601      	adds	r6, #1
 8012396:	1064      	asrs	r4, r4, #1
 8012398:	3508      	adds	r5, #8
 801239a:	e7e5      	b.n	8012368 <_dtoa_r+0x340>
 801239c:	f000 80af 	beq.w	80124fe <_dtoa_r+0x4d6>
 80123a0:	427c      	negs	r4, r7
 80123a2:	4b81      	ldr	r3, [pc, #516]	@ (80125a8 <_dtoa_r+0x580>)
 80123a4:	4d81      	ldr	r5, [pc, #516]	@ (80125ac <_dtoa_r+0x584>)
 80123a6:	f004 020f 	and.w	r2, r4, #15
 80123aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80123ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80123b6:	f7ee f927 	bl	8000608 <__aeabi_dmul>
 80123ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80123be:	1124      	asrs	r4, r4, #4
 80123c0:	2300      	movs	r3, #0
 80123c2:	2602      	movs	r6, #2
 80123c4:	2c00      	cmp	r4, #0
 80123c6:	f040 808f 	bne.w	80124e8 <_dtoa_r+0x4c0>
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d1d3      	bne.n	8012376 <_dtoa_r+0x34e>
 80123ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80123d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	f000 8094 	beq.w	8012502 <_dtoa_r+0x4da>
 80123da:	4b75      	ldr	r3, [pc, #468]	@ (80125b0 <_dtoa_r+0x588>)
 80123dc:	2200      	movs	r2, #0
 80123de:	4620      	mov	r0, r4
 80123e0:	4629      	mov	r1, r5
 80123e2:	f7ee fb83 	bl	8000aec <__aeabi_dcmplt>
 80123e6:	2800      	cmp	r0, #0
 80123e8:	f000 808b 	beq.w	8012502 <_dtoa_r+0x4da>
 80123ec:	9b03      	ldr	r3, [sp, #12]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	f000 8087 	beq.w	8012502 <_dtoa_r+0x4da>
 80123f4:	f1bb 0f00 	cmp.w	fp, #0
 80123f8:	dd34      	ble.n	8012464 <_dtoa_r+0x43c>
 80123fa:	4620      	mov	r0, r4
 80123fc:	4b6d      	ldr	r3, [pc, #436]	@ (80125b4 <_dtoa_r+0x58c>)
 80123fe:	2200      	movs	r2, #0
 8012400:	4629      	mov	r1, r5
 8012402:	f7ee f901 	bl	8000608 <__aeabi_dmul>
 8012406:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801240a:	f107 38ff 	add.w	r8, r7, #4294967295
 801240e:	3601      	adds	r6, #1
 8012410:	465c      	mov	r4, fp
 8012412:	4630      	mov	r0, r6
 8012414:	f7ee f88e 	bl	8000534 <__aeabi_i2d>
 8012418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801241c:	f7ee f8f4 	bl	8000608 <__aeabi_dmul>
 8012420:	4b65      	ldr	r3, [pc, #404]	@ (80125b8 <_dtoa_r+0x590>)
 8012422:	2200      	movs	r2, #0
 8012424:	f7ed ff3a 	bl	800029c <__adddf3>
 8012428:	4605      	mov	r5, r0
 801242a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801242e:	2c00      	cmp	r4, #0
 8012430:	d16a      	bne.n	8012508 <_dtoa_r+0x4e0>
 8012432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012436:	4b61      	ldr	r3, [pc, #388]	@ (80125bc <_dtoa_r+0x594>)
 8012438:	2200      	movs	r2, #0
 801243a:	f7ed ff2d 	bl	8000298 <__aeabi_dsub>
 801243e:	4602      	mov	r2, r0
 8012440:	460b      	mov	r3, r1
 8012442:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012446:	462a      	mov	r2, r5
 8012448:	4633      	mov	r3, r6
 801244a:	f7ee fb6d 	bl	8000b28 <__aeabi_dcmpgt>
 801244e:	2800      	cmp	r0, #0
 8012450:	f040 8298 	bne.w	8012984 <_dtoa_r+0x95c>
 8012454:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012458:	462a      	mov	r2, r5
 801245a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801245e:	f7ee fb45 	bl	8000aec <__aeabi_dcmplt>
 8012462:	bb38      	cbnz	r0, 80124b4 <_dtoa_r+0x48c>
 8012464:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012468:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801246c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801246e:	2b00      	cmp	r3, #0
 8012470:	f2c0 8157 	blt.w	8012722 <_dtoa_r+0x6fa>
 8012474:	2f0e      	cmp	r7, #14
 8012476:	f300 8154 	bgt.w	8012722 <_dtoa_r+0x6fa>
 801247a:	4b4b      	ldr	r3, [pc, #300]	@ (80125a8 <_dtoa_r+0x580>)
 801247c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012480:	ed93 7b00 	vldr	d7, [r3]
 8012484:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012486:	2b00      	cmp	r3, #0
 8012488:	ed8d 7b00 	vstr	d7, [sp]
 801248c:	f280 80e5 	bge.w	801265a <_dtoa_r+0x632>
 8012490:	9b03      	ldr	r3, [sp, #12]
 8012492:	2b00      	cmp	r3, #0
 8012494:	f300 80e1 	bgt.w	801265a <_dtoa_r+0x632>
 8012498:	d10c      	bne.n	80124b4 <_dtoa_r+0x48c>
 801249a:	4b48      	ldr	r3, [pc, #288]	@ (80125bc <_dtoa_r+0x594>)
 801249c:	2200      	movs	r2, #0
 801249e:	ec51 0b17 	vmov	r0, r1, d7
 80124a2:	f7ee f8b1 	bl	8000608 <__aeabi_dmul>
 80124a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124aa:	f7ee fb33 	bl	8000b14 <__aeabi_dcmpge>
 80124ae:	2800      	cmp	r0, #0
 80124b0:	f000 8266 	beq.w	8012980 <_dtoa_r+0x958>
 80124b4:	2400      	movs	r4, #0
 80124b6:	4625      	mov	r5, r4
 80124b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80124ba:	4656      	mov	r6, sl
 80124bc:	ea6f 0803 	mvn.w	r8, r3
 80124c0:	2700      	movs	r7, #0
 80124c2:	4621      	mov	r1, r4
 80124c4:	4648      	mov	r0, r9
 80124c6:	f000 fcbf 	bl	8012e48 <_Bfree>
 80124ca:	2d00      	cmp	r5, #0
 80124cc:	f000 80bd 	beq.w	801264a <_dtoa_r+0x622>
 80124d0:	b12f      	cbz	r7, 80124de <_dtoa_r+0x4b6>
 80124d2:	42af      	cmp	r7, r5
 80124d4:	d003      	beq.n	80124de <_dtoa_r+0x4b6>
 80124d6:	4639      	mov	r1, r7
 80124d8:	4648      	mov	r0, r9
 80124da:	f000 fcb5 	bl	8012e48 <_Bfree>
 80124de:	4629      	mov	r1, r5
 80124e0:	4648      	mov	r0, r9
 80124e2:	f000 fcb1 	bl	8012e48 <_Bfree>
 80124e6:	e0b0      	b.n	801264a <_dtoa_r+0x622>
 80124e8:	07e2      	lsls	r2, r4, #31
 80124ea:	d505      	bpl.n	80124f8 <_dtoa_r+0x4d0>
 80124ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80124f0:	f7ee f88a 	bl	8000608 <__aeabi_dmul>
 80124f4:	3601      	adds	r6, #1
 80124f6:	2301      	movs	r3, #1
 80124f8:	1064      	asrs	r4, r4, #1
 80124fa:	3508      	adds	r5, #8
 80124fc:	e762      	b.n	80123c4 <_dtoa_r+0x39c>
 80124fe:	2602      	movs	r6, #2
 8012500:	e765      	b.n	80123ce <_dtoa_r+0x3a6>
 8012502:	9c03      	ldr	r4, [sp, #12]
 8012504:	46b8      	mov	r8, r7
 8012506:	e784      	b.n	8012412 <_dtoa_r+0x3ea>
 8012508:	4b27      	ldr	r3, [pc, #156]	@ (80125a8 <_dtoa_r+0x580>)
 801250a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801250c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012510:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012514:	4454      	add	r4, sl
 8012516:	2900      	cmp	r1, #0
 8012518:	d054      	beq.n	80125c4 <_dtoa_r+0x59c>
 801251a:	4929      	ldr	r1, [pc, #164]	@ (80125c0 <_dtoa_r+0x598>)
 801251c:	2000      	movs	r0, #0
 801251e:	f7ee f99d 	bl	800085c <__aeabi_ddiv>
 8012522:	4633      	mov	r3, r6
 8012524:	462a      	mov	r2, r5
 8012526:	f7ed feb7 	bl	8000298 <__aeabi_dsub>
 801252a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801252e:	4656      	mov	r6, sl
 8012530:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012534:	f7ee fb18 	bl	8000b68 <__aeabi_d2iz>
 8012538:	4605      	mov	r5, r0
 801253a:	f7ed fffb 	bl	8000534 <__aeabi_i2d>
 801253e:	4602      	mov	r2, r0
 8012540:	460b      	mov	r3, r1
 8012542:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012546:	f7ed fea7 	bl	8000298 <__aeabi_dsub>
 801254a:	3530      	adds	r5, #48	@ 0x30
 801254c:	4602      	mov	r2, r0
 801254e:	460b      	mov	r3, r1
 8012550:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012554:	f806 5b01 	strb.w	r5, [r6], #1
 8012558:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801255c:	f7ee fac6 	bl	8000aec <__aeabi_dcmplt>
 8012560:	2800      	cmp	r0, #0
 8012562:	d172      	bne.n	801264a <_dtoa_r+0x622>
 8012564:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012568:	4911      	ldr	r1, [pc, #68]	@ (80125b0 <_dtoa_r+0x588>)
 801256a:	2000      	movs	r0, #0
 801256c:	f7ed fe94 	bl	8000298 <__aeabi_dsub>
 8012570:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012574:	f7ee faba 	bl	8000aec <__aeabi_dcmplt>
 8012578:	2800      	cmp	r0, #0
 801257a:	f040 80b4 	bne.w	80126e6 <_dtoa_r+0x6be>
 801257e:	42a6      	cmp	r6, r4
 8012580:	f43f af70 	beq.w	8012464 <_dtoa_r+0x43c>
 8012584:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012588:	4b0a      	ldr	r3, [pc, #40]	@ (80125b4 <_dtoa_r+0x58c>)
 801258a:	2200      	movs	r2, #0
 801258c:	f7ee f83c 	bl	8000608 <__aeabi_dmul>
 8012590:	4b08      	ldr	r3, [pc, #32]	@ (80125b4 <_dtoa_r+0x58c>)
 8012592:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012596:	2200      	movs	r2, #0
 8012598:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801259c:	f7ee f834 	bl	8000608 <__aeabi_dmul>
 80125a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80125a4:	e7c4      	b.n	8012530 <_dtoa_r+0x508>
 80125a6:	bf00      	nop
 80125a8:	08014500 	.word	0x08014500
 80125ac:	080144d8 	.word	0x080144d8
 80125b0:	3ff00000 	.word	0x3ff00000
 80125b4:	40240000 	.word	0x40240000
 80125b8:	401c0000 	.word	0x401c0000
 80125bc:	40140000 	.word	0x40140000
 80125c0:	3fe00000 	.word	0x3fe00000
 80125c4:	4631      	mov	r1, r6
 80125c6:	4628      	mov	r0, r5
 80125c8:	f7ee f81e 	bl	8000608 <__aeabi_dmul>
 80125cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80125d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80125d2:	4656      	mov	r6, sl
 80125d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80125d8:	f7ee fac6 	bl	8000b68 <__aeabi_d2iz>
 80125dc:	4605      	mov	r5, r0
 80125de:	f7ed ffa9 	bl	8000534 <__aeabi_i2d>
 80125e2:	4602      	mov	r2, r0
 80125e4:	460b      	mov	r3, r1
 80125e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80125ea:	f7ed fe55 	bl	8000298 <__aeabi_dsub>
 80125ee:	3530      	adds	r5, #48	@ 0x30
 80125f0:	f806 5b01 	strb.w	r5, [r6], #1
 80125f4:	4602      	mov	r2, r0
 80125f6:	460b      	mov	r3, r1
 80125f8:	42a6      	cmp	r6, r4
 80125fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80125fe:	f04f 0200 	mov.w	r2, #0
 8012602:	d124      	bne.n	801264e <_dtoa_r+0x626>
 8012604:	4baf      	ldr	r3, [pc, #700]	@ (80128c4 <_dtoa_r+0x89c>)
 8012606:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801260a:	f7ed fe47 	bl	800029c <__adddf3>
 801260e:	4602      	mov	r2, r0
 8012610:	460b      	mov	r3, r1
 8012612:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012616:	f7ee fa87 	bl	8000b28 <__aeabi_dcmpgt>
 801261a:	2800      	cmp	r0, #0
 801261c:	d163      	bne.n	80126e6 <_dtoa_r+0x6be>
 801261e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012622:	49a8      	ldr	r1, [pc, #672]	@ (80128c4 <_dtoa_r+0x89c>)
 8012624:	2000      	movs	r0, #0
 8012626:	f7ed fe37 	bl	8000298 <__aeabi_dsub>
 801262a:	4602      	mov	r2, r0
 801262c:	460b      	mov	r3, r1
 801262e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012632:	f7ee fa5b 	bl	8000aec <__aeabi_dcmplt>
 8012636:	2800      	cmp	r0, #0
 8012638:	f43f af14 	beq.w	8012464 <_dtoa_r+0x43c>
 801263c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801263e:	1e73      	subs	r3, r6, #1
 8012640:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012642:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012646:	2b30      	cmp	r3, #48	@ 0x30
 8012648:	d0f8      	beq.n	801263c <_dtoa_r+0x614>
 801264a:	4647      	mov	r7, r8
 801264c:	e03b      	b.n	80126c6 <_dtoa_r+0x69e>
 801264e:	4b9e      	ldr	r3, [pc, #632]	@ (80128c8 <_dtoa_r+0x8a0>)
 8012650:	f7ed ffda 	bl	8000608 <__aeabi_dmul>
 8012654:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012658:	e7bc      	b.n	80125d4 <_dtoa_r+0x5ac>
 801265a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801265e:	4656      	mov	r6, sl
 8012660:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012664:	4620      	mov	r0, r4
 8012666:	4629      	mov	r1, r5
 8012668:	f7ee f8f8 	bl	800085c <__aeabi_ddiv>
 801266c:	f7ee fa7c 	bl	8000b68 <__aeabi_d2iz>
 8012670:	4680      	mov	r8, r0
 8012672:	f7ed ff5f 	bl	8000534 <__aeabi_i2d>
 8012676:	e9dd 2300 	ldrd	r2, r3, [sp]
 801267a:	f7ed ffc5 	bl	8000608 <__aeabi_dmul>
 801267e:	4602      	mov	r2, r0
 8012680:	460b      	mov	r3, r1
 8012682:	4620      	mov	r0, r4
 8012684:	4629      	mov	r1, r5
 8012686:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801268a:	f7ed fe05 	bl	8000298 <__aeabi_dsub>
 801268e:	f806 4b01 	strb.w	r4, [r6], #1
 8012692:	9d03      	ldr	r5, [sp, #12]
 8012694:	eba6 040a 	sub.w	r4, r6, sl
 8012698:	42a5      	cmp	r5, r4
 801269a:	4602      	mov	r2, r0
 801269c:	460b      	mov	r3, r1
 801269e:	d133      	bne.n	8012708 <_dtoa_r+0x6e0>
 80126a0:	f7ed fdfc 	bl	800029c <__adddf3>
 80126a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126a8:	4604      	mov	r4, r0
 80126aa:	460d      	mov	r5, r1
 80126ac:	f7ee fa3c 	bl	8000b28 <__aeabi_dcmpgt>
 80126b0:	b9c0      	cbnz	r0, 80126e4 <_dtoa_r+0x6bc>
 80126b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80126b6:	4620      	mov	r0, r4
 80126b8:	4629      	mov	r1, r5
 80126ba:	f7ee fa0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80126be:	b110      	cbz	r0, 80126c6 <_dtoa_r+0x69e>
 80126c0:	f018 0f01 	tst.w	r8, #1
 80126c4:	d10e      	bne.n	80126e4 <_dtoa_r+0x6bc>
 80126c6:	9902      	ldr	r1, [sp, #8]
 80126c8:	4648      	mov	r0, r9
 80126ca:	f000 fbbd 	bl	8012e48 <_Bfree>
 80126ce:	2300      	movs	r3, #0
 80126d0:	7033      	strb	r3, [r6, #0]
 80126d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80126d4:	3701      	adds	r7, #1
 80126d6:	601f      	str	r7, [r3, #0]
 80126d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80126da:	2b00      	cmp	r3, #0
 80126dc:	f000 824b 	beq.w	8012b76 <_dtoa_r+0xb4e>
 80126e0:	601e      	str	r6, [r3, #0]
 80126e2:	e248      	b.n	8012b76 <_dtoa_r+0xb4e>
 80126e4:	46b8      	mov	r8, r7
 80126e6:	4633      	mov	r3, r6
 80126e8:	461e      	mov	r6, r3
 80126ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80126ee:	2a39      	cmp	r2, #57	@ 0x39
 80126f0:	d106      	bne.n	8012700 <_dtoa_r+0x6d8>
 80126f2:	459a      	cmp	sl, r3
 80126f4:	d1f8      	bne.n	80126e8 <_dtoa_r+0x6c0>
 80126f6:	2230      	movs	r2, #48	@ 0x30
 80126f8:	f108 0801 	add.w	r8, r8, #1
 80126fc:	f88a 2000 	strb.w	r2, [sl]
 8012700:	781a      	ldrb	r2, [r3, #0]
 8012702:	3201      	adds	r2, #1
 8012704:	701a      	strb	r2, [r3, #0]
 8012706:	e7a0      	b.n	801264a <_dtoa_r+0x622>
 8012708:	4b6f      	ldr	r3, [pc, #444]	@ (80128c8 <_dtoa_r+0x8a0>)
 801270a:	2200      	movs	r2, #0
 801270c:	f7ed ff7c 	bl	8000608 <__aeabi_dmul>
 8012710:	2200      	movs	r2, #0
 8012712:	2300      	movs	r3, #0
 8012714:	4604      	mov	r4, r0
 8012716:	460d      	mov	r5, r1
 8012718:	f7ee f9de 	bl	8000ad8 <__aeabi_dcmpeq>
 801271c:	2800      	cmp	r0, #0
 801271e:	d09f      	beq.n	8012660 <_dtoa_r+0x638>
 8012720:	e7d1      	b.n	80126c6 <_dtoa_r+0x69e>
 8012722:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012724:	2a00      	cmp	r2, #0
 8012726:	f000 80ea 	beq.w	80128fe <_dtoa_r+0x8d6>
 801272a:	9a07      	ldr	r2, [sp, #28]
 801272c:	2a01      	cmp	r2, #1
 801272e:	f300 80cd 	bgt.w	80128cc <_dtoa_r+0x8a4>
 8012732:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012734:	2a00      	cmp	r2, #0
 8012736:	f000 80c1 	beq.w	80128bc <_dtoa_r+0x894>
 801273a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801273e:	9c08      	ldr	r4, [sp, #32]
 8012740:	9e00      	ldr	r6, [sp, #0]
 8012742:	9a00      	ldr	r2, [sp, #0]
 8012744:	441a      	add	r2, r3
 8012746:	9200      	str	r2, [sp, #0]
 8012748:	9a06      	ldr	r2, [sp, #24]
 801274a:	2101      	movs	r1, #1
 801274c:	441a      	add	r2, r3
 801274e:	4648      	mov	r0, r9
 8012750:	9206      	str	r2, [sp, #24]
 8012752:	f000 fc2d 	bl	8012fb0 <__i2b>
 8012756:	4605      	mov	r5, r0
 8012758:	b166      	cbz	r6, 8012774 <_dtoa_r+0x74c>
 801275a:	9b06      	ldr	r3, [sp, #24]
 801275c:	2b00      	cmp	r3, #0
 801275e:	dd09      	ble.n	8012774 <_dtoa_r+0x74c>
 8012760:	42b3      	cmp	r3, r6
 8012762:	9a00      	ldr	r2, [sp, #0]
 8012764:	bfa8      	it	ge
 8012766:	4633      	movge	r3, r6
 8012768:	1ad2      	subs	r2, r2, r3
 801276a:	9200      	str	r2, [sp, #0]
 801276c:	9a06      	ldr	r2, [sp, #24]
 801276e:	1af6      	subs	r6, r6, r3
 8012770:	1ad3      	subs	r3, r2, r3
 8012772:	9306      	str	r3, [sp, #24]
 8012774:	9b08      	ldr	r3, [sp, #32]
 8012776:	b30b      	cbz	r3, 80127bc <_dtoa_r+0x794>
 8012778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801277a:	2b00      	cmp	r3, #0
 801277c:	f000 80c6 	beq.w	801290c <_dtoa_r+0x8e4>
 8012780:	2c00      	cmp	r4, #0
 8012782:	f000 80c0 	beq.w	8012906 <_dtoa_r+0x8de>
 8012786:	4629      	mov	r1, r5
 8012788:	4622      	mov	r2, r4
 801278a:	4648      	mov	r0, r9
 801278c:	f000 fcc8 	bl	8013120 <__pow5mult>
 8012790:	9a02      	ldr	r2, [sp, #8]
 8012792:	4601      	mov	r1, r0
 8012794:	4605      	mov	r5, r0
 8012796:	4648      	mov	r0, r9
 8012798:	f000 fc20 	bl	8012fdc <__multiply>
 801279c:	9902      	ldr	r1, [sp, #8]
 801279e:	4680      	mov	r8, r0
 80127a0:	4648      	mov	r0, r9
 80127a2:	f000 fb51 	bl	8012e48 <_Bfree>
 80127a6:	9b08      	ldr	r3, [sp, #32]
 80127a8:	1b1b      	subs	r3, r3, r4
 80127aa:	9308      	str	r3, [sp, #32]
 80127ac:	f000 80b1 	beq.w	8012912 <_dtoa_r+0x8ea>
 80127b0:	9a08      	ldr	r2, [sp, #32]
 80127b2:	4641      	mov	r1, r8
 80127b4:	4648      	mov	r0, r9
 80127b6:	f000 fcb3 	bl	8013120 <__pow5mult>
 80127ba:	9002      	str	r0, [sp, #8]
 80127bc:	2101      	movs	r1, #1
 80127be:	4648      	mov	r0, r9
 80127c0:	f000 fbf6 	bl	8012fb0 <__i2b>
 80127c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80127c6:	4604      	mov	r4, r0
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	f000 81d8 	beq.w	8012b7e <_dtoa_r+0xb56>
 80127ce:	461a      	mov	r2, r3
 80127d0:	4601      	mov	r1, r0
 80127d2:	4648      	mov	r0, r9
 80127d4:	f000 fca4 	bl	8013120 <__pow5mult>
 80127d8:	9b07      	ldr	r3, [sp, #28]
 80127da:	2b01      	cmp	r3, #1
 80127dc:	4604      	mov	r4, r0
 80127de:	f300 809f 	bgt.w	8012920 <_dtoa_r+0x8f8>
 80127e2:	9b04      	ldr	r3, [sp, #16]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	f040 8097 	bne.w	8012918 <_dtoa_r+0x8f0>
 80127ea:	9b05      	ldr	r3, [sp, #20]
 80127ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	f040 8093 	bne.w	801291c <_dtoa_r+0x8f4>
 80127f6:	9b05      	ldr	r3, [sp, #20]
 80127f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80127fc:	0d1b      	lsrs	r3, r3, #20
 80127fe:	051b      	lsls	r3, r3, #20
 8012800:	b133      	cbz	r3, 8012810 <_dtoa_r+0x7e8>
 8012802:	9b00      	ldr	r3, [sp, #0]
 8012804:	3301      	adds	r3, #1
 8012806:	9300      	str	r3, [sp, #0]
 8012808:	9b06      	ldr	r3, [sp, #24]
 801280a:	3301      	adds	r3, #1
 801280c:	9306      	str	r3, [sp, #24]
 801280e:	2301      	movs	r3, #1
 8012810:	9308      	str	r3, [sp, #32]
 8012812:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012814:	2b00      	cmp	r3, #0
 8012816:	f000 81b8 	beq.w	8012b8a <_dtoa_r+0xb62>
 801281a:	6923      	ldr	r3, [r4, #16]
 801281c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012820:	6918      	ldr	r0, [r3, #16]
 8012822:	f000 fb79 	bl	8012f18 <__hi0bits>
 8012826:	f1c0 0020 	rsb	r0, r0, #32
 801282a:	9b06      	ldr	r3, [sp, #24]
 801282c:	4418      	add	r0, r3
 801282e:	f010 001f 	ands.w	r0, r0, #31
 8012832:	f000 8082 	beq.w	801293a <_dtoa_r+0x912>
 8012836:	f1c0 0320 	rsb	r3, r0, #32
 801283a:	2b04      	cmp	r3, #4
 801283c:	dd73      	ble.n	8012926 <_dtoa_r+0x8fe>
 801283e:	9b00      	ldr	r3, [sp, #0]
 8012840:	f1c0 001c 	rsb	r0, r0, #28
 8012844:	4403      	add	r3, r0
 8012846:	9300      	str	r3, [sp, #0]
 8012848:	9b06      	ldr	r3, [sp, #24]
 801284a:	4403      	add	r3, r0
 801284c:	4406      	add	r6, r0
 801284e:	9306      	str	r3, [sp, #24]
 8012850:	9b00      	ldr	r3, [sp, #0]
 8012852:	2b00      	cmp	r3, #0
 8012854:	dd05      	ble.n	8012862 <_dtoa_r+0x83a>
 8012856:	9902      	ldr	r1, [sp, #8]
 8012858:	461a      	mov	r2, r3
 801285a:	4648      	mov	r0, r9
 801285c:	f000 fcba 	bl	80131d4 <__lshift>
 8012860:	9002      	str	r0, [sp, #8]
 8012862:	9b06      	ldr	r3, [sp, #24]
 8012864:	2b00      	cmp	r3, #0
 8012866:	dd05      	ble.n	8012874 <_dtoa_r+0x84c>
 8012868:	4621      	mov	r1, r4
 801286a:	461a      	mov	r2, r3
 801286c:	4648      	mov	r0, r9
 801286e:	f000 fcb1 	bl	80131d4 <__lshift>
 8012872:	4604      	mov	r4, r0
 8012874:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012876:	2b00      	cmp	r3, #0
 8012878:	d061      	beq.n	801293e <_dtoa_r+0x916>
 801287a:	9802      	ldr	r0, [sp, #8]
 801287c:	4621      	mov	r1, r4
 801287e:	f000 fd15 	bl	80132ac <__mcmp>
 8012882:	2800      	cmp	r0, #0
 8012884:	da5b      	bge.n	801293e <_dtoa_r+0x916>
 8012886:	2300      	movs	r3, #0
 8012888:	9902      	ldr	r1, [sp, #8]
 801288a:	220a      	movs	r2, #10
 801288c:	4648      	mov	r0, r9
 801288e:	f000 fafd 	bl	8012e8c <__multadd>
 8012892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012894:	9002      	str	r0, [sp, #8]
 8012896:	f107 38ff 	add.w	r8, r7, #4294967295
 801289a:	2b00      	cmp	r3, #0
 801289c:	f000 8177 	beq.w	8012b8e <_dtoa_r+0xb66>
 80128a0:	4629      	mov	r1, r5
 80128a2:	2300      	movs	r3, #0
 80128a4:	220a      	movs	r2, #10
 80128a6:	4648      	mov	r0, r9
 80128a8:	f000 faf0 	bl	8012e8c <__multadd>
 80128ac:	f1bb 0f00 	cmp.w	fp, #0
 80128b0:	4605      	mov	r5, r0
 80128b2:	dc6f      	bgt.n	8012994 <_dtoa_r+0x96c>
 80128b4:	9b07      	ldr	r3, [sp, #28]
 80128b6:	2b02      	cmp	r3, #2
 80128b8:	dc49      	bgt.n	801294e <_dtoa_r+0x926>
 80128ba:	e06b      	b.n	8012994 <_dtoa_r+0x96c>
 80128bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80128be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80128c2:	e73c      	b.n	801273e <_dtoa_r+0x716>
 80128c4:	3fe00000 	.word	0x3fe00000
 80128c8:	40240000 	.word	0x40240000
 80128cc:	9b03      	ldr	r3, [sp, #12]
 80128ce:	1e5c      	subs	r4, r3, #1
 80128d0:	9b08      	ldr	r3, [sp, #32]
 80128d2:	42a3      	cmp	r3, r4
 80128d4:	db09      	blt.n	80128ea <_dtoa_r+0x8c2>
 80128d6:	1b1c      	subs	r4, r3, r4
 80128d8:	9b03      	ldr	r3, [sp, #12]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	f6bf af30 	bge.w	8012740 <_dtoa_r+0x718>
 80128e0:	9b00      	ldr	r3, [sp, #0]
 80128e2:	9a03      	ldr	r2, [sp, #12]
 80128e4:	1a9e      	subs	r6, r3, r2
 80128e6:	2300      	movs	r3, #0
 80128e8:	e72b      	b.n	8012742 <_dtoa_r+0x71a>
 80128ea:	9b08      	ldr	r3, [sp, #32]
 80128ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80128ee:	9408      	str	r4, [sp, #32]
 80128f0:	1ae3      	subs	r3, r4, r3
 80128f2:	441a      	add	r2, r3
 80128f4:	9e00      	ldr	r6, [sp, #0]
 80128f6:	9b03      	ldr	r3, [sp, #12]
 80128f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80128fa:	2400      	movs	r4, #0
 80128fc:	e721      	b.n	8012742 <_dtoa_r+0x71a>
 80128fe:	9c08      	ldr	r4, [sp, #32]
 8012900:	9e00      	ldr	r6, [sp, #0]
 8012902:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012904:	e728      	b.n	8012758 <_dtoa_r+0x730>
 8012906:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801290a:	e751      	b.n	80127b0 <_dtoa_r+0x788>
 801290c:	9a08      	ldr	r2, [sp, #32]
 801290e:	9902      	ldr	r1, [sp, #8]
 8012910:	e750      	b.n	80127b4 <_dtoa_r+0x78c>
 8012912:	f8cd 8008 	str.w	r8, [sp, #8]
 8012916:	e751      	b.n	80127bc <_dtoa_r+0x794>
 8012918:	2300      	movs	r3, #0
 801291a:	e779      	b.n	8012810 <_dtoa_r+0x7e8>
 801291c:	9b04      	ldr	r3, [sp, #16]
 801291e:	e777      	b.n	8012810 <_dtoa_r+0x7e8>
 8012920:	2300      	movs	r3, #0
 8012922:	9308      	str	r3, [sp, #32]
 8012924:	e779      	b.n	801281a <_dtoa_r+0x7f2>
 8012926:	d093      	beq.n	8012850 <_dtoa_r+0x828>
 8012928:	9a00      	ldr	r2, [sp, #0]
 801292a:	331c      	adds	r3, #28
 801292c:	441a      	add	r2, r3
 801292e:	9200      	str	r2, [sp, #0]
 8012930:	9a06      	ldr	r2, [sp, #24]
 8012932:	441a      	add	r2, r3
 8012934:	441e      	add	r6, r3
 8012936:	9206      	str	r2, [sp, #24]
 8012938:	e78a      	b.n	8012850 <_dtoa_r+0x828>
 801293a:	4603      	mov	r3, r0
 801293c:	e7f4      	b.n	8012928 <_dtoa_r+0x900>
 801293e:	9b03      	ldr	r3, [sp, #12]
 8012940:	2b00      	cmp	r3, #0
 8012942:	46b8      	mov	r8, r7
 8012944:	dc20      	bgt.n	8012988 <_dtoa_r+0x960>
 8012946:	469b      	mov	fp, r3
 8012948:	9b07      	ldr	r3, [sp, #28]
 801294a:	2b02      	cmp	r3, #2
 801294c:	dd1e      	ble.n	801298c <_dtoa_r+0x964>
 801294e:	f1bb 0f00 	cmp.w	fp, #0
 8012952:	f47f adb1 	bne.w	80124b8 <_dtoa_r+0x490>
 8012956:	4621      	mov	r1, r4
 8012958:	465b      	mov	r3, fp
 801295a:	2205      	movs	r2, #5
 801295c:	4648      	mov	r0, r9
 801295e:	f000 fa95 	bl	8012e8c <__multadd>
 8012962:	4601      	mov	r1, r0
 8012964:	4604      	mov	r4, r0
 8012966:	9802      	ldr	r0, [sp, #8]
 8012968:	f000 fca0 	bl	80132ac <__mcmp>
 801296c:	2800      	cmp	r0, #0
 801296e:	f77f ada3 	ble.w	80124b8 <_dtoa_r+0x490>
 8012972:	4656      	mov	r6, sl
 8012974:	2331      	movs	r3, #49	@ 0x31
 8012976:	f806 3b01 	strb.w	r3, [r6], #1
 801297a:	f108 0801 	add.w	r8, r8, #1
 801297e:	e59f      	b.n	80124c0 <_dtoa_r+0x498>
 8012980:	9c03      	ldr	r4, [sp, #12]
 8012982:	46b8      	mov	r8, r7
 8012984:	4625      	mov	r5, r4
 8012986:	e7f4      	b.n	8012972 <_dtoa_r+0x94a>
 8012988:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801298c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801298e:	2b00      	cmp	r3, #0
 8012990:	f000 8101 	beq.w	8012b96 <_dtoa_r+0xb6e>
 8012994:	2e00      	cmp	r6, #0
 8012996:	dd05      	ble.n	80129a4 <_dtoa_r+0x97c>
 8012998:	4629      	mov	r1, r5
 801299a:	4632      	mov	r2, r6
 801299c:	4648      	mov	r0, r9
 801299e:	f000 fc19 	bl	80131d4 <__lshift>
 80129a2:	4605      	mov	r5, r0
 80129a4:	9b08      	ldr	r3, [sp, #32]
 80129a6:	2b00      	cmp	r3, #0
 80129a8:	d05c      	beq.n	8012a64 <_dtoa_r+0xa3c>
 80129aa:	6869      	ldr	r1, [r5, #4]
 80129ac:	4648      	mov	r0, r9
 80129ae:	f000 fa0b 	bl	8012dc8 <_Balloc>
 80129b2:	4606      	mov	r6, r0
 80129b4:	b928      	cbnz	r0, 80129c2 <_dtoa_r+0x99a>
 80129b6:	4b82      	ldr	r3, [pc, #520]	@ (8012bc0 <_dtoa_r+0xb98>)
 80129b8:	4602      	mov	r2, r0
 80129ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80129be:	f7ff bb4a 	b.w	8012056 <_dtoa_r+0x2e>
 80129c2:	692a      	ldr	r2, [r5, #16]
 80129c4:	3202      	adds	r2, #2
 80129c6:	0092      	lsls	r2, r2, #2
 80129c8:	f105 010c 	add.w	r1, r5, #12
 80129cc:	300c      	adds	r0, #12
 80129ce:	f7ff fa94 	bl	8011efa <memcpy>
 80129d2:	2201      	movs	r2, #1
 80129d4:	4631      	mov	r1, r6
 80129d6:	4648      	mov	r0, r9
 80129d8:	f000 fbfc 	bl	80131d4 <__lshift>
 80129dc:	f10a 0301 	add.w	r3, sl, #1
 80129e0:	9300      	str	r3, [sp, #0]
 80129e2:	eb0a 030b 	add.w	r3, sl, fp
 80129e6:	9308      	str	r3, [sp, #32]
 80129e8:	9b04      	ldr	r3, [sp, #16]
 80129ea:	f003 0301 	and.w	r3, r3, #1
 80129ee:	462f      	mov	r7, r5
 80129f0:	9306      	str	r3, [sp, #24]
 80129f2:	4605      	mov	r5, r0
 80129f4:	9b00      	ldr	r3, [sp, #0]
 80129f6:	9802      	ldr	r0, [sp, #8]
 80129f8:	4621      	mov	r1, r4
 80129fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80129fe:	f7ff fa8a 	bl	8011f16 <quorem>
 8012a02:	4603      	mov	r3, r0
 8012a04:	3330      	adds	r3, #48	@ 0x30
 8012a06:	9003      	str	r0, [sp, #12]
 8012a08:	4639      	mov	r1, r7
 8012a0a:	9802      	ldr	r0, [sp, #8]
 8012a0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a0e:	f000 fc4d 	bl	80132ac <__mcmp>
 8012a12:	462a      	mov	r2, r5
 8012a14:	9004      	str	r0, [sp, #16]
 8012a16:	4621      	mov	r1, r4
 8012a18:	4648      	mov	r0, r9
 8012a1a:	f000 fc63 	bl	80132e4 <__mdiff>
 8012a1e:	68c2      	ldr	r2, [r0, #12]
 8012a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a22:	4606      	mov	r6, r0
 8012a24:	bb02      	cbnz	r2, 8012a68 <_dtoa_r+0xa40>
 8012a26:	4601      	mov	r1, r0
 8012a28:	9802      	ldr	r0, [sp, #8]
 8012a2a:	f000 fc3f 	bl	80132ac <__mcmp>
 8012a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a30:	4602      	mov	r2, r0
 8012a32:	4631      	mov	r1, r6
 8012a34:	4648      	mov	r0, r9
 8012a36:	920c      	str	r2, [sp, #48]	@ 0x30
 8012a38:	9309      	str	r3, [sp, #36]	@ 0x24
 8012a3a:	f000 fa05 	bl	8012e48 <_Bfree>
 8012a3e:	9b07      	ldr	r3, [sp, #28]
 8012a40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a42:	9e00      	ldr	r6, [sp, #0]
 8012a44:	ea42 0103 	orr.w	r1, r2, r3
 8012a48:	9b06      	ldr	r3, [sp, #24]
 8012a4a:	4319      	orrs	r1, r3
 8012a4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a4e:	d10d      	bne.n	8012a6c <_dtoa_r+0xa44>
 8012a50:	2b39      	cmp	r3, #57	@ 0x39
 8012a52:	d027      	beq.n	8012aa4 <_dtoa_r+0xa7c>
 8012a54:	9a04      	ldr	r2, [sp, #16]
 8012a56:	2a00      	cmp	r2, #0
 8012a58:	dd01      	ble.n	8012a5e <_dtoa_r+0xa36>
 8012a5a:	9b03      	ldr	r3, [sp, #12]
 8012a5c:	3331      	adds	r3, #49	@ 0x31
 8012a5e:	f88b 3000 	strb.w	r3, [fp]
 8012a62:	e52e      	b.n	80124c2 <_dtoa_r+0x49a>
 8012a64:	4628      	mov	r0, r5
 8012a66:	e7b9      	b.n	80129dc <_dtoa_r+0x9b4>
 8012a68:	2201      	movs	r2, #1
 8012a6a:	e7e2      	b.n	8012a32 <_dtoa_r+0xa0a>
 8012a6c:	9904      	ldr	r1, [sp, #16]
 8012a6e:	2900      	cmp	r1, #0
 8012a70:	db04      	blt.n	8012a7c <_dtoa_r+0xa54>
 8012a72:	9807      	ldr	r0, [sp, #28]
 8012a74:	4301      	orrs	r1, r0
 8012a76:	9806      	ldr	r0, [sp, #24]
 8012a78:	4301      	orrs	r1, r0
 8012a7a:	d120      	bne.n	8012abe <_dtoa_r+0xa96>
 8012a7c:	2a00      	cmp	r2, #0
 8012a7e:	ddee      	ble.n	8012a5e <_dtoa_r+0xa36>
 8012a80:	9902      	ldr	r1, [sp, #8]
 8012a82:	9300      	str	r3, [sp, #0]
 8012a84:	2201      	movs	r2, #1
 8012a86:	4648      	mov	r0, r9
 8012a88:	f000 fba4 	bl	80131d4 <__lshift>
 8012a8c:	4621      	mov	r1, r4
 8012a8e:	9002      	str	r0, [sp, #8]
 8012a90:	f000 fc0c 	bl	80132ac <__mcmp>
 8012a94:	2800      	cmp	r0, #0
 8012a96:	9b00      	ldr	r3, [sp, #0]
 8012a98:	dc02      	bgt.n	8012aa0 <_dtoa_r+0xa78>
 8012a9a:	d1e0      	bne.n	8012a5e <_dtoa_r+0xa36>
 8012a9c:	07da      	lsls	r2, r3, #31
 8012a9e:	d5de      	bpl.n	8012a5e <_dtoa_r+0xa36>
 8012aa0:	2b39      	cmp	r3, #57	@ 0x39
 8012aa2:	d1da      	bne.n	8012a5a <_dtoa_r+0xa32>
 8012aa4:	2339      	movs	r3, #57	@ 0x39
 8012aa6:	f88b 3000 	strb.w	r3, [fp]
 8012aaa:	4633      	mov	r3, r6
 8012aac:	461e      	mov	r6, r3
 8012aae:	3b01      	subs	r3, #1
 8012ab0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012ab4:	2a39      	cmp	r2, #57	@ 0x39
 8012ab6:	d04e      	beq.n	8012b56 <_dtoa_r+0xb2e>
 8012ab8:	3201      	adds	r2, #1
 8012aba:	701a      	strb	r2, [r3, #0]
 8012abc:	e501      	b.n	80124c2 <_dtoa_r+0x49a>
 8012abe:	2a00      	cmp	r2, #0
 8012ac0:	dd03      	ble.n	8012aca <_dtoa_r+0xaa2>
 8012ac2:	2b39      	cmp	r3, #57	@ 0x39
 8012ac4:	d0ee      	beq.n	8012aa4 <_dtoa_r+0xa7c>
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	e7c9      	b.n	8012a5e <_dtoa_r+0xa36>
 8012aca:	9a00      	ldr	r2, [sp, #0]
 8012acc:	9908      	ldr	r1, [sp, #32]
 8012ace:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012ad2:	428a      	cmp	r2, r1
 8012ad4:	d028      	beq.n	8012b28 <_dtoa_r+0xb00>
 8012ad6:	9902      	ldr	r1, [sp, #8]
 8012ad8:	2300      	movs	r3, #0
 8012ada:	220a      	movs	r2, #10
 8012adc:	4648      	mov	r0, r9
 8012ade:	f000 f9d5 	bl	8012e8c <__multadd>
 8012ae2:	42af      	cmp	r7, r5
 8012ae4:	9002      	str	r0, [sp, #8]
 8012ae6:	f04f 0300 	mov.w	r3, #0
 8012aea:	f04f 020a 	mov.w	r2, #10
 8012aee:	4639      	mov	r1, r7
 8012af0:	4648      	mov	r0, r9
 8012af2:	d107      	bne.n	8012b04 <_dtoa_r+0xadc>
 8012af4:	f000 f9ca 	bl	8012e8c <__multadd>
 8012af8:	4607      	mov	r7, r0
 8012afa:	4605      	mov	r5, r0
 8012afc:	9b00      	ldr	r3, [sp, #0]
 8012afe:	3301      	adds	r3, #1
 8012b00:	9300      	str	r3, [sp, #0]
 8012b02:	e777      	b.n	80129f4 <_dtoa_r+0x9cc>
 8012b04:	f000 f9c2 	bl	8012e8c <__multadd>
 8012b08:	4629      	mov	r1, r5
 8012b0a:	4607      	mov	r7, r0
 8012b0c:	2300      	movs	r3, #0
 8012b0e:	220a      	movs	r2, #10
 8012b10:	4648      	mov	r0, r9
 8012b12:	f000 f9bb 	bl	8012e8c <__multadd>
 8012b16:	4605      	mov	r5, r0
 8012b18:	e7f0      	b.n	8012afc <_dtoa_r+0xad4>
 8012b1a:	f1bb 0f00 	cmp.w	fp, #0
 8012b1e:	bfcc      	ite	gt
 8012b20:	465e      	movgt	r6, fp
 8012b22:	2601      	movle	r6, #1
 8012b24:	4456      	add	r6, sl
 8012b26:	2700      	movs	r7, #0
 8012b28:	9902      	ldr	r1, [sp, #8]
 8012b2a:	9300      	str	r3, [sp, #0]
 8012b2c:	2201      	movs	r2, #1
 8012b2e:	4648      	mov	r0, r9
 8012b30:	f000 fb50 	bl	80131d4 <__lshift>
 8012b34:	4621      	mov	r1, r4
 8012b36:	9002      	str	r0, [sp, #8]
 8012b38:	f000 fbb8 	bl	80132ac <__mcmp>
 8012b3c:	2800      	cmp	r0, #0
 8012b3e:	dcb4      	bgt.n	8012aaa <_dtoa_r+0xa82>
 8012b40:	d102      	bne.n	8012b48 <_dtoa_r+0xb20>
 8012b42:	9b00      	ldr	r3, [sp, #0]
 8012b44:	07db      	lsls	r3, r3, #31
 8012b46:	d4b0      	bmi.n	8012aaa <_dtoa_r+0xa82>
 8012b48:	4633      	mov	r3, r6
 8012b4a:	461e      	mov	r6, r3
 8012b4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b50:	2a30      	cmp	r2, #48	@ 0x30
 8012b52:	d0fa      	beq.n	8012b4a <_dtoa_r+0xb22>
 8012b54:	e4b5      	b.n	80124c2 <_dtoa_r+0x49a>
 8012b56:	459a      	cmp	sl, r3
 8012b58:	d1a8      	bne.n	8012aac <_dtoa_r+0xa84>
 8012b5a:	2331      	movs	r3, #49	@ 0x31
 8012b5c:	f108 0801 	add.w	r8, r8, #1
 8012b60:	f88a 3000 	strb.w	r3, [sl]
 8012b64:	e4ad      	b.n	80124c2 <_dtoa_r+0x49a>
 8012b66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012bc4 <_dtoa_r+0xb9c>
 8012b6c:	b11b      	cbz	r3, 8012b76 <_dtoa_r+0xb4e>
 8012b6e:	f10a 0308 	add.w	r3, sl, #8
 8012b72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012b74:	6013      	str	r3, [r2, #0]
 8012b76:	4650      	mov	r0, sl
 8012b78:	b017      	add	sp, #92	@ 0x5c
 8012b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b7e:	9b07      	ldr	r3, [sp, #28]
 8012b80:	2b01      	cmp	r3, #1
 8012b82:	f77f ae2e 	ble.w	80127e2 <_dtoa_r+0x7ba>
 8012b86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012b88:	9308      	str	r3, [sp, #32]
 8012b8a:	2001      	movs	r0, #1
 8012b8c:	e64d      	b.n	801282a <_dtoa_r+0x802>
 8012b8e:	f1bb 0f00 	cmp.w	fp, #0
 8012b92:	f77f aed9 	ble.w	8012948 <_dtoa_r+0x920>
 8012b96:	4656      	mov	r6, sl
 8012b98:	9802      	ldr	r0, [sp, #8]
 8012b9a:	4621      	mov	r1, r4
 8012b9c:	f7ff f9bb 	bl	8011f16 <quorem>
 8012ba0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012ba4:	f806 3b01 	strb.w	r3, [r6], #1
 8012ba8:	eba6 020a 	sub.w	r2, r6, sl
 8012bac:	4593      	cmp	fp, r2
 8012bae:	ddb4      	ble.n	8012b1a <_dtoa_r+0xaf2>
 8012bb0:	9902      	ldr	r1, [sp, #8]
 8012bb2:	2300      	movs	r3, #0
 8012bb4:	220a      	movs	r2, #10
 8012bb6:	4648      	mov	r0, r9
 8012bb8:	f000 f968 	bl	8012e8c <__multadd>
 8012bbc:	9002      	str	r0, [sp, #8]
 8012bbe:	e7eb      	b.n	8012b98 <_dtoa_r+0xb70>
 8012bc0:	08014404 	.word	0x08014404
 8012bc4:	08014388 	.word	0x08014388

08012bc8 <_free_r>:
 8012bc8:	b538      	push	{r3, r4, r5, lr}
 8012bca:	4605      	mov	r5, r0
 8012bcc:	2900      	cmp	r1, #0
 8012bce:	d041      	beq.n	8012c54 <_free_r+0x8c>
 8012bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012bd4:	1f0c      	subs	r4, r1, #4
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	bfb8      	it	lt
 8012bda:	18e4      	addlt	r4, r4, r3
 8012bdc:	f000 f8e8 	bl	8012db0 <__malloc_lock>
 8012be0:	4a1d      	ldr	r2, [pc, #116]	@ (8012c58 <_free_r+0x90>)
 8012be2:	6813      	ldr	r3, [r2, #0]
 8012be4:	b933      	cbnz	r3, 8012bf4 <_free_r+0x2c>
 8012be6:	6063      	str	r3, [r4, #4]
 8012be8:	6014      	str	r4, [r2, #0]
 8012bea:	4628      	mov	r0, r5
 8012bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012bf0:	f000 b8e4 	b.w	8012dbc <__malloc_unlock>
 8012bf4:	42a3      	cmp	r3, r4
 8012bf6:	d908      	bls.n	8012c0a <_free_r+0x42>
 8012bf8:	6820      	ldr	r0, [r4, #0]
 8012bfa:	1821      	adds	r1, r4, r0
 8012bfc:	428b      	cmp	r3, r1
 8012bfe:	bf01      	itttt	eq
 8012c00:	6819      	ldreq	r1, [r3, #0]
 8012c02:	685b      	ldreq	r3, [r3, #4]
 8012c04:	1809      	addeq	r1, r1, r0
 8012c06:	6021      	streq	r1, [r4, #0]
 8012c08:	e7ed      	b.n	8012be6 <_free_r+0x1e>
 8012c0a:	461a      	mov	r2, r3
 8012c0c:	685b      	ldr	r3, [r3, #4]
 8012c0e:	b10b      	cbz	r3, 8012c14 <_free_r+0x4c>
 8012c10:	42a3      	cmp	r3, r4
 8012c12:	d9fa      	bls.n	8012c0a <_free_r+0x42>
 8012c14:	6811      	ldr	r1, [r2, #0]
 8012c16:	1850      	adds	r0, r2, r1
 8012c18:	42a0      	cmp	r0, r4
 8012c1a:	d10b      	bne.n	8012c34 <_free_r+0x6c>
 8012c1c:	6820      	ldr	r0, [r4, #0]
 8012c1e:	4401      	add	r1, r0
 8012c20:	1850      	adds	r0, r2, r1
 8012c22:	4283      	cmp	r3, r0
 8012c24:	6011      	str	r1, [r2, #0]
 8012c26:	d1e0      	bne.n	8012bea <_free_r+0x22>
 8012c28:	6818      	ldr	r0, [r3, #0]
 8012c2a:	685b      	ldr	r3, [r3, #4]
 8012c2c:	6053      	str	r3, [r2, #4]
 8012c2e:	4408      	add	r0, r1
 8012c30:	6010      	str	r0, [r2, #0]
 8012c32:	e7da      	b.n	8012bea <_free_r+0x22>
 8012c34:	d902      	bls.n	8012c3c <_free_r+0x74>
 8012c36:	230c      	movs	r3, #12
 8012c38:	602b      	str	r3, [r5, #0]
 8012c3a:	e7d6      	b.n	8012bea <_free_r+0x22>
 8012c3c:	6820      	ldr	r0, [r4, #0]
 8012c3e:	1821      	adds	r1, r4, r0
 8012c40:	428b      	cmp	r3, r1
 8012c42:	bf04      	itt	eq
 8012c44:	6819      	ldreq	r1, [r3, #0]
 8012c46:	685b      	ldreq	r3, [r3, #4]
 8012c48:	6063      	str	r3, [r4, #4]
 8012c4a:	bf04      	itt	eq
 8012c4c:	1809      	addeq	r1, r1, r0
 8012c4e:	6021      	streq	r1, [r4, #0]
 8012c50:	6054      	str	r4, [r2, #4]
 8012c52:	e7ca      	b.n	8012bea <_free_r+0x22>
 8012c54:	bd38      	pop	{r3, r4, r5, pc}
 8012c56:	bf00      	nop
 8012c58:	20015890 	.word	0x20015890

08012c5c <malloc>:
 8012c5c:	4b02      	ldr	r3, [pc, #8]	@ (8012c68 <malloc+0xc>)
 8012c5e:	4601      	mov	r1, r0
 8012c60:	6818      	ldr	r0, [r3, #0]
 8012c62:	f000 b825 	b.w	8012cb0 <_malloc_r>
 8012c66:	bf00      	nop
 8012c68:	20000054 	.word	0x20000054

08012c6c <sbrk_aligned>:
 8012c6c:	b570      	push	{r4, r5, r6, lr}
 8012c6e:	4e0f      	ldr	r6, [pc, #60]	@ (8012cac <sbrk_aligned+0x40>)
 8012c70:	460c      	mov	r4, r1
 8012c72:	6831      	ldr	r1, [r6, #0]
 8012c74:	4605      	mov	r5, r0
 8012c76:	b911      	cbnz	r1, 8012c7e <sbrk_aligned+0x12>
 8012c78:	f000 fffa 	bl	8013c70 <_sbrk_r>
 8012c7c:	6030      	str	r0, [r6, #0]
 8012c7e:	4621      	mov	r1, r4
 8012c80:	4628      	mov	r0, r5
 8012c82:	f000 fff5 	bl	8013c70 <_sbrk_r>
 8012c86:	1c43      	adds	r3, r0, #1
 8012c88:	d103      	bne.n	8012c92 <sbrk_aligned+0x26>
 8012c8a:	f04f 34ff 	mov.w	r4, #4294967295
 8012c8e:	4620      	mov	r0, r4
 8012c90:	bd70      	pop	{r4, r5, r6, pc}
 8012c92:	1cc4      	adds	r4, r0, #3
 8012c94:	f024 0403 	bic.w	r4, r4, #3
 8012c98:	42a0      	cmp	r0, r4
 8012c9a:	d0f8      	beq.n	8012c8e <sbrk_aligned+0x22>
 8012c9c:	1a21      	subs	r1, r4, r0
 8012c9e:	4628      	mov	r0, r5
 8012ca0:	f000 ffe6 	bl	8013c70 <_sbrk_r>
 8012ca4:	3001      	adds	r0, #1
 8012ca6:	d1f2      	bne.n	8012c8e <sbrk_aligned+0x22>
 8012ca8:	e7ef      	b.n	8012c8a <sbrk_aligned+0x1e>
 8012caa:	bf00      	nop
 8012cac:	2001588c 	.word	0x2001588c

08012cb0 <_malloc_r>:
 8012cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cb4:	1ccd      	adds	r5, r1, #3
 8012cb6:	f025 0503 	bic.w	r5, r5, #3
 8012cba:	3508      	adds	r5, #8
 8012cbc:	2d0c      	cmp	r5, #12
 8012cbe:	bf38      	it	cc
 8012cc0:	250c      	movcc	r5, #12
 8012cc2:	2d00      	cmp	r5, #0
 8012cc4:	4606      	mov	r6, r0
 8012cc6:	db01      	blt.n	8012ccc <_malloc_r+0x1c>
 8012cc8:	42a9      	cmp	r1, r5
 8012cca:	d904      	bls.n	8012cd6 <_malloc_r+0x26>
 8012ccc:	230c      	movs	r3, #12
 8012cce:	6033      	str	r3, [r6, #0]
 8012cd0:	2000      	movs	r0, #0
 8012cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012cd6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012dac <_malloc_r+0xfc>
 8012cda:	f000 f869 	bl	8012db0 <__malloc_lock>
 8012cde:	f8d8 3000 	ldr.w	r3, [r8]
 8012ce2:	461c      	mov	r4, r3
 8012ce4:	bb44      	cbnz	r4, 8012d38 <_malloc_r+0x88>
 8012ce6:	4629      	mov	r1, r5
 8012ce8:	4630      	mov	r0, r6
 8012cea:	f7ff ffbf 	bl	8012c6c <sbrk_aligned>
 8012cee:	1c43      	adds	r3, r0, #1
 8012cf0:	4604      	mov	r4, r0
 8012cf2:	d158      	bne.n	8012da6 <_malloc_r+0xf6>
 8012cf4:	f8d8 4000 	ldr.w	r4, [r8]
 8012cf8:	4627      	mov	r7, r4
 8012cfa:	2f00      	cmp	r7, #0
 8012cfc:	d143      	bne.n	8012d86 <_malloc_r+0xd6>
 8012cfe:	2c00      	cmp	r4, #0
 8012d00:	d04b      	beq.n	8012d9a <_malloc_r+0xea>
 8012d02:	6823      	ldr	r3, [r4, #0]
 8012d04:	4639      	mov	r1, r7
 8012d06:	4630      	mov	r0, r6
 8012d08:	eb04 0903 	add.w	r9, r4, r3
 8012d0c:	f000 ffb0 	bl	8013c70 <_sbrk_r>
 8012d10:	4581      	cmp	r9, r0
 8012d12:	d142      	bne.n	8012d9a <_malloc_r+0xea>
 8012d14:	6821      	ldr	r1, [r4, #0]
 8012d16:	1a6d      	subs	r5, r5, r1
 8012d18:	4629      	mov	r1, r5
 8012d1a:	4630      	mov	r0, r6
 8012d1c:	f7ff ffa6 	bl	8012c6c <sbrk_aligned>
 8012d20:	3001      	adds	r0, #1
 8012d22:	d03a      	beq.n	8012d9a <_malloc_r+0xea>
 8012d24:	6823      	ldr	r3, [r4, #0]
 8012d26:	442b      	add	r3, r5
 8012d28:	6023      	str	r3, [r4, #0]
 8012d2a:	f8d8 3000 	ldr.w	r3, [r8]
 8012d2e:	685a      	ldr	r2, [r3, #4]
 8012d30:	bb62      	cbnz	r2, 8012d8c <_malloc_r+0xdc>
 8012d32:	f8c8 7000 	str.w	r7, [r8]
 8012d36:	e00f      	b.n	8012d58 <_malloc_r+0xa8>
 8012d38:	6822      	ldr	r2, [r4, #0]
 8012d3a:	1b52      	subs	r2, r2, r5
 8012d3c:	d420      	bmi.n	8012d80 <_malloc_r+0xd0>
 8012d3e:	2a0b      	cmp	r2, #11
 8012d40:	d917      	bls.n	8012d72 <_malloc_r+0xc2>
 8012d42:	1961      	adds	r1, r4, r5
 8012d44:	42a3      	cmp	r3, r4
 8012d46:	6025      	str	r5, [r4, #0]
 8012d48:	bf18      	it	ne
 8012d4a:	6059      	strne	r1, [r3, #4]
 8012d4c:	6863      	ldr	r3, [r4, #4]
 8012d4e:	bf08      	it	eq
 8012d50:	f8c8 1000 	streq.w	r1, [r8]
 8012d54:	5162      	str	r2, [r4, r5]
 8012d56:	604b      	str	r3, [r1, #4]
 8012d58:	4630      	mov	r0, r6
 8012d5a:	f000 f82f 	bl	8012dbc <__malloc_unlock>
 8012d5e:	f104 000b 	add.w	r0, r4, #11
 8012d62:	1d23      	adds	r3, r4, #4
 8012d64:	f020 0007 	bic.w	r0, r0, #7
 8012d68:	1ac2      	subs	r2, r0, r3
 8012d6a:	bf1c      	itt	ne
 8012d6c:	1a1b      	subne	r3, r3, r0
 8012d6e:	50a3      	strne	r3, [r4, r2]
 8012d70:	e7af      	b.n	8012cd2 <_malloc_r+0x22>
 8012d72:	6862      	ldr	r2, [r4, #4]
 8012d74:	42a3      	cmp	r3, r4
 8012d76:	bf0c      	ite	eq
 8012d78:	f8c8 2000 	streq.w	r2, [r8]
 8012d7c:	605a      	strne	r2, [r3, #4]
 8012d7e:	e7eb      	b.n	8012d58 <_malloc_r+0xa8>
 8012d80:	4623      	mov	r3, r4
 8012d82:	6864      	ldr	r4, [r4, #4]
 8012d84:	e7ae      	b.n	8012ce4 <_malloc_r+0x34>
 8012d86:	463c      	mov	r4, r7
 8012d88:	687f      	ldr	r7, [r7, #4]
 8012d8a:	e7b6      	b.n	8012cfa <_malloc_r+0x4a>
 8012d8c:	461a      	mov	r2, r3
 8012d8e:	685b      	ldr	r3, [r3, #4]
 8012d90:	42a3      	cmp	r3, r4
 8012d92:	d1fb      	bne.n	8012d8c <_malloc_r+0xdc>
 8012d94:	2300      	movs	r3, #0
 8012d96:	6053      	str	r3, [r2, #4]
 8012d98:	e7de      	b.n	8012d58 <_malloc_r+0xa8>
 8012d9a:	230c      	movs	r3, #12
 8012d9c:	6033      	str	r3, [r6, #0]
 8012d9e:	4630      	mov	r0, r6
 8012da0:	f000 f80c 	bl	8012dbc <__malloc_unlock>
 8012da4:	e794      	b.n	8012cd0 <_malloc_r+0x20>
 8012da6:	6005      	str	r5, [r0, #0]
 8012da8:	e7d6      	b.n	8012d58 <_malloc_r+0xa8>
 8012daa:	bf00      	nop
 8012dac:	20015890 	.word	0x20015890

08012db0 <__malloc_lock>:
 8012db0:	4801      	ldr	r0, [pc, #4]	@ (8012db8 <__malloc_lock+0x8>)
 8012db2:	f7ff b8a0 	b.w	8011ef6 <__retarget_lock_acquire_recursive>
 8012db6:	bf00      	nop
 8012db8:	20015888 	.word	0x20015888

08012dbc <__malloc_unlock>:
 8012dbc:	4801      	ldr	r0, [pc, #4]	@ (8012dc4 <__malloc_unlock+0x8>)
 8012dbe:	f7ff b89b 	b.w	8011ef8 <__retarget_lock_release_recursive>
 8012dc2:	bf00      	nop
 8012dc4:	20015888 	.word	0x20015888

08012dc8 <_Balloc>:
 8012dc8:	b570      	push	{r4, r5, r6, lr}
 8012dca:	69c6      	ldr	r6, [r0, #28]
 8012dcc:	4604      	mov	r4, r0
 8012dce:	460d      	mov	r5, r1
 8012dd0:	b976      	cbnz	r6, 8012df0 <_Balloc+0x28>
 8012dd2:	2010      	movs	r0, #16
 8012dd4:	f7ff ff42 	bl	8012c5c <malloc>
 8012dd8:	4602      	mov	r2, r0
 8012dda:	61e0      	str	r0, [r4, #28]
 8012ddc:	b920      	cbnz	r0, 8012de8 <_Balloc+0x20>
 8012dde:	4b18      	ldr	r3, [pc, #96]	@ (8012e40 <_Balloc+0x78>)
 8012de0:	4818      	ldr	r0, [pc, #96]	@ (8012e44 <_Balloc+0x7c>)
 8012de2:	216b      	movs	r1, #107	@ 0x6b
 8012de4:	f000 ff54 	bl	8013c90 <__assert_func>
 8012de8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012dec:	6006      	str	r6, [r0, #0]
 8012dee:	60c6      	str	r6, [r0, #12]
 8012df0:	69e6      	ldr	r6, [r4, #28]
 8012df2:	68f3      	ldr	r3, [r6, #12]
 8012df4:	b183      	cbz	r3, 8012e18 <_Balloc+0x50>
 8012df6:	69e3      	ldr	r3, [r4, #28]
 8012df8:	68db      	ldr	r3, [r3, #12]
 8012dfa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012dfe:	b9b8      	cbnz	r0, 8012e30 <_Balloc+0x68>
 8012e00:	2101      	movs	r1, #1
 8012e02:	fa01 f605 	lsl.w	r6, r1, r5
 8012e06:	1d72      	adds	r2, r6, #5
 8012e08:	0092      	lsls	r2, r2, #2
 8012e0a:	4620      	mov	r0, r4
 8012e0c:	f000 ff5e 	bl	8013ccc <_calloc_r>
 8012e10:	b160      	cbz	r0, 8012e2c <_Balloc+0x64>
 8012e12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012e16:	e00e      	b.n	8012e36 <_Balloc+0x6e>
 8012e18:	2221      	movs	r2, #33	@ 0x21
 8012e1a:	2104      	movs	r1, #4
 8012e1c:	4620      	mov	r0, r4
 8012e1e:	f000 ff55 	bl	8013ccc <_calloc_r>
 8012e22:	69e3      	ldr	r3, [r4, #28]
 8012e24:	60f0      	str	r0, [r6, #12]
 8012e26:	68db      	ldr	r3, [r3, #12]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d1e4      	bne.n	8012df6 <_Balloc+0x2e>
 8012e2c:	2000      	movs	r0, #0
 8012e2e:	bd70      	pop	{r4, r5, r6, pc}
 8012e30:	6802      	ldr	r2, [r0, #0]
 8012e32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e36:	2300      	movs	r3, #0
 8012e38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012e3c:	e7f7      	b.n	8012e2e <_Balloc+0x66>
 8012e3e:	bf00      	nop
 8012e40:	08014395 	.word	0x08014395
 8012e44:	08014415 	.word	0x08014415

08012e48 <_Bfree>:
 8012e48:	b570      	push	{r4, r5, r6, lr}
 8012e4a:	69c6      	ldr	r6, [r0, #28]
 8012e4c:	4605      	mov	r5, r0
 8012e4e:	460c      	mov	r4, r1
 8012e50:	b976      	cbnz	r6, 8012e70 <_Bfree+0x28>
 8012e52:	2010      	movs	r0, #16
 8012e54:	f7ff ff02 	bl	8012c5c <malloc>
 8012e58:	4602      	mov	r2, r0
 8012e5a:	61e8      	str	r0, [r5, #28]
 8012e5c:	b920      	cbnz	r0, 8012e68 <_Bfree+0x20>
 8012e5e:	4b09      	ldr	r3, [pc, #36]	@ (8012e84 <_Bfree+0x3c>)
 8012e60:	4809      	ldr	r0, [pc, #36]	@ (8012e88 <_Bfree+0x40>)
 8012e62:	218f      	movs	r1, #143	@ 0x8f
 8012e64:	f000 ff14 	bl	8013c90 <__assert_func>
 8012e68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012e6c:	6006      	str	r6, [r0, #0]
 8012e6e:	60c6      	str	r6, [r0, #12]
 8012e70:	b13c      	cbz	r4, 8012e82 <_Bfree+0x3a>
 8012e72:	69eb      	ldr	r3, [r5, #28]
 8012e74:	6862      	ldr	r2, [r4, #4]
 8012e76:	68db      	ldr	r3, [r3, #12]
 8012e78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012e7c:	6021      	str	r1, [r4, #0]
 8012e7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012e82:	bd70      	pop	{r4, r5, r6, pc}
 8012e84:	08014395 	.word	0x08014395
 8012e88:	08014415 	.word	0x08014415

08012e8c <__multadd>:
 8012e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e90:	690d      	ldr	r5, [r1, #16]
 8012e92:	4607      	mov	r7, r0
 8012e94:	460c      	mov	r4, r1
 8012e96:	461e      	mov	r6, r3
 8012e98:	f101 0c14 	add.w	ip, r1, #20
 8012e9c:	2000      	movs	r0, #0
 8012e9e:	f8dc 3000 	ldr.w	r3, [ip]
 8012ea2:	b299      	uxth	r1, r3
 8012ea4:	fb02 6101 	mla	r1, r2, r1, r6
 8012ea8:	0c1e      	lsrs	r6, r3, #16
 8012eaa:	0c0b      	lsrs	r3, r1, #16
 8012eac:	fb02 3306 	mla	r3, r2, r6, r3
 8012eb0:	b289      	uxth	r1, r1
 8012eb2:	3001      	adds	r0, #1
 8012eb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012eb8:	4285      	cmp	r5, r0
 8012eba:	f84c 1b04 	str.w	r1, [ip], #4
 8012ebe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012ec2:	dcec      	bgt.n	8012e9e <__multadd+0x12>
 8012ec4:	b30e      	cbz	r6, 8012f0a <__multadd+0x7e>
 8012ec6:	68a3      	ldr	r3, [r4, #8]
 8012ec8:	42ab      	cmp	r3, r5
 8012eca:	dc19      	bgt.n	8012f00 <__multadd+0x74>
 8012ecc:	6861      	ldr	r1, [r4, #4]
 8012ece:	4638      	mov	r0, r7
 8012ed0:	3101      	adds	r1, #1
 8012ed2:	f7ff ff79 	bl	8012dc8 <_Balloc>
 8012ed6:	4680      	mov	r8, r0
 8012ed8:	b928      	cbnz	r0, 8012ee6 <__multadd+0x5a>
 8012eda:	4602      	mov	r2, r0
 8012edc:	4b0c      	ldr	r3, [pc, #48]	@ (8012f10 <__multadd+0x84>)
 8012ede:	480d      	ldr	r0, [pc, #52]	@ (8012f14 <__multadd+0x88>)
 8012ee0:	21ba      	movs	r1, #186	@ 0xba
 8012ee2:	f000 fed5 	bl	8013c90 <__assert_func>
 8012ee6:	6922      	ldr	r2, [r4, #16]
 8012ee8:	3202      	adds	r2, #2
 8012eea:	f104 010c 	add.w	r1, r4, #12
 8012eee:	0092      	lsls	r2, r2, #2
 8012ef0:	300c      	adds	r0, #12
 8012ef2:	f7ff f802 	bl	8011efa <memcpy>
 8012ef6:	4621      	mov	r1, r4
 8012ef8:	4638      	mov	r0, r7
 8012efa:	f7ff ffa5 	bl	8012e48 <_Bfree>
 8012efe:	4644      	mov	r4, r8
 8012f00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012f04:	3501      	adds	r5, #1
 8012f06:	615e      	str	r6, [r3, #20]
 8012f08:	6125      	str	r5, [r4, #16]
 8012f0a:	4620      	mov	r0, r4
 8012f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f10:	08014404 	.word	0x08014404
 8012f14:	08014415 	.word	0x08014415

08012f18 <__hi0bits>:
 8012f18:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	bf36      	itet	cc
 8012f20:	0403      	lslcc	r3, r0, #16
 8012f22:	2000      	movcs	r0, #0
 8012f24:	2010      	movcc	r0, #16
 8012f26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012f2a:	bf3c      	itt	cc
 8012f2c:	021b      	lslcc	r3, r3, #8
 8012f2e:	3008      	addcc	r0, #8
 8012f30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012f34:	bf3c      	itt	cc
 8012f36:	011b      	lslcc	r3, r3, #4
 8012f38:	3004      	addcc	r0, #4
 8012f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012f3e:	bf3c      	itt	cc
 8012f40:	009b      	lslcc	r3, r3, #2
 8012f42:	3002      	addcc	r0, #2
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	db05      	blt.n	8012f54 <__hi0bits+0x3c>
 8012f48:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012f4c:	f100 0001 	add.w	r0, r0, #1
 8012f50:	bf08      	it	eq
 8012f52:	2020      	moveq	r0, #32
 8012f54:	4770      	bx	lr

08012f56 <__lo0bits>:
 8012f56:	6803      	ldr	r3, [r0, #0]
 8012f58:	4602      	mov	r2, r0
 8012f5a:	f013 0007 	ands.w	r0, r3, #7
 8012f5e:	d00b      	beq.n	8012f78 <__lo0bits+0x22>
 8012f60:	07d9      	lsls	r1, r3, #31
 8012f62:	d421      	bmi.n	8012fa8 <__lo0bits+0x52>
 8012f64:	0798      	lsls	r0, r3, #30
 8012f66:	bf49      	itett	mi
 8012f68:	085b      	lsrmi	r3, r3, #1
 8012f6a:	089b      	lsrpl	r3, r3, #2
 8012f6c:	2001      	movmi	r0, #1
 8012f6e:	6013      	strmi	r3, [r2, #0]
 8012f70:	bf5c      	itt	pl
 8012f72:	6013      	strpl	r3, [r2, #0]
 8012f74:	2002      	movpl	r0, #2
 8012f76:	4770      	bx	lr
 8012f78:	b299      	uxth	r1, r3
 8012f7a:	b909      	cbnz	r1, 8012f80 <__lo0bits+0x2a>
 8012f7c:	0c1b      	lsrs	r3, r3, #16
 8012f7e:	2010      	movs	r0, #16
 8012f80:	b2d9      	uxtb	r1, r3
 8012f82:	b909      	cbnz	r1, 8012f88 <__lo0bits+0x32>
 8012f84:	3008      	adds	r0, #8
 8012f86:	0a1b      	lsrs	r3, r3, #8
 8012f88:	0719      	lsls	r1, r3, #28
 8012f8a:	bf04      	itt	eq
 8012f8c:	091b      	lsreq	r3, r3, #4
 8012f8e:	3004      	addeq	r0, #4
 8012f90:	0799      	lsls	r1, r3, #30
 8012f92:	bf04      	itt	eq
 8012f94:	089b      	lsreq	r3, r3, #2
 8012f96:	3002      	addeq	r0, #2
 8012f98:	07d9      	lsls	r1, r3, #31
 8012f9a:	d403      	bmi.n	8012fa4 <__lo0bits+0x4e>
 8012f9c:	085b      	lsrs	r3, r3, #1
 8012f9e:	f100 0001 	add.w	r0, r0, #1
 8012fa2:	d003      	beq.n	8012fac <__lo0bits+0x56>
 8012fa4:	6013      	str	r3, [r2, #0]
 8012fa6:	4770      	bx	lr
 8012fa8:	2000      	movs	r0, #0
 8012faa:	4770      	bx	lr
 8012fac:	2020      	movs	r0, #32
 8012fae:	4770      	bx	lr

08012fb0 <__i2b>:
 8012fb0:	b510      	push	{r4, lr}
 8012fb2:	460c      	mov	r4, r1
 8012fb4:	2101      	movs	r1, #1
 8012fb6:	f7ff ff07 	bl	8012dc8 <_Balloc>
 8012fba:	4602      	mov	r2, r0
 8012fbc:	b928      	cbnz	r0, 8012fca <__i2b+0x1a>
 8012fbe:	4b05      	ldr	r3, [pc, #20]	@ (8012fd4 <__i2b+0x24>)
 8012fc0:	4805      	ldr	r0, [pc, #20]	@ (8012fd8 <__i2b+0x28>)
 8012fc2:	f240 1145 	movw	r1, #325	@ 0x145
 8012fc6:	f000 fe63 	bl	8013c90 <__assert_func>
 8012fca:	2301      	movs	r3, #1
 8012fcc:	6144      	str	r4, [r0, #20]
 8012fce:	6103      	str	r3, [r0, #16]
 8012fd0:	bd10      	pop	{r4, pc}
 8012fd2:	bf00      	nop
 8012fd4:	08014404 	.word	0x08014404
 8012fd8:	08014415 	.word	0x08014415

08012fdc <__multiply>:
 8012fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fe0:	4617      	mov	r7, r2
 8012fe2:	690a      	ldr	r2, [r1, #16]
 8012fe4:	693b      	ldr	r3, [r7, #16]
 8012fe6:	429a      	cmp	r2, r3
 8012fe8:	bfa8      	it	ge
 8012fea:	463b      	movge	r3, r7
 8012fec:	4689      	mov	r9, r1
 8012fee:	bfa4      	itt	ge
 8012ff0:	460f      	movge	r7, r1
 8012ff2:	4699      	movge	r9, r3
 8012ff4:	693d      	ldr	r5, [r7, #16]
 8012ff6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012ffa:	68bb      	ldr	r3, [r7, #8]
 8012ffc:	6879      	ldr	r1, [r7, #4]
 8012ffe:	eb05 060a 	add.w	r6, r5, sl
 8013002:	42b3      	cmp	r3, r6
 8013004:	b085      	sub	sp, #20
 8013006:	bfb8      	it	lt
 8013008:	3101      	addlt	r1, #1
 801300a:	f7ff fedd 	bl	8012dc8 <_Balloc>
 801300e:	b930      	cbnz	r0, 801301e <__multiply+0x42>
 8013010:	4602      	mov	r2, r0
 8013012:	4b41      	ldr	r3, [pc, #260]	@ (8013118 <__multiply+0x13c>)
 8013014:	4841      	ldr	r0, [pc, #260]	@ (801311c <__multiply+0x140>)
 8013016:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801301a:	f000 fe39 	bl	8013c90 <__assert_func>
 801301e:	f100 0414 	add.w	r4, r0, #20
 8013022:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013026:	4623      	mov	r3, r4
 8013028:	2200      	movs	r2, #0
 801302a:	4573      	cmp	r3, lr
 801302c:	d320      	bcc.n	8013070 <__multiply+0x94>
 801302e:	f107 0814 	add.w	r8, r7, #20
 8013032:	f109 0114 	add.w	r1, r9, #20
 8013036:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801303a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801303e:	9302      	str	r3, [sp, #8]
 8013040:	1beb      	subs	r3, r5, r7
 8013042:	3b15      	subs	r3, #21
 8013044:	f023 0303 	bic.w	r3, r3, #3
 8013048:	3304      	adds	r3, #4
 801304a:	3715      	adds	r7, #21
 801304c:	42bd      	cmp	r5, r7
 801304e:	bf38      	it	cc
 8013050:	2304      	movcc	r3, #4
 8013052:	9301      	str	r3, [sp, #4]
 8013054:	9b02      	ldr	r3, [sp, #8]
 8013056:	9103      	str	r1, [sp, #12]
 8013058:	428b      	cmp	r3, r1
 801305a:	d80c      	bhi.n	8013076 <__multiply+0x9a>
 801305c:	2e00      	cmp	r6, #0
 801305e:	dd03      	ble.n	8013068 <__multiply+0x8c>
 8013060:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013064:	2b00      	cmp	r3, #0
 8013066:	d055      	beq.n	8013114 <__multiply+0x138>
 8013068:	6106      	str	r6, [r0, #16]
 801306a:	b005      	add	sp, #20
 801306c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013070:	f843 2b04 	str.w	r2, [r3], #4
 8013074:	e7d9      	b.n	801302a <__multiply+0x4e>
 8013076:	f8b1 a000 	ldrh.w	sl, [r1]
 801307a:	f1ba 0f00 	cmp.w	sl, #0
 801307e:	d01f      	beq.n	80130c0 <__multiply+0xe4>
 8013080:	46c4      	mov	ip, r8
 8013082:	46a1      	mov	r9, r4
 8013084:	2700      	movs	r7, #0
 8013086:	f85c 2b04 	ldr.w	r2, [ip], #4
 801308a:	f8d9 3000 	ldr.w	r3, [r9]
 801308e:	fa1f fb82 	uxth.w	fp, r2
 8013092:	b29b      	uxth	r3, r3
 8013094:	fb0a 330b 	mla	r3, sl, fp, r3
 8013098:	443b      	add	r3, r7
 801309a:	f8d9 7000 	ldr.w	r7, [r9]
 801309e:	0c12      	lsrs	r2, r2, #16
 80130a0:	0c3f      	lsrs	r7, r7, #16
 80130a2:	fb0a 7202 	mla	r2, sl, r2, r7
 80130a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80130aa:	b29b      	uxth	r3, r3
 80130ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80130b0:	4565      	cmp	r5, ip
 80130b2:	f849 3b04 	str.w	r3, [r9], #4
 80130b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80130ba:	d8e4      	bhi.n	8013086 <__multiply+0xaa>
 80130bc:	9b01      	ldr	r3, [sp, #4]
 80130be:	50e7      	str	r7, [r4, r3]
 80130c0:	9b03      	ldr	r3, [sp, #12]
 80130c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80130c6:	3104      	adds	r1, #4
 80130c8:	f1b9 0f00 	cmp.w	r9, #0
 80130cc:	d020      	beq.n	8013110 <__multiply+0x134>
 80130ce:	6823      	ldr	r3, [r4, #0]
 80130d0:	4647      	mov	r7, r8
 80130d2:	46a4      	mov	ip, r4
 80130d4:	f04f 0a00 	mov.w	sl, #0
 80130d8:	f8b7 b000 	ldrh.w	fp, [r7]
 80130dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80130e0:	fb09 220b 	mla	r2, r9, fp, r2
 80130e4:	4452      	add	r2, sl
 80130e6:	b29b      	uxth	r3, r3
 80130e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80130ec:	f84c 3b04 	str.w	r3, [ip], #4
 80130f0:	f857 3b04 	ldr.w	r3, [r7], #4
 80130f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80130f8:	f8bc 3000 	ldrh.w	r3, [ip]
 80130fc:	fb09 330a 	mla	r3, r9, sl, r3
 8013100:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013104:	42bd      	cmp	r5, r7
 8013106:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801310a:	d8e5      	bhi.n	80130d8 <__multiply+0xfc>
 801310c:	9a01      	ldr	r2, [sp, #4]
 801310e:	50a3      	str	r3, [r4, r2]
 8013110:	3404      	adds	r4, #4
 8013112:	e79f      	b.n	8013054 <__multiply+0x78>
 8013114:	3e01      	subs	r6, #1
 8013116:	e7a1      	b.n	801305c <__multiply+0x80>
 8013118:	08014404 	.word	0x08014404
 801311c:	08014415 	.word	0x08014415

08013120 <__pow5mult>:
 8013120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013124:	4615      	mov	r5, r2
 8013126:	f012 0203 	ands.w	r2, r2, #3
 801312a:	4607      	mov	r7, r0
 801312c:	460e      	mov	r6, r1
 801312e:	d007      	beq.n	8013140 <__pow5mult+0x20>
 8013130:	4c25      	ldr	r4, [pc, #148]	@ (80131c8 <__pow5mult+0xa8>)
 8013132:	3a01      	subs	r2, #1
 8013134:	2300      	movs	r3, #0
 8013136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801313a:	f7ff fea7 	bl	8012e8c <__multadd>
 801313e:	4606      	mov	r6, r0
 8013140:	10ad      	asrs	r5, r5, #2
 8013142:	d03d      	beq.n	80131c0 <__pow5mult+0xa0>
 8013144:	69fc      	ldr	r4, [r7, #28]
 8013146:	b97c      	cbnz	r4, 8013168 <__pow5mult+0x48>
 8013148:	2010      	movs	r0, #16
 801314a:	f7ff fd87 	bl	8012c5c <malloc>
 801314e:	4602      	mov	r2, r0
 8013150:	61f8      	str	r0, [r7, #28]
 8013152:	b928      	cbnz	r0, 8013160 <__pow5mult+0x40>
 8013154:	4b1d      	ldr	r3, [pc, #116]	@ (80131cc <__pow5mult+0xac>)
 8013156:	481e      	ldr	r0, [pc, #120]	@ (80131d0 <__pow5mult+0xb0>)
 8013158:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801315c:	f000 fd98 	bl	8013c90 <__assert_func>
 8013160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013164:	6004      	str	r4, [r0, #0]
 8013166:	60c4      	str	r4, [r0, #12]
 8013168:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801316c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013170:	b94c      	cbnz	r4, 8013186 <__pow5mult+0x66>
 8013172:	f240 2171 	movw	r1, #625	@ 0x271
 8013176:	4638      	mov	r0, r7
 8013178:	f7ff ff1a 	bl	8012fb0 <__i2b>
 801317c:	2300      	movs	r3, #0
 801317e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013182:	4604      	mov	r4, r0
 8013184:	6003      	str	r3, [r0, #0]
 8013186:	f04f 0900 	mov.w	r9, #0
 801318a:	07eb      	lsls	r3, r5, #31
 801318c:	d50a      	bpl.n	80131a4 <__pow5mult+0x84>
 801318e:	4631      	mov	r1, r6
 8013190:	4622      	mov	r2, r4
 8013192:	4638      	mov	r0, r7
 8013194:	f7ff ff22 	bl	8012fdc <__multiply>
 8013198:	4631      	mov	r1, r6
 801319a:	4680      	mov	r8, r0
 801319c:	4638      	mov	r0, r7
 801319e:	f7ff fe53 	bl	8012e48 <_Bfree>
 80131a2:	4646      	mov	r6, r8
 80131a4:	106d      	asrs	r5, r5, #1
 80131a6:	d00b      	beq.n	80131c0 <__pow5mult+0xa0>
 80131a8:	6820      	ldr	r0, [r4, #0]
 80131aa:	b938      	cbnz	r0, 80131bc <__pow5mult+0x9c>
 80131ac:	4622      	mov	r2, r4
 80131ae:	4621      	mov	r1, r4
 80131b0:	4638      	mov	r0, r7
 80131b2:	f7ff ff13 	bl	8012fdc <__multiply>
 80131b6:	6020      	str	r0, [r4, #0]
 80131b8:	f8c0 9000 	str.w	r9, [r0]
 80131bc:	4604      	mov	r4, r0
 80131be:	e7e4      	b.n	801318a <__pow5mult+0x6a>
 80131c0:	4630      	mov	r0, r6
 80131c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131c6:	bf00      	nop
 80131c8:	080144c8 	.word	0x080144c8
 80131cc:	08014395 	.word	0x08014395
 80131d0:	08014415 	.word	0x08014415

080131d4 <__lshift>:
 80131d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131d8:	460c      	mov	r4, r1
 80131da:	6849      	ldr	r1, [r1, #4]
 80131dc:	6923      	ldr	r3, [r4, #16]
 80131de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80131e2:	68a3      	ldr	r3, [r4, #8]
 80131e4:	4607      	mov	r7, r0
 80131e6:	4691      	mov	r9, r2
 80131e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80131ec:	f108 0601 	add.w	r6, r8, #1
 80131f0:	42b3      	cmp	r3, r6
 80131f2:	db0b      	blt.n	801320c <__lshift+0x38>
 80131f4:	4638      	mov	r0, r7
 80131f6:	f7ff fde7 	bl	8012dc8 <_Balloc>
 80131fa:	4605      	mov	r5, r0
 80131fc:	b948      	cbnz	r0, 8013212 <__lshift+0x3e>
 80131fe:	4602      	mov	r2, r0
 8013200:	4b28      	ldr	r3, [pc, #160]	@ (80132a4 <__lshift+0xd0>)
 8013202:	4829      	ldr	r0, [pc, #164]	@ (80132a8 <__lshift+0xd4>)
 8013204:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013208:	f000 fd42 	bl	8013c90 <__assert_func>
 801320c:	3101      	adds	r1, #1
 801320e:	005b      	lsls	r3, r3, #1
 8013210:	e7ee      	b.n	80131f0 <__lshift+0x1c>
 8013212:	2300      	movs	r3, #0
 8013214:	f100 0114 	add.w	r1, r0, #20
 8013218:	f100 0210 	add.w	r2, r0, #16
 801321c:	4618      	mov	r0, r3
 801321e:	4553      	cmp	r3, sl
 8013220:	db33      	blt.n	801328a <__lshift+0xb6>
 8013222:	6920      	ldr	r0, [r4, #16]
 8013224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013228:	f104 0314 	add.w	r3, r4, #20
 801322c:	f019 091f 	ands.w	r9, r9, #31
 8013230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013238:	d02b      	beq.n	8013292 <__lshift+0xbe>
 801323a:	f1c9 0e20 	rsb	lr, r9, #32
 801323e:	468a      	mov	sl, r1
 8013240:	2200      	movs	r2, #0
 8013242:	6818      	ldr	r0, [r3, #0]
 8013244:	fa00 f009 	lsl.w	r0, r0, r9
 8013248:	4310      	orrs	r0, r2
 801324a:	f84a 0b04 	str.w	r0, [sl], #4
 801324e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013252:	459c      	cmp	ip, r3
 8013254:	fa22 f20e 	lsr.w	r2, r2, lr
 8013258:	d8f3      	bhi.n	8013242 <__lshift+0x6e>
 801325a:	ebac 0304 	sub.w	r3, ip, r4
 801325e:	3b15      	subs	r3, #21
 8013260:	f023 0303 	bic.w	r3, r3, #3
 8013264:	3304      	adds	r3, #4
 8013266:	f104 0015 	add.w	r0, r4, #21
 801326a:	4560      	cmp	r0, ip
 801326c:	bf88      	it	hi
 801326e:	2304      	movhi	r3, #4
 8013270:	50ca      	str	r2, [r1, r3]
 8013272:	b10a      	cbz	r2, 8013278 <__lshift+0xa4>
 8013274:	f108 0602 	add.w	r6, r8, #2
 8013278:	3e01      	subs	r6, #1
 801327a:	4638      	mov	r0, r7
 801327c:	612e      	str	r6, [r5, #16]
 801327e:	4621      	mov	r1, r4
 8013280:	f7ff fde2 	bl	8012e48 <_Bfree>
 8013284:	4628      	mov	r0, r5
 8013286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801328a:	f842 0f04 	str.w	r0, [r2, #4]!
 801328e:	3301      	adds	r3, #1
 8013290:	e7c5      	b.n	801321e <__lshift+0x4a>
 8013292:	3904      	subs	r1, #4
 8013294:	f853 2b04 	ldr.w	r2, [r3], #4
 8013298:	f841 2f04 	str.w	r2, [r1, #4]!
 801329c:	459c      	cmp	ip, r3
 801329e:	d8f9      	bhi.n	8013294 <__lshift+0xc0>
 80132a0:	e7ea      	b.n	8013278 <__lshift+0xa4>
 80132a2:	bf00      	nop
 80132a4:	08014404 	.word	0x08014404
 80132a8:	08014415 	.word	0x08014415

080132ac <__mcmp>:
 80132ac:	690a      	ldr	r2, [r1, #16]
 80132ae:	4603      	mov	r3, r0
 80132b0:	6900      	ldr	r0, [r0, #16]
 80132b2:	1a80      	subs	r0, r0, r2
 80132b4:	b530      	push	{r4, r5, lr}
 80132b6:	d10e      	bne.n	80132d6 <__mcmp+0x2a>
 80132b8:	3314      	adds	r3, #20
 80132ba:	3114      	adds	r1, #20
 80132bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80132c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80132c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80132c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80132cc:	4295      	cmp	r5, r2
 80132ce:	d003      	beq.n	80132d8 <__mcmp+0x2c>
 80132d0:	d205      	bcs.n	80132de <__mcmp+0x32>
 80132d2:	f04f 30ff 	mov.w	r0, #4294967295
 80132d6:	bd30      	pop	{r4, r5, pc}
 80132d8:	42a3      	cmp	r3, r4
 80132da:	d3f3      	bcc.n	80132c4 <__mcmp+0x18>
 80132dc:	e7fb      	b.n	80132d6 <__mcmp+0x2a>
 80132de:	2001      	movs	r0, #1
 80132e0:	e7f9      	b.n	80132d6 <__mcmp+0x2a>
	...

080132e4 <__mdiff>:
 80132e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132e8:	4689      	mov	r9, r1
 80132ea:	4606      	mov	r6, r0
 80132ec:	4611      	mov	r1, r2
 80132ee:	4648      	mov	r0, r9
 80132f0:	4614      	mov	r4, r2
 80132f2:	f7ff ffdb 	bl	80132ac <__mcmp>
 80132f6:	1e05      	subs	r5, r0, #0
 80132f8:	d112      	bne.n	8013320 <__mdiff+0x3c>
 80132fa:	4629      	mov	r1, r5
 80132fc:	4630      	mov	r0, r6
 80132fe:	f7ff fd63 	bl	8012dc8 <_Balloc>
 8013302:	4602      	mov	r2, r0
 8013304:	b928      	cbnz	r0, 8013312 <__mdiff+0x2e>
 8013306:	4b3f      	ldr	r3, [pc, #252]	@ (8013404 <__mdiff+0x120>)
 8013308:	f240 2137 	movw	r1, #567	@ 0x237
 801330c:	483e      	ldr	r0, [pc, #248]	@ (8013408 <__mdiff+0x124>)
 801330e:	f000 fcbf 	bl	8013c90 <__assert_func>
 8013312:	2301      	movs	r3, #1
 8013314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013318:	4610      	mov	r0, r2
 801331a:	b003      	add	sp, #12
 801331c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013320:	bfbc      	itt	lt
 8013322:	464b      	movlt	r3, r9
 8013324:	46a1      	movlt	r9, r4
 8013326:	4630      	mov	r0, r6
 8013328:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801332c:	bfba      	itte	lt
 801332e:	461c      	movlt	r4, r3
 8013330:	2501      	movlt	r5, #1
 8013332:	2500      	movge	r5, #0
 8013334:	f7ff fd48 	bl	8012dc8 <_Balloc>
 8013338:	4602      	mov	r2, r0
 801333a:	b918      	cbnz	r0, 8013344 <__mdiff+0x60>
 801333c:	4b31      	ldr	r3, [pc, #196]	@ (8013404 <__mdiff+0x120>)
 801333e:	f240 2145 	movw	r1, #581	@ 0x245
 8013342:	e7e3      	b.n	801330c <__mdiff+0x28>
 8013344:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013348:	6926      	ldr	r6, [r4, #16]
 801334a:	60c5      	str	r5, [r0, #12]
 801334c:	f109 0310 	add.w	r3, r9, #16
 8013350:	f109 0514 	add.w	r5, r9, #20
 8013354:	f104 0e14 	add.w	lr, r4, #20
 8013358:	f100 0b14 	add.w	fp, r0, #20
 801335c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013360:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013364:	9301      	str	r3, [sp, #4]
 8013366:	46d9      	mov	r9, fp
 8013368:	f04f 0c00 	mov.w	ip, #0
 801336c:	9b01      	ldr	r3, [sp, #4]
 801336e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013372:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013376:	9301      	str	r3, [sp, #4]
 8013378:	fa1f f38a 	uxth.w	r3, sl
 801337c:	4619      	mov	r1, r3
 801337e:	b283      	uxth	r3, r0
 8013380:	1acb      	subs	r3, r1, r3
 8013382:	0c00      	lsrs	r0, r0, #16
 8013384:	4463      	add	r3, ip
 8013386:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801338a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801338e:	b29b      	uxth	r3, r3
 8013390:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013394:	4576      	cmp	r6, lr
 8013396:	f849 3b04 	str.w	r3, [r9], #4
 801339a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801339e:	d8e5      	bhi.n	801336c <__mdiff+0x88>
 80133a0:	1b33      	subs	r3, r6, r4
 80133a2:	3b15      	subs	r3, #21
 80133a4:	f023 0303 	bic.w	r3, r3, #3
 80133a8:	3415      	adds	r4, #21
 80133aa:	3304      	adds	r3, #4
 80133ac:	42a6      	cmp	r6, r4
 80133ae:	bf38      	it	cc
 80133b0:	2304      	movcc	r3, #4
 80133b2:	441d      	add	r5, r3
 80133b4:	445b      	add	r3, fp
 80133b6:	461e      	mov	r6, r3
 80133b8:	462c      	mov	r4, r5
 80133ba:	4544      	cmp	r4, r8
 80133bc:	d30e      	bcc.n	80133dc <__mdiff+0xf8>
 80133be:	f108 0103 	add.w	r1, r8, #3
 80133c2:	1b49      	subs	r1, r1, r5
 80133c4:	f021 0103 	bic.w	r1, r1, #3
 80133c8:	3d03      	subs	r5, #3
 80133ca:	45a8      	cmp	r8, r5
 80133cc:	bf38      	it	cc
 80133ce:	2100      	movcc	r1, #0
 80133d0:	440b      	add	r3, r1
 80133d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80133d6:	b191      	cbz	r1, 80133fe <__mdiff+0x11a>
 80133d8:	6117      	str	r7, [r2, #16]
 80133da:	e79d      	b.n	8013318 <__mdiff+0x34>
 80133dc:	f854 1b04 	ldr.w	r1, [r4], #4
 80133e0:	46e6      	mov	lr, ip
 80133e2:	0c08      	lsrs	r0, r1, #16
 80133e4:	fa1c fc81 	uxtah	ip, ip, r1
 80133e8:	4471      	add	r1, lr
 80133ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80133ee:	b289      	uxth	r1, r1
 80133f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80133f4:	f846 1b04 	str.w	r1, [r6], #4
 80133f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80133fc:	e7dd      	b.n	80133ba <__mdiff+0xd6>
 80133fe:	3f01      	subs	r7, #1
 8013400:	e7e7      	b.n	80133d2 <__mdiff+0xee>
 8013402:	bf00      	nop
 8013404:	08014404 	.word	0x08014404
 8013408:	08014415 	.word	0x08014415

0801340c <__d2b>:
 801340c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013410:	460f      	mov	r7, r1
 8013412:	2101      	movs	r1, #1
 8013414:	ec59 8b10 	vmov	r8, r9, d0
 8013418:	4616      	mov	r6, r2
 801341a:	f7ff fcd5 	bl	8012dc8 <_Balloc>
 801341e:	4604      	mov	r4, r0
 8013420:	b930      	cbnz	r0, 8013430 <__d2b+0x24>
 8013422:	4602      	mov	r2, r0
 8013424:	4b23      	ldr	r3, [pc, #140]	@ (80134b4 <__d2b+0xa8>)
 8013426:	4824      	ldr	r0, [pc, #144]	@ (80134b8 <__d2b+0xac>)
 8013428:	f240 310f 	movw	r1, #783	@ 0x30f
 801342c:	f000 fc30 	bl	8013c90 <__assert_func>
 8013430:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013434:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013438:	b10d      	cbz	r5, 801343e <__d2b+0x32>
 801343a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801343e:	9301      	str	r3, [sp, #4]
 8013440:	f1b8 0300 	subs.w	r3, r8, #0
 8013444:	d023      	beq.n	801348e <__d2b+0x82>
 8013446:	4668      	mov	r0, sp
 8013448:	9300      	str	r3, [sp, #0]
 801344a:	f7ff fd84 	bl	8012f56 <__lo0bits>
 801344e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013452:	b1d0      	cbz	r0, 801348a <__d2b+0x7e>
 8013454:	f1c0 0320 	rsb	r3, r0, #32
 8013458:	fa02 f303 	lsl.w	r3, r2, r3
 801345c:	430b      	orrs	r3, r1
 801345e:	40c2      	lsrs	r2, r0
 8013460:	6163      	str	r3, [r4, #20]
 8013462:	9201      	str	r2, [sp, #4]
 8013464:	9b01      	ldr	r3, [sp, #4]
 8013466:	61a3      	str	r3, [r4, #24]
 8013468:	2b00      	cmp	r3, #0
 801346a:	bf0c      	ite	eq
 801346c:	2201      	moveq	r2, #1
 801346e:	2202      	movne	r2, #2
 8013470:	6122      	str	r2, [r4, #16]
 8013472:	b1a5      	cbz	r5, 801349e <__d2b+0x92>
 8013474:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013478:	4405      	add	r5, r0
 801347a:	603d      	str	r5, [r7, #0]
 801347c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013480:	6030      	str	r0, [r6, #0]
 8013482:	4620      	mov	r0, r4
 8013484:	b003      	add	sp, #12
 8013486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801348a:	6161      	str	r1, [r4, #20]
 801348c:	e7ea      	b.n	8013464 <__d2b+0x58>
 801348e:	a801      	add	r0, sp, #4
 8013490:	f7ff fd61 	bl	8012f56 <__lo0bits>
 8013494:	9b01      	ldr	r3, [sp, #4]
 8013496:	6163      	str	r3, [r4, #20]
 8013498:	3020      	adds	r0, #32
 801349a:	2201      	movs	r2, #1
 801349c:	e7e8      	b.n	8013470 <__d2b+0x64>
 801349e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80134a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80134a6:	6038      	str	r0, [r7, #0]
 80134a8:	6918      	ldr	r0, [r3, #16]
 80134aa:	f7ff fd35 	bl	8012f18 <__hi0bits>
 80134ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80134b2:	e7e5      	b.n	8013480 <__d2b+0x74>
 80134b4:	08014404 	.word	0x08014404
 80134b8:	08014415 	.word	0x08014415

080134bc <__ssputs_r>:
 80134bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80134c0:	688e      	ldr	r6, [r1, #8]
 80134c2:	461f      	mov	r7, r3
 80134c4:	42be      	cmp	r6, r7
 80134c6:	680b      	ldr	r3, [r1, #0]
 80134c8:	4682      	mov	sl, r0
 80134ca:	460c      	mov	r4, r1
 80134cc:	4690      	mov	r8, r2
 80134ce:	d82d      	bhi.n	801352c <__ssputs_r+0x70>
 80134d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80134d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80134d8:	d026      	beq.n	8013528 <__ssputs_r+0x6c>
 80134da:	6965      	ldr	r5, [r4, #20]
 80134dc:	6909      	ldr	r1, [r1, #16]
 80134de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80134e2:	eba3 0901 	sub.w	r9, r3, r1
 80134e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80134ea:	1c7b      	adds	r3, r7, #1
 80134ec:	444b      	add	r3, r9
 80134ee:	106d      	asrs	r5, r5, #1
 80134f0:	429d      	cmp	r5, r3
 80134f2:	bf38      	it	cc
 80134f4:	461d      	movcc	r5, r3
 80134f6:	0553      	lsls	r3, r2, #21
 80134f8:	d527      	bpl.n	801354a <__ssputs_r+0x8e>
 80134fa:	4629      	mov	r1, r5
 80134fc:	f7ff fbd8 	bl	8012cb0 <_malloc_r>
 8013500:	4606      	mov	r6, r0
 8013502:	b360      	cbz	r0, 801355e <__ssputs_r+0xa2>
 8013504:	6921      	ldr	r1, [r4, #16]
 8013506:	464a      	mov	r2, r9
 8013508:	f7fe fcf7 	bl	8011efa <memcpy>
 801350c:	89a3      	ldrh	r3, [r4, #12]
 801350e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013516:	81a3      	strh	r3, [r4, #12]
 8013518:	6126      	str	r6, [r4, #16]
 801351a:	6165      	str	r5, [r4, #20]
 801351c:	444e      	add	r6, r9
 801351e:	eba5 0509 	sub.w	r5, r5, r9
 8013522:	6026      	str	r6, [r4, #0]
 8013524:	60a5      	str	r5, [r4, #8]
 8013526:	463e      	mov	r6, r7
 8013528:	42be      	cmp	r6, r7
 801352a:	d900      	bls.n	801352e <__ssputs_r+0x72>
 801352c:	463e      	mov	r6, r7
 801352e:	6820      	ldr	r0, [r4, #0]
 8013530:	4632      	mov	r2, r6
 8013532:	4641      	mov	r1, r8
 8013534:	f7fe fc47 	bl	8011dc6 <memmove>
 8013538:	68a3      	ldr	r3, [r4, #8]
 801353a:	1b9b      	subs	r3, r3, r6
 801353c:	60a3      	str	r3, [r4, #8]
 801353e:	6823      	ldr	r3, [r4, #0]
 8013540:	4433      	add	r3, r6
 8013542:	6023      	str	r3, [r4, #0]
 8013544:	2000      	movs	r0, #0
 8013546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801354a:	462a      	mov	r2, r5
 801354c:	f000 fbe4 	bl	8013d18 <_realloc_r>
 8013550:	4606      	mov	r6, r0
 8013552:	2800      	cmp	r0, #0
 8013554:	d1e0      	bne.n	8013518 <__ssputs_r+0x5c>
 8013556:	6921      	ldr	r1, [r4, #16]
 8013558:	4650      	mov	r0, sl
 801355a:	f7ff fb35 	bl	8012bc8 <_free_r>
 801355e:	230c      	movs	r3, #12
 8013560:	f8ca 3000 	str.w	r3, [sl]
 8013564:	89a3      	ldrh	r3, [r4, #12]
 8013566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801356a:	81a3      	strh	r3, [r4, #12]
 801356c:	f04f 30ff 	mov.w	r0, #4294967295
 8013570:	e7e9      	b.n	8013546 <__ssputs_r+0x8a>
	...

08013574 <_svfiprintf_r>:
 8013574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013578:	4698      	mov	r8, r3
 801357a:	898b      	ldrh	r3, [r1, #12]
 801357c:	061b      	lsls	r3, r3, #24
 801357e:	b09d      	sub	sp, #116	@ 0x74
 8013580:	4607      	mov	r7, r0
 8013582:	460d      	mov	r5, r1
 8013584:	4614      	mov	r4, r2
 8013586:	d510      	bpl.n	80135aa <_svfiprintf_r+0x36>
 8013588:	690b      	ldr	r3, [r1, #16]
 801358a:	b973      	cbnz	r3, 80135aa <_svfiprintf_r+0x36>
 801358c:	2140      	movs	r1, #64	@ 0x40
 801358e:	f7ff fb8f 	bl	8012cb0 <_malloc_r>
 8013592:	6028      	str	r0, [r5, #0]
 8013594:	6128      	str	r0, [r5, #16]
 8013596:	b930      	cbnz	r0, 80135a6 <_svfiprintf_r+0x32>
 8013598:	230c      	movs	r3, #12
 801359a:	603b      	str	r3, [r7, #0]
 801359c:	f04f 30ff 	mov.w	r0, #4294967295
 80135a0:	b01d      	add	sp, #116	@ 0x74
 80135a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135a6:	2340      	movs	r3, #64	@ 0x40
 80135a8:	616b      	str	r3, [r5, #20]
 80135aa:	2300      	movs	r3, #0
 80135ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80135ae:	2320      	movs	r3, #32
 80135b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80135b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80135b8:	2330      	movs	r3, #48	@ 0x30
 80135ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013758 <_svfiprintf_r+0x1e4>
 80135be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80135c2:	f04f 0901 	mov.w	r9, #1
 80135c6:	4623      	mov	r3, r4
 80135c8:	469a      	mov	sl, r3
 80135ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80135ce:	b10a      	cbz	r2, 80135d4 <_svfiprintf_r+0x60>
 80135d0:	2a25      	cmp	r2, #37	@ 0x25
 80135d2:	d1f9      	bne.n	80135c8 <_svfiprintf_r+0x54>
 80135d4:	ebba 0b04 	subs.w	fp, sl, r4
 80135d8:	d00b      	beq.n	80135f2 <_svfiprintf_r+0x7e>
 80135da:	465b      	mov	r3, fp
 80135dc:	4622      	mov	r2, r4
 80135de:	4629      	mov	r1, r5
 80135e0:	4638      	mov	r0, r7
 80135e2:	f7ff ff6b 	bl	80134bc <__ssputs_r>
 80135e6:	3001      	adds	r0, #1
 80135e8:	f000 80a7 	beq.w	801373a <_svfiprintf_r+0x1c6>
 80135ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80135ee:	445a      	add	r2, fp
 80135f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80135f2:	f89a 3000 	ldrb.w	r3, [sl]
 80135f6:	2b00      	cmp	r3, #0
 80135f8:	f000 809f 	beq.w	801373a <_svfiprintf_r+0x1c6>
 80135fc:	2300      	movs	r3, #0
 80135fe:	f04f 32ff 	mov.w	r2, #4294967295
 8013602:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013606:	f10a 0a01 	add.w	sl, sl, #1
 801360a:	9304      	str	r3, [sp, #16]
 801360c:	9307      	str	r3, [sp, #28]
 801360e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013612:	931a      	str	r3, [sp, #104]	@ 0x68
 8013614:	4654      	mov	r4, sl
 8013616:	2205      	movs	r2, #5
 8013618:	f814 1b01 	ldrb.w	r1, [r4], #1
 801361c:	484e      	ldr	r0, [pc, #312]	@ (8013758 <_svfiprintf_r+0x1e4>)
 801361e:	f7ec fddf 	bl	80001e0 <memchr>
 8013622:	9a04      	ldr	r2, [sp, #16]
 8013624:	b9d8      	cbnz	r0, 801365e <_svfiprintf_r+0xea>
 8013626:	06d0      	lsls	r0, r2, #27
 8013628:	bf44      	itt	mi
 801362a:	2320      	movmi	r3, #32
 801362c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013630:	0711      	lsls	r1, r2, #28
 8013632:	bf44      	itt	mi
 8013634:	232b      	movmi	r3, #43	@ 0x2b
 8013636:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801363a:	f89a 3000 	ldrb.w	r3, [sl]
 801363e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013640:	d015      	beq.n	801366e <_svfiprintf_r+0xfa>
 8013642:	9a07      	ldr	r2, [sp, #28]
 8013644:	4654      	mov	r4, sl
 8013646:	2000      	movs	r0, #0
 8013648:	f04f 0c0a 	mov.w	ip, #10
 801364c:	4621      	mov	r1, r4
 801364e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013652:	3b30      	subs	r3, #48	@ 0x30
 8013654:	2b09      	cmp	r3, #9
 8013656:	d94b      	bls.n	80136f0 <_svfiprintf_r+0x17c>
 8013658:	b1b0      	cbz	r0, 8013688 <_svfiprintf_r+0x114>
 801365a:	9207      	str	r2, [sp, #28]
 801365c:	e014      	b.n	8013688 <_svfiprintf_r+0x114>
 801365e:	eba0 0308 	sub.w	r3, r0, r8
 8013662:	fa09 f303 	lsl.w	r3, r9, r3
 8013666:	4313      	orrs	r3, r2
 8013668:	9304      	str	r3, [sp, #16]
 801366a:	46a2      	mov	sl, r4
 801366c:	e7d2      	b.n	8013614 <_svfiprintf_r+0xa0>
 801366e:	9b03      	ldr	r3, [sp, #12]
 8013670:	1d19      	adds	r1, r3, #4
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	9103      	str	r1, [sp, #12]
 8013676:	2b00      	cmp	r3, #0
 8013678:	bfbb      	ittet	lt
 801367a:	425b      	neglt	r3, r3
 801367c:	f042 0202 	orrlt.w	r2, r2, #2
 8013680:	9307      	strge	r3, [sp, #28]
 8013682:	9307      	strlt	r3, [sp, #28]
 8013684:	bfb8      	it	lt
 8013686:	9204      	strlt	r2, [sp, #16]
 8013688:	7823      	ldrb	r3, [r4, #0]
 801368a:	2b2e      	cmp	r3, #46	@ 0x2e
 801368c:	d10a      	bne.n	80136a4 <_svfiprintf_r+0x130>
 801368e:	7863      	ldrb	r3, [r4, #1]
 8013690:	2b2a      	cmp	r3, #42	@ 0x2a
 8013692:	d132      	bne.n	80136fa <_svfiprintf_r+0x186>
 8013694:	9b03      	ldr	r3, [sp, #12]
 8013696:	1d1a      	adds	r2, r3, #4
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	9203      	str	r2, [sp, #12]
 801369c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80136a0:	3402      	adds	r4, #2
 80136a2:	9305      	str	r3, [sp, #20]
 80136a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013768 <_svfiprintf_r+0x1f4>
 80136a8:	7821      	ldrb	r1, [r4, #0]
 80136aa:	2203      	movs	r2, #3
 80136ac:	4650      	mov	r0, sl
 80136ae:	f7ec fd97 	bl	80001e0 <memchr>
 80136b2:	b138      	cbz	r0, 80136c4 <_svfiprintf_r+0x150>
 80136b4:	9b04      	ldr	r3, [sp, #16]
 80136b6:	eba0 000a 	sub.w	r0, r0, sl
 80136ba:	2240      	movs	r2, #64	@ 0x40
 80136bc:	4082      	lsls	r2, r0
 80136be:	4313      	orrs	r3, r2
 80136c0:	3401      	adds	r4, #1
 80136c2:	9304      	str	r3, [sp, #16]
 80136c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136c8:	4824      	ldr	r0, [pc, #144]	@ (801375c <_svfiprintf_r+0x1e8>)
 80136ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80136ce:	2206      	movs	r2, #6
 80136d0:	f7ec fd86 	bl	80001e0 <memchr>
 80136d4:	2800      	cmp	r0, #0
 80136d6:	d036      	beq.n	8013746 <_svfiprintf_r+0x1d2>
 80136d8:	4b21      	ldr	r3, [pc, #132]	@ (8013760 <_svfiprintf_r+0x1ec>)
 80136da:	bb1b      	cbnz	r3, 8013724 <_svfiprintf_r+0x1b0>
 80136dc:	9b03      	ldr	r3, [sp, #12]
 80136de:	3307      	adds	r3, #7
 80136e0:	f023 0307 	bic.w	r3, r3, #7
 80136e4:	3308      	adds	r3, #8
 80136e6:	9303      	str	r3, [sp, #12]
 80136e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136ea:	4433      	add	r3, r6
 80136ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80136ee:	e76a      	b.n	80135c6 <_svfiprintf_r+0x52>
 80136f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80136f4:	460c      	mov	r4, r1
 80136f6:	2001      	movs	r0, #1
 80136f8:	e7a8      	b.n	801364c <_svfiprintf_r+0xd8>
 80136fa:	2300      	movs	r3, #0
 80136fc:	3401      	adds	r4, #1
 80136fe:	9305      	str	r3, [sp, #20]
 8013700:	4619      	mov	r1, r3
 8013702:	f04f 0c0a 	mov.w	ip, #10
 8013706:	4620      	mov	r0, r4
 8013708:	f810 2b01 	ldrb.w	r2, [r0], #1
 801370c:	3a30      	subs	r2, #48	@ 0x30
 801370e:	2a09      	cmp	r2, #9
 8013710:	d903      	bls.n	801371a <_svfiprintf_r+0x1a6>
 8013712:	2b00      	cmp	r3, #0
 8013714:	d0c6      	beq.n	80136a4 <_svfiprintf_r+0x130>
 8013716:	9105      	str	r1, [sp, #20]
 8013718:	e7c4      	b.n	80136a4 <_svfiprintf_r+0x130>
 801371a:	fb0c 2101 	mla	r1, ip, r1, r2
 801371e:	4604      	mov	r4, r0
 8013720:	2301      	movs	r3, #1
 8013722:	e7f0      	b.n	8013706 <_svfiprintf_r+0x192>
 8013724:	ab03      	add	r3, sp, #12
 8013726:	9300      	str	r3, [sp, #0]
 8013728:	462a      	mov	r2, r5
 801372a:	4b0e      	ldr	r3, [pc, #56]	@ (8013764 <_svfiprintf_r+0x1f0>)
 801372c:	a904      	add	r1, sp, #16
 801372e:	4638      	mov	r0, r7
 8013730:	f7fd fe5a 	bl	80113e8 <_printf_float>
 8013734:	1c42      	adds	r2, r0, #1
 8013736:	4606      	mov	r6, r0
 8013738:	d1d6      	bne.n	80136e8 <_svfiprintf_r+0x174>
 801373a:	89ab      	ldrh	r3, [r5, #12]
 801373c:	065b      	lsls	r3, r3, #25
 801373e:	f53f af2d 	bmi.w	801359c <_svfiprintf_r+0x28>
 8013742:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013744:	e72c      	b.n	80135a0 <_svfiprintf_r+0x2c>
 8013746:	ab03      	add	r3, sp, #12
 8013748:	9300      	str	r3, [sp, #0]
 801374a:	462a      	mov	r2, r5
 801374c:	4b05      	ldr	r3, [pc, #20]	@ (8013764 <_svfiprintf_r+0x1f0>)
 801374e:	a904      	add	r1, sp, #16
 8013750:	4638      	mov	r0, r7
 8013752:	f7fe f8e1 	bl	8011918 <_printf_i>
 8013756:	e7ed      	b.n	8013734 <_svfiprintf_r+0x1c0>
 8013758:	0801446e 	.word	0x0801446e
 801375c:	08014478 	.word	0x08014478
 8013760:	080113e9 	.word	0x080113e9
 8013764:	080134bd 	.word	0x080134bd
 8013768:	08014474 	.word	0x08014474

0801376c <__sfputc_r>:
 801376c:	6893      	ldr	r3, [r2, #8]
 801376e:	3b01      	subs	r3, #1
 8013770:	2b00      	cmp	r3, #0
 8013772:	b410      	push	{r4}
 8013774:	6093      	str	r3, [r2, #8]
 8013776:	da08      	bge.n	801378a <__sfputc_r+0x1e>
 8013778:	6994      	ldr	r4, [r2, #24]
 801377a:	42a3      	cmp	r3, r4
 801377c:	db01      	blt.n	8013782 <__sfputc_r+0x16>
 801377e:	290a      	cmp	r1, #10
 8013780:	d103      	bne.n	801378a <__sfputc_r+0x1e>
 8013782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013786:	f000 b9df 	b.w	8013b48 <__swbuf_r>
 801378a:	6813      	ldr	r3, [r2, #0]
 801378c:	1c58      	adds	r0, r3, #1
 801378e:	6010      	str	r0, [r2, #0]
 8013790:	7019      	strb	r1, [r3, #0]
 8013792:	4608      	mov	r0, r1
 8013794:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013798:	4770      	bx	lr

0801379a <__sfputs_r>:
 801379a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801379c:	4606      	mov	r6, r0
 801379e:	460f      	mov	r7, r1
 80137a0:	4614      	mov	r4, r2
 80137a2:	18d5      	adds	r5, r2, r3
 80137a4:	42ac      	cmp	r4, r5
 80137a6:	d101      	bne.n	80137ac <__sfputs_r+0x12>
 80137a8:	2000      	movs	r0, #0
 80137aa:	e007      	b.n	80137bc <__sfputs_r+0x22>
 80137ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137b0:	463a      	mov	r2, r7
 80137b2:	4630      	mov	r0, r6
 80137b4:	f7ff ffda 	bl	801376c <__sfputc_r>
 80137b8:	1c43      	adds	r3, r0, #1
 80137ba:	d1f3      	bne.n	80137a4 <__sfputs_r+0xa>
 80137bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080137c0 <_vfiprintf_r>:
 80137c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137c4:	460d      	mov	r5, r1
 80137c6:	b09d      	sub	sp, #116	@ 0x74
 80137c8:	4614      	mov	r4, r2
 80137ca:	4698      	mov	r8, r3
 80137cc:	4606      	mov	r6, r0
 80137ce:	b118      	cbz	r0, 80137d8 <_vfiprintf_r+0x18>
 80137d0:	6a03      	ldr	r3, [r0, #32]
 80137d2:	b90b      	cbnz	r3, 80137d8 <_vfiprintf_r+0x18>
 80137d4:	f7fe fa4a 	bl	8011c6c <__sinit>
 80137d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80137da:	07d9      	lsls	r1, r3, #31
 80137dc:	d405      	bmi.n	80137ea <_vfiprintf_r+0x2a>
 80137de:	89ab      	ldrh	r3, [r5, #12]
 80137e0:	059a      	lsls	r2, r3, #22
 80137e2:	d402      	bmi.n	80137ea <_vfiprintf_r+0x2a>
 80137e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80137e6:	f7fe fb86 	bl	8011ef6 <__retarget_lock_acquire_recursive>
 80137ea:	89ab      	ldrh	r3, [r5, #12]
 80137ec:	071b      	lsls	r3, r3, #28
 80137ee:	d501      	bpl.n	80137f4 <_vfiprintf_r+0x34>
 80137f0:	692b      	ldr	r3, [r5, #16]
 80137f2:	b99b      	cbnz	r3, 801381c <_vfiprintf_r+0x5c>
 80137f4:	4629      	mov	r1, r5
 80137f6:	4630      	mov	r0, r6
 80137f8:	f000 f9e4 	bl	8013bc4 <__swsetup_r>
 80137fc:	b170      	cbz	r0, 801381c <_vfiprintf_r+0x5c>
 80137fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013800:	07dc      	lsls	r4, r3, #31
 8013802:	d504      	bpl.n	801380e <_vfiprintf_r+0x4e>
 8013804:	f04f 30ff 	mov.w	r0, #4294967295
 8013808:	b01d      	add	sp, #116	@ 0x74
 801380a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801380e:	89ab      	ldrh	r3, [r5, #12]
 8013810:	0598      	lsls	r0, r3, #22
 8013812:	d4f7      	bmi.n	8013804 <_vfiprintf_r+0x44>
 8013814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013816:	f7fe fb6f 	bl	8011ef8 <__retarget_lock_release_recursive>
 801381a:	e7f3      	b.n	8013804 <_vfiprintf_r+0x44>
 801381c:	2300      	movs	r3, #0
 801381e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013820:	2320      	movs	r3, #32
 8013822:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013826:	f8cd 800c 	str.w	r8, [sp, #12]
 801382a:	2330      	movs	r3, #48	@ 0x30
 801382c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80139dc <_vfiprintf_r+0x21c>
 8013830:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013834:	f04f 0901 	mov.w	r9, #1
 8013838:	4623      	mov	r3, r4
 801383a:	469a      	mov	sl, r3
 801383c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013840:	b10a      	cbz	r2, 8013846 <_vfiprintf_r+0x86>
 8013842:	2a25      	cmp	r2, #37	@ 0x25
 8013844:	d1f9      	bne.n	801383a <_vfiprintf_r+0x7a>
 8013846:	ebba 0b04 	subs.w	fp, sl, r4
 801384a:	d00b      	beq.n	8013864 <_vfiprintf_r+0xa4>
 801384c:	465b      	mov	r3, fp
 801384e:	4622      	mov	r2, r4
 8013850:	4629      	mov	r1, r5
 8013852:	4630      	mov	r0, r6
 8013854:	f7ff ffa1 	bl	801379a <__sfputs_r>
 8013858:	3001      	adds	r0, #1
 801385a:	f000 80a7 	beq.w	80139ac <_vfiprintf_r+0x1ec>
 801385e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013860:	445a      	add	r2, fp
 8013862:	9209      	str	r2, [sp, #36]	@ 0x24
 8013864:	f89a 3000 	ldrb.w	r3, [sl]
 8013868:	2b00      	cmp	r3, #0
 801386a:	f000 809f 	beq.w	80139ac <_vfiprintf_r+0x1ec>
 801386e:	2300      	movs	r3, #0
 8013870:	f04f 32ff 	mov.w	r2, #4294967295
 8013874:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013878:	f10a 0a01 	add.w	sl, sl, #1
 801387c:	9304      	str	r3, [sp, #16]
 801387e:	9307      	str	r3, [sp, #28]
 8013880:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013884:	931a      	str	r3, [sp, #104]	@ 0x68
 8013886:	4654      	mov	r4, sl
 8013888:	2205      	movs	r2, #5
 801388a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801388e:	4853      	ldr	r0, [pc, #332]	@ (80139dc <_vfiprintf_r+0x21c>)
 8013890:	f7ec fca6 	bl	80001e0 <memchr>
 8013894:	9a04      	ldr	r2, [sp, #16]
 8013896:	b9d8      	cbnz	r0, 80138d0 <_vfiprintf_r+0x110>
 8013898:	06d1      	lsls	r1, r2, #27
 801389a:	bf44      	itt	mi
 801389c:	2320      	movmi	r3, #32
 801389e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138a2:	0713      	lsls	r3, r2, #28
 80138a4:	bf44      	itt	mi
 80138a6:	232b      	movmi	r3, #43	@ 0x2b
 80138a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138ac:	f89a 3000 	ldrb.w	r3, [sl]
 80138b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80138b2:	d015      	beq.n	80138e0 <_vfiprintf_r+0x120>
 80138b4:	9a07      	ldr	r2, [sp, #28]
 80138b6:	4654      	mov	r4, sl
 80138b8:	2000      	movs	r0, #0
 80138ba:	f04f 0c0a 	mov.w	ip, #10
 80138be:	4621      	mov	r1, r4
 80138c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80138c4:	3b30      	subs	r3, #48	@ 0x30
 80138c6:	2b09      	cmp	r3, #9
 80138c8:	d94b      	bls.n	8013962 <_vfiprintf_r+0x1a2>
 80138ca:	b1b0      	cbz	r0, 80138fa <_vfiprintf_r+0x13a>
 80138cc:	9207      	str	r2, [sp, #28]
 80138ce:	e014      	b.n	80138fa <_vfiprintf_r+0x13a>
 80138d0:	eba0 0308 	sub.w	r3, r0, r8
 80138d4:	fa09 f303 	lsl.w	r3, r9, r3
 80138d8:	4313      	orrs	r3, r2
 80138da:	9304      	str	r3, [sp, #16]
 80138dc:	46a2      	mov	sl, r4
 80138de:	e7d2      	b.n	8013886 <_vfiprintf_r+0xc6>
 80138e0:	9b03      	ldr	r3, [sp, #12]
 80138e2:	1d19      	adds	r1, r3, #4
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	9103      	str	r1, [sp, #12]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	bfbb      	ittet	lt
 80138ec:	425b      	neglt	r3, r3
 80138ee:	f042 0202 	orrlt.w	r2, r2, #2
 80138f2:	9307      	strge	r3, [sp, #28]
 80138f4:	9307      	strlt	r3, [sp, #28]
 80138f6:	bfb8      	it	lt
 80138f8:	9204      	strlt	r2, [sp, #16]
 80138fa:	7823      	ldrb	r3, [r4, #0]
 80138fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80138fe:	d10a      	bne.n	8013916 <_vfiprintf_r+0x156>
 8013900:	7863      	ldrb	r3, [r4, #1]
 8013902:	2b2a      	cmp	r3, #42	@ 0x2a
 8013904:	d132      	bne.n	801396c <_vfiprintf_r+0x1ac>
 8013906:	9b03      	ldr	r3, [sp, #12]
 8013908:	1d1a      	adds	r2, r3, #4
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	9203      	str	r2, [sp, #12]
 801390e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013912:	3402      	adds	r4, #2
 8013914:	9305      	str	r3, [sp, #20]
 8013916:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80139ec <_vfiprintf_r+0x22c>
 801391a:	7821      	ldrb	r1, [r4, #0]
 801391c:	2203      	movs	r2, #3
 801391e:	4650      	mov	r0, sl
 8013920:	f7ec fc5e 	bl	80001e0 <memchr>
 8013924:	b138      	cbz	r0, 8013936 <_vfiprintf_r+0x176>
 8013926:	9b04      	ldr	r3, [sp, #16]
 8013928:	eba0 000a 	sub.w	r0, r0, sl
 801392c:	2240      	movs	r2, #64	@ 0x40
 801392e:	4082      	lsls	r2, r0
 8013930:	4313      	orrs	r3, r2
 8013932:	3401      	adds	r4, #1
 8013934:	9304      	str	r3, [sp, #16]
 8013936:	f814 1b01 	ldrb.w	r1, [r4], #1
 801393a:	4829      	ldr	r0, [pc, #164]	@ (80139e0 <_vfiprintf_r+0x220>)
 801393c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013940:	2206      	movs	r2, #6
 8013942:	f7ec fc4d 	bl	80001e0 <memchr>
 8013946:	2800      	cmp	r0, #0
 8013948:	d03f      	beq.n	80139ca <_vfiprintf_r+0x20a>
 801394a:	4b26      	ldr	r3, [pc, #152]	@ (80139e4 <_vfiprintf_r+0x224>)
 801394c:	bb1b      	cbnz	r3, 8013996 <_vfiprintf_r+0x1d6>
 801394e:	9b03      	ldr	r3, [sp, #12]
 8013950:	3307      	adds	r3, #7
 8013952:	f023 0307 	bic.w	r3, r3, #7
 8013956:	3308      	adds	r3, #8
 8013958:	9303      	str	r3, [sp, #12]
 801395a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801395c:	443b      	add	r3, r7
 801395e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013960:	e76a      	b.n	8013838 <_vfiprintf_r+0x78>
 8013962:	fb0c 3202 	mla	r2, ip, r2, r3
 8013966:	460c      	mov	r4, r1
 8013968:	2001      	movs	r0, #1
 801396a:	e7a8      	b.n	80138be <_vfiprintf_r+0xfe>
 801396c:	2300      	movs	r3, #0
 801396e:	3401      	adds	r4, #1
 8013970:	9305      	str	r3, [sp, #20]
 8013972:	4619      	mov	r1, r3
 8013974:	f04f 0c0a 	mov.w	ip, #10
 8013978:	4620      	mov	r0, r4
 801397a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801397e:	3a30      	subs	r2, #48	@ 0x30
 8013980:	2a09      	cmp	r2, #9
 8013982:	d903      	bls.n	801398c <_vfiprintf_r+0x1cc>
 8013984:	2b00      	cmp	r3, #0
 8013986:	d0c6      	beq.n	8013916 <_vfiprintf_r+0x156>
 8013988:	9105      	str	r1, [sp, #20]
 801398a:	e7c4      	b.n	8013916 <_vfiprintf_r+0x156>
 801398c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013990:	4604      	mov	r4, r0
 8013992:	2301      	movs	r3, #1
 8013994:	e7f0      	b.n	8013978 <_vfiprintf_r+0x1b8>
 8013996:	ab03      	add	r3, sp, #12
 8013998:	9300      	str	r3, [sp, #0]
 801399a:	462a      	mov	r2, r5
 801399c:	4b12      	ldr	r3, [pc, #72]	@ (80139e8 <_vfiprintf_r+0x228>)
 801399e:	a904      	add	r1, sp, #16
 80139a0:	4630      	mov	r0, r6
 80139a2:	f7fd fd21 	bl	80113e8 <_printf_float>
 80139a6:	4607      	mov	r7, r0
 80139a8:	1c78      	adds	r0, r7, #1
 80139aa:	d1d6      	bne.n	801395a <_vfiprintf_r+0x19a>
 80139ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80139ae:	07d9      	lsls	r1, r3, #31
 80139b0:	d405      	bmi.n	80139be <_vfiprintf_r+0x1fe>
 80139b2:	89ab      	ldrh	r3, [r5, #12]
 80139b4:	059a      	lsls	r2, r3, #22
 80139b6:	d402      	bmi.n	80139be <_vfiprintf_r+0x1fe>
 80139b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80139ba:	f7fe fa9d 	bl	8011ef8 <__retarget_lock_release_recursive>
 80139be:	89ab      	ldrh	r3, [r5, #12]
 80139c0:	065b      	lsls	r3, r3, #25
 80139c2:	f53f af1f 	bmi.w	8013804 <_vfiprintf_r+0x44>
 80139c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80139c8:	e71e      	b.n	8013808 <_vfiprintf_r+0x48>
 80139ca:	ab03      	add	r3, sp, #12
 80139cc:	9300      	str	r3, [sp, #0]
 80139ce:	462a      	mov	r2, r5
 80139d0:	4b05      	ldr	r3, [pc, #20]	@ (80139e8 <_vfiprintf_r+0x228>)
 80139d2:	a904      	add	r1, sp, #16
 80139d4:	4630      	mov	r0, r6
 80139d6:	f7fd ff9f 	bl	8011918 <_printf_i>
 80139da:	e7e4      	b.n	80139a6 <_vfiprintf_r+0x1e6>
 80139dc:	0801446e 	.word	0x0801446e
 80139e0:	08014478 	.word	0x08014478
 80139e4:	080113e9 	.word	0x080113e9
 80139e8:	0801379b 	.word	0x0801379b
 80139ec:	08014474 	.word	0x08014474

080139f0 <__sflush_r>:
 80139f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80139f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139f8:	0716      	lsls	r6, r2, #28
 80139fa:	4605      	mov	r5, r0
 80139fc:	460c      	mov	r4, r1
 80139fe:	d454      	bmi.n	8013aaa <__sflush_r+0xba>
 8013a00:	684b      	ldr	r3, [r1, #4]
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	dc02      	bgt.n	8013a0c <__sflush_r+0x1c>
 8013a06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	dd48      	ble.n	8013a9e <__sflush_r+0xae>
 8013a0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a0e:	2e00      	cmp	r6, #0
 8013a10:	d045      	beq.n	8013a9e <__sflush_r+0xae>
 8013a12:	2300      	movs	r3, #0
 8013a14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013a18:	682f      	ldr	r7, [r5, #0]
 8013a1a:	6a21      	ldr	r1, [r4, #32]
 8013a1c:	602b      	str	r3, [r5, #0]
 8013a1e:	d030      	beq.n	8013a82 <__sflush_r+0x92>
 8013a20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013a22:	89a3      	ldrh	r3, [r4, #12]
 8013a24:	0759      	lsls	r1, r3, #29
 8013a26:	d505      	bpl.n	8013a34 <__sflush_r+0x44>
 8013a28:	6863      	ldr	r3, [r4, #4]
 8013a2a:	1ad2      	subs	r2, r2, r3
 8013a2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013a2e:	b10b      	cbz	r3, 8013a34 <__sflush_r+0x44>
 8013a30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013a32:	1ad2      	subs	r2, r2, r3
 8013a34:	2300      	movs	r3, #0
 8013a36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013a38:	6a21      	ldr	r1, [r4, #32]
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	47b0      	blx	r6
 8013a3e:	1c43      	adds	r3, r0, #1
 8013a40:	89a3      	ldrh	r3, [r4, #12]
 8013a42:	d106      	bne.n	8013a52 <__sflush_r+0x62>
 8013a44:	6829      	ldr	r1, [r5, #0]
 8013a46:	291d      	cmp	r1, #29
 8013a48:	d82b      	bhi.n	8013aa2 <__sflush_r+0xb2>
 8013a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8013af4 <__sflush_r+0x104>)
 8013a4c:	40ca      	lsrs	r2, r1
 8013a4e:	07d6      	lsls	r6, r2, #31
 8013a50:	d527      	bpl.n	8013aa2 <__sflush_r+0xb2>
 8013a52:	2200      	movs	r2, #0
 8013a54:	6062      	str	r2, [r4, #4]
 8013a56:	04d9      	lsls	r1, r3, #19
 8013a58:	6922      	ldr	r2, [r4, #16]
 8013a5a:	6022      	str	r2, [r4, #0]
 8013a5c:	d504      	bpl.n	8013a68 <__sflush_r+0x78>
 8013a5e:	1c42      	adds	r2, r0, #1
 8013a60:	d101      	bne.n	8013a66 <__sflush_r+0x76>
 8013a62:	682b      	ldr	r3, [r5, #0]
 8013a64:	b903      	cbnz	r3, 8013a68 <__sflush_r+0x78>
 8013a66:	6560      	str	r0, [r4, #84]	@ 0x54
 8013a68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013a6a:	602f      	str	r7, [r5, #0]
 8013a6c:	b1b9      	cbz	r1, 8013a9e <__sflush_r+0xae>
 8013a6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013a72:	4299      	cmp	r1, r3
 8013a74:	d002      	beq.n	8013a7c <__sflush_r+0x8c>
 8013a76:	4628      	mov	r0, r5
 8013a78:	f7ff f8a6 	bl	8012bc8 <_free_r>
 8013a7c:	2300      	movs	r3, #0
 8013a7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8013a80:	e00d      	b.n	8013a9e <__sflush_r+0xae>
 8013a82:	2301      	movs	r3, #1
 8013a84:	4628      	mov	r0, r5
 8013a86:	47b0      	blx	r6
 8013a88:	4602      	mov	r2, r0
 8013a8a:	1c50      	adds	r0, r2, #1
 8013a8c:	d1c9      	bne.n	8013a22 <__sflush_r+0x32>
 8013a8e:	682b      	ldr	r3, [r5, #0]
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d0c6      	beq.n	8013a22 <__sflush_r+0x32>
 8013a94:	2b1d      	cmp	r3, #29
 8013a96:	d001      	beq.n	8013a9c <__sflush_r+0xac>
 8013a98:	2b16      	cmp	r3, #22
 8013a9a:	d11e      	bne.n	8013ada <__sflush_r+0xea>
 8013a9c:	602f      	str	r7, [r5, #0]
 8013a9e:	2000      	movs	r0, #0
 8013aa0:	e022      	b.n	8013ae8 <__sflush_r+0xf8>
 8013aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013aa6:	b21b      	sxth	r3, r3
 8013aa8:	e01b      	b.n	8013ae2 <__sflush_r+0xf2>
 8013aaa:	690f      	ldr	r7, [r1, #16]
 8013aac:	2f00      	cmp	r7, #0
 8013aae:	d0f6      	beq.n	8013a9e <__sflush_r+0xae>
 8013ab0:	0793      	lsls	r3, r2, #30
 8013ab2:	680e      	ldr	r6, [r1, #0]
 8013ab4:	bf08      	it	eq
 8013ab6:	694b      	ldreq	r3, [r1, #20]
 8013ab8:	600f      	str	r7, [r1, #0]
 8013aba:	bf18      	it	ne
 8013abc:	2300      	movne	r3, #0
 8013abe:	eba6 0807 	sub.w	r8, r6, r7
 8013ac2:	608b      	str	r3, [r1, #8]
 8013ac4:	f1b8 0f00 	cmp.w	r8, #0
 8013ac8:	dde9      	ble.n	8013a9e <__sflush_r+0xae>
 8013aca:	6a21      	ldr	r1, [r4, #32]
 8013acc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013ace:	4643      	mov	r3, r8
 8013ad0:	463a      	mov	r2, r7
 8013ad2:	4628      	mov	r0, r5
 8013ad4:	47b0      	blx	r6
 8013ad6:	2800      	cmp	r0, #0
 8013ad8:	dc08      	bgt.n	8013aec <__sflush_r+0xfc>
 8013ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013ade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ae2:	81a3      	strh	r3, [r4, #12]
 8013ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8013ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013aec:	4407      	add	r7, r0
 8013aee:	eba8 0800 	sub.w	r8, r8, r0
 8013af2:	e7e7      	b.n	8013ac4 <__sflush_r+0xd4>
 8013af4:	20400001 	.word	0x20400001

08013af8 <_fflush_r>:
 8013af8:	b538      	push	{r3, r4, r5, lr}
 8013afa:	690b      	ldr	r3, [r1, #16]
 8013afc:	4605      	mov	r5, r0
 8013afe:	460c      	mov	r4, r1
 8013b00:	b913      	cbnz	r3, 8013b08 <_fflush_r+0x10>
 8013b02:	2500      	movs	r5, #0
 8013b04:	4628      	mov	r0, r5
 8013b06:	bd38      	pop	{r3, r4, r5, pc}
 8013b08:	b118      	cbz	r0, 8013b12 <_fflush_r+0x1a>
 8013b0a:	6a03      	ldr	r3, [r0, #32]
 8013b0c:	b90b      	cbnz	r3, 8013b12 <_fflush_r+0x1a>
 8013b0e:	f7fe f8ad 	bl	8011c6c <__sinit>
 8013b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d0f3      	beq.n	8013b02 <_fflush_r+0xa>
 8013b1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013b1c:	07d0      	lsls	r0, r2, #31
 8013b1e:	d404      	bmi.n	8013b2a <_fflush_r+0x32>
 8013b20:	0599      	lsls	r1, r3, #22
 8013b22:	d402      	bmi.n	8013b2a <_fflush_r+0x32>
 8013b24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b26:	f7fe f9e6 	bl	8011ef6 <__retarget_lock_acquire_recursive>
 8013b2a:	4628      	mov	r0, r5
 8013b2c:	4621      	mov	r1, r4
 8013b2e:	f7ff ff5f 	bl	80139f0 <__sflush_r>
 8013b32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013b34:	07da      	lsls	r2, r3, #31
 8013b36:	4605      	mov	r5, r0
 8013b38:	d4e4      	bmi.n	8013b04 <_fflush_r+0xc>
 8013b3a:	89a3      	ldrh	r3, [r4, #12]
 8013b3c:	059b      	lsls	r3, r3, #22
 8013b3e:	d4e1      	bmi.n	8013b04 <_fflush_r+0xc>
 8013b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013b42:	f7fe f9d9 	bl	8011ef8 <__retarget_lock_release_recursive>
 8013b46:	e7dd      	b.n	8013b04 <_fflush_r+0xc>

08013b48 <__swbuf_r>:
 8013b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b4a:	460e      	mov	r6, r1
 8013b4c:	4614      	mov	r4, r2
 8013b4e:	4605      	mov	r5, r0
 8013b50:	b118      	cbz	r0, 8013b5a <__swbuf_r+0x12>
 8013b52:	6a03      	ldr	r3, [r0, #32]
 8013b54:	b90b      	cbnz	r3, 8013b5a <__swbuf_r+0x12>
 8013b56:	f7fe f889 	bl	8011c6c <__sinit>
 8013b5a:	69a3      	ldr	r3, [r4, #24]
 8013b5c:	60a3      	str	r3, [r4, #8]
 8013b5e:	89a3      	ldrh	r3, [r4, #12]
 8013b60:	071a      	lsls	r2, r3, #28
 8013b62:	d501      	bpl.n	8013b68 <__swbuf_r+0x20>
 8013b64:	6923      	ldr	r3, [r4, #16]
 8013b66:	b943      	cbnz	r3, 8013b7a <__swbuf_r+0x32>
 8013b68:	4621      	mov	r1, r4
 8013b6a:	4628      	mov	r0, r5
 8013b6c:	f000 f82a 	bl	8013bc4 <__swsetup_r>
 8013b70:	b118      	cbz	r0, 8013b7a <__swbuf_r+0x32>
 8013b72:	f04f 37ff 	mov.w	r7, #4294967295
 8013b76:	4638      	mov	r0, r7
 8013b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b7a:	6823      	ldr	r3, [r4, #0]
 8013b7c:	6922      	ldr	r2, [r4, #16]
 8013b7e:	1a98      	subs	r0, r3, r2
 8013b80:	6963      	ldr	r3, [r4, #20]
 8013b82:	b2f6      	uxtb	r6, r6
 8013b84:	4283      	cmp	r3, r0
 8013b86:	4637      	mov	r7, r6
 8013b88:	dc05      	bgt.n	8013b96 <__swbuf_r+0x4e>
 8013b8a:	4621      	mov	r1, r4
 8013b8c:	4628      	mov	r0, r5
 8013b8e:	f7ff ffb3 	bl	8013af8 <_fflush_r>
 8013b92:	2800      	cmp	r0, #0
 8013b94:	d1ed      	bne.n	8013b72 <__swbuf_r+0x2a>
 8013b96:	68a3      	ldr	r3, [r4, #8]
 8013b98:	3b01      	subs	r3, #1
 8013b9a:	60a3      	str	r3, [r4, #8]
 8013b9c:	6823      	ldr	r3, [r4, #0]
 8013b9e:	1c5a      	adds	r2, r3, #1
 8013ba0:	6022      	str	r2, [r4, #0]
 8013ba2:	701e      	strb	r6, [r3, #0]
 8013ba4:	6962      	ldr	r2, [r4, #20]
 8013ba6:	1c43      	adds	r3, r0, #1
 8013ba8:	429a      	cmp	r2, r3
 8013baa:	d004      	beq.n	8013bb6 <__swbuf_r+0x6e>
 8013bac:	89a3      	ldrh	r3, [r4, #12]
 8013bae:	07db      	lsls	r3, r3, #31
 8013bb0:	d5e1      	bpl.n	8013b76 <__swbuf_r+0x2e>
 8013bb2:	2e0a      	cmp	r6, #10
 8013bb4:	d1df      	bne.n	8013b76 <__swbuf_r+0x2e>
 8013bb6:	4621      	mov	r1, r4
 8013bb8:	4628      	mov	r0, r5
 8013bba:	f7ff ff9d 	bl	8013af8 <_fflush_r>
 8013bbe:	2800      	cmp	r0, #0
 8013bc0:	d0d9      	beq.n	8013b76 <__swbuf_r+0x2e>
 8013bc2:	e7d6      	b.n	8013b72 <__swbuf_r+0x2a>

08013bc4 <__swsetup_r>:
 8013bc4:	b538      	push	{r3, r4, r5, lr}
 8013bc6:	4b29      	ldr	r3, [pc, #164]	@ (8013c6c <__swsetup_r+0xa8>)
 8013bc8:	4605      	mov	r5, r0
 8013bca:	6818      	ldr	r0, [r3, #0]
 8013bcc:	460c      	mov	r4, r1
 8013bce:	b118      	cbz	r0, 8013bd8 <__swsetup_r+0x14>
 8013bd0:	6a03      	ldr	r3, [r0, #32]
 8013bd2:	b90b      	cbnz	r3, 8013bd8 <__swsetup_r+0x14>
 8013bd4:	f7fe f84a 	bl	8011c6c <__sinit>
 8013bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bdc:	0719      	lsls	r1, r3, #28
 8013bde:	d422      	bmi.n	8013c26 <__swsetup_r+0x62>
 8013be0:	06da      	lsls	r2, r3, #27
 8013be2:	d407      	bmi.n	8013bf4 <__swsetup_r+0x30>
 8013be4:	2209      	movs	r2, #9
 8013be6:	602a      	str	r2, [r5, #0]
 8013be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013bec:	81a3      	strh	r3, [r4, #12]
 8013bee:	f04f 30ff 	mov.w	r0, #4294967295
 8013bf2:	e033      	b.n	8013c5c <__swsetup_r+0x98>
 8013bf4:	0758      	lsls	r0, r3, #29
 8013bf6:	d512      	bpl.n	8013c1e <__swsetup_r+0x5a>
 8013bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013bfa:	b141      	cbz	r1, 8013c0e <__swsetup_r+0x4a>
 8013bfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013c00:	4299      	cmp	r1, r3
 8013c02:	d002      	beq.n	8013c0a <__swsetup_r+0x46>
 8013c04:	4628      	mov	r0, r5
 8013c06:	f7fe ffdf 	bl	8012bc8 <_free_r>
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8013c0e:	89a3      	ldrh	r3, [r4, #12]
 8013c10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013c14:	81a3      	strh	r3, [r4, #12]
 8013c16:	2300      	movs	r3, #0
 8013c18:	6063      	str	r3, [r4, #4]
 8013c1a:	6923      	ldr	r3, [r4, #16]
 8013c1c:	6023      	str	r3, [r4, #0]
 8013c1e:	89a3      	ldrh	r3, [r4, #12]
 8013c20:	f043 0308 	orr.w	r3, r3, #8
 8013c24:	81a3      	strh	r3, [r4, #12]
 8013c26:	6923      	ldr	r3, [r4, #16]
 8013c28:	b94b      	cbnz	r3, 8013c3e <__swsetup_r+0x7a>
 8013c2a:	89a3      	ldrh	r3, [r4, #12]
 8013c2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013c34:	d003      	beq.n	8013c3e <__swsetup_r+0x7a>
 8013c36:	4621      	mov	r1, r4
 8013c38:	4628      	mov	r0, r5
 8013c3a:	f000 f8e1 	bl	8013e00 <__smakebuf_r>
 8013c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013c42:	f013 0201 	ands.w	r2, r3, #1
 8013c46:	d00a      	beq.n	8013c5e <__swsetup_r+0x9a>
 8013c48:	2200      	movs	r2, #0
 8013c4a:	60a2      	str	r2, [r4, #8]
 8013c4c:	6962      	ldr	r2, [r4, #20]
 8013c4e:	4252      	negs	r2, r2
 8013c50:	61a2      	str	r2, [r4, #24]
 8013c52:	6922      	ldr	r2, [r4, #16]
 8013c54:	b942      	cbnz	r2, 8013c68 <__swsetup_r+0xa4>
 8013c56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013c5a:	d1c5      	bne.n	8013be8 <__swsetup_r+0x24>
 8013c5c:	bd38      	pop	{r3, r4, r5, pc}
 8013c5e:	0799      	lsls	r1, r3, #30
 8013c60:	bf58      	it	pl
 8013c62:	6962      	ldrpl	r2, [r4, #20]
 8013c64:	60a2      	str	r2, [r4, #8]
 8013c66:	e7f4      	b.n	8013c52 <__swsetup_r+0x8e>
 8013c68:	2000      	movs	r0, #0
 8013c6a:	e7f7      	b.n	8013c5c <__swsetup_r+0x98>
 8013c6c:	20000054 	.word	0x20000054

08013c70 <_sbrk_r>:
 8013c70:	b538      	push	{r3, r4, r5, lr}
 8013c72:	4d06      	ldr	r5, [pc, #24]	@ (8013c8c <_sbrk_r+0x1c>)
 8013c74:	2300      	movs	r3, #0
 8013c76:	4604      	mov	r4, r0
 8013c78:	4608      	mov	r0, r1
 8013c7a:	602b      	str	r3, [r5, #0]
 8013c7c:	f7ee fa54 	bl	8002128 <_sbrk>
 8013c80:	1c43      	adds	r3, r0, #1
 8013c82:	d102      	bne.n	8013c8a <_sbrk_r+0x1a>
 8013c84:	682b      	ldr	r3, [r5, #0]
 8013c86:	b103      	cbz	r3, 8013c8a <_sbrk_r+0x1a>
 8013c88:	6023      	str	r3, [r4, #0]
 8013c8a:	bd38      	pop	{r3, r4, r5, pc}
 8013c8c:	20015884 	.word	0x20015884

08013c90 <__assert_func>:
 8013c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c92:	4614      	mov	r4, r2
 8013c94:	461a      	mov	r2, r3
 8013c96:	4b09      	ldr	r3, [pc, #36]	@ (8013cbc <__assert_func+0x2c>)
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	4605      	mov	r5, r0
 8013c9c:	68d8      	ldr	r0, [r3, #12]
 8013c9e:	b14c      	cbz	r4, 8013cb4 <__assert_func+0x24>
 8013ca0:	4b07      	ldr	r3, [pc, #28]	@ (8013cc0 <__assert_func+0x30>)
 8013ca2:	9100      	str	r1, [sp, #0]
 8013ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013ca8:	4906      	ldr	r1, [pc, #24]	@ (8013cc4 <__assert_func+0x34>)
 8013caa:	462b      	mov	r3, r5
 8013cac:	f000 f870 	bl	8013d90 <fiprintf>
 8013cb0:	f000 f904 	bl	8013ebc <abort>
 8013cb4:	4b04      	ldr	r3, [pc, #16]	@ (8013cc8 <__assert_func+0x38>)
 8013cb6:	461c      	mov	r4, r3
 8013cb8:	e7f3      	b.n	8013ca2 <__assert_func+0x12>
 8013cba:	bf00      	nop
 8013cbc:	20000054 	.word	0x20000054
 8013cc0:	08014489 	.word	0x08014489
 8013cc4:	08014496 	.word	0x08014496
 8013cc8:	080144c4 	.word	0x080144c4

08013ccc <_calloc_r>:
 8013ccc:	b570      	push	{r4, r5, r6, lr}
 8013cce:	fba1 5402 	umull	r5, r4, r1, r2
 8013cd2:	b934      	cbnz	r4, 8013ce2 <_calloc_r+0x16>
 8013cd4:	4629      	mov	r1, r5
 8013cd6:	f7fe ffeb 	bl	8012cb0 <_malloc_r>
 8013cda:	4606      	mov	r6, r0
 8013cdc:	b928      	cbnz	r0, 8013cea <_calloc_r+0x1e>
 8013cde:	4630      	mov	r0, r6
 8013ce0:	bd70      	pop	{r4, r5, r6, pc}
 8013ce2:	220c      	movs	r2, #12
 8013ce4:	6002      	str	r2, [r0, #0]
 8013ce6:	2600      	movs	r6, #0
 8013ce8:	e7f9      	b.n	8013cde <_calloc_r+0x12>
 8013cea:	462a      	mov	r2, r5
 8013cec:	4621      	mov	r1, r4
 8013cee:	f7fe f884 	bl	8011dfa <memset>
 8013cf2:	e7f4      	b.n	8013cde <_calloc_r+0x12>

08013cf4 <__ascii_mbtowc>:
 8013cf4:	b082      	sub	sp, #8
 8013cf6:	b901      	cbnz	r1, 8013cfa <__ascii_mbtowc+0x6>
 8013cf8:	a901      	add	r1, sp, #4
 8013cfa:	b142      	cbz	r2, 8013d0e <__ascii_mbtowc+0x1a>
 8013cfc:	b14b      	cbz	r3, 8013d12 <__ascii_mbtowc+0x1e>
 8013cfe:	7813      	ldrb	r3, [r2, #0]
 8013d00:	600b      	str	r3, [r1, #0]
 8013d02:	7812      	ldrb	r2, [r2, #0]
 8013d04:	1e10      	subs	r0, r2, #0
 8013d06:	bf18      	it	ne
 8013d08:	2001      	movne	r0, #1
 8013d0a:	b002      	add	sp, #8
 8013d0c:	4770      	bx	lr
 8013d0e:	4610      	mov	r0, r2
 8013d10:	e7fb      	b.n	8013d0a <__ascii_mbtowc+0x16>
 8013d12:	f06f 0001 	mvn.w	r0, #1
 8013d16:	e7f8      	b.n	8013d0a <__ascii_mbtowc+0x16>

08013d18 <_realloc_r>:
 8013d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d1c:	4607      	mov	r7, r0
 8013d1e:	4614      	mov	r4, r2
 8013d20:	460d      	mov	r5, r1
 8013d22:	b921      	cbnz	r1, 8013d2e <_realloc_r+0x16>
 8013d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d28:	4611      	mov	r1, r2
 8013d2a:	f7fe bfc1 	b.w	8012cb0 <_malloc_r>
 8013d2e:	b92a      	cbnz	r2, 8013d3c <_realloc_r+0x24>
 8013d30:	f7fe ff4a 	bl	8012bc8 <_free_r>
 8013d34:	4625      	mov	r5, r4
 8013d36:	4628      	mov	r0, r5
 8013d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d3c:	f000 f8c5 	bl	8013eca <_malloc_usable_size_r>
 8013d40:	4284      	cmp	r4, r0
 8013d42:	4606      	mov	r6, r0
 8013d44:	d802      	bhi.n	8013d4c <_realloc_r+0x34>
 8013d46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013d4a:	d8f4      	bhi.n	8013d36 <_realloc_r+0x1e>
 8013d4c:	4621      	mov	r1, r4
 8013d4e:	4638      	mov	r0, r7
 8013d50:	f7fe ffae 	bl	8012cb0 <_malloc_r>
 8013d54:	4680      	mov	r8, r0
 8013d56:	b908      	cbnz	r0, 8013d5c <_realloc_r+0x44>
 8013d58:	4645      	mov	r5, r8
 8013d5a:	e7ec      	b.n	8013d36 <_realloc_r+0x1e>
 8013d5c:	42b4      	cmp	r4, r6
 8013d5e:	4622      	mov	r2, r4
 8013d60:	4629      	mov	r1, r5
 8013d62:	bf28      	it	cs
 8013d64:	4632      	movcs	r2, r6
 8013d66:	f7fe f8c8 	bl	8011efa <memcpy>
 8013d6a:	4629      	mov	r1, r5
 8013d6c:	4638      	mov	r0, r7
 8013d6e:	f7fe ff2b 	bl	8012bc8 <_free_r>
 8013d72:	e7f1      	b.n	8013d58 <_realloc_r+0x40>

08013d74 <__ascii_wctomb>:
 8013d74:	4603      	mov	r3, r0
 8013d76:	4608      	mov	r0, r1
 8013d78:	b141      	cbz	r1, 8013d8c <__ascii_wctomb+0x18>
 8013d7a:	2aff      	cmp	r2, #255	@ 0xff
 8013d7c:	d904      	bls.n	8013d88 <__ascii_wctomb+0x14>
 8013d7e:	228a      	movs	r2, #138	@ 0x8a
 8013d80:	601a      	str	r2, [r3, #0]
 8013d82:	f04f 30ff 	mov.w	r0, #4294967295
 8013d86:	4770      	bx	lr
 8013d88:	700a      	strb	r2, [r1, #0]
 8013d8a:	2001      	movs	r0, #1
 8013d8c:	4770      	bx	lr
	...

08013d90 <fiprintf>:
 8013d90:	b40e      	push	{r1, r2, r3}
 8013d92:	b503      	push	{r0, r1, lr}
 8013d94:	4601      	mov	r1, r0
 8013d96:	ab03      	add	r3, sp, #12
 8013d98:	4805      	ldr	r0, [pc, #20]	@ (8013db0 <fiprintf+0x20>)
 8013d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013d9e:	6800      	ldr	r0, [r0, #0]
 8013da0:	9301      	str	r3, [sp, #4]
 8013da2:	f7ff fd0d 	bl	80137c0 <_vfiprintf_r>
 8013da6:	b002      	add	sp, #8
 8013da8:	f85d eb04 	ldr.w	lr, [sp], #4
 8013dac:	b003      	add	sp, #12
 8013dae:	4770      	bx	lr
 8013db0:	20000054 	.word	0x20000054

08013db4 <__swhatbuf_r>:
 8013db4:	b570      	push	{r4, r5, r6, lr}
 8013db6:	460c      	mov	r4, r1
 8013db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dbc:	2900      	cmp	r1, #0
 8013dbe:	b096      	sub	sp, #88	@ 0x58
 8013dc0:	4615      	mov	r5, r2
 8013dc2:	461e      	mov	r6, r3
 8013dc4:	da0d      	bge.n	8013de2 <__swhatbuf_r+0x2e>
 8013dc6:	89a3      	ldrh	r3, [r4, #12]
 8013dc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013dcc:	f04f 0100 	mov.w	r1, #0
 8013dd0:	bf14      	ite	ne
 8013dd2:	2340      	movne	r3, #64	@ 0x40
 8013dd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013dd8:	2000      	movs	r0, #0
 8013dda:	6031      	str	r1, [r6, #0]
 8013ddc:	602b      	str	r3, [r5, #0]
 8013dde:	b016      	add	sp, #88	@ 0x58
 8013de0:	bd70      	pop	{r4, r5, r6, pc}
 8013de2:	466a      	mov	r2, sp
 8013de4:	f000 f848 	bl	8013e78 <_fstat_r>
 8013de8:	2800      	cmp	r0, #0
 8013dea:	dbec      	blt.n	8013dc6 <__swhatbuf_r+0x12>
 8013dec:	9901      	ldr	r1, [sp, #4]
 8013dee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013df2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013df6:	4259      	negs	r1, r3
 8013df8:	4159      	adcs	r1, r3
 8013dfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013dfe:	e7eb      	b.n	8013dd8 <__swhatbuf_r+0x24>

08013e00 <__smakebuf_r>:
 8013e00:	898b      	ldrh	r3, [r1, #12]
 8013e02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013e04:	079d      	lsls	r5, r3, #30
 8013e06:	4606      	mov	r6, r0
 8013e08:	460c      	mov	r4, r1
 8013e0a:	d507      	bpl.n	8013e1c <__smakebuf_r+0x1c>
 8013e0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013e10:	6023      	str	r3, [r4, #0]
 8013e12:	6123      	str	r3, [r4, #16]
 8013e14:	2301      	movs	r3, #1
 8013e16:	6163      	str	r3, [r4, #20]
 8013e18:	b003      	add	sp, #12
 8013e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e1c:	ab01      	add	r3, sp, #4
 8013e1e:	466a      	mov	r2, sp
 8013e20:	f7ff ffc8 	bl	8013db4 <__swhatbuf_r>
 8013e24:	9f00      	ldr	r7, [sp, #0]
 8013e26:	4605      	mov	r5, r0
 8013e28:	4639      	mov	r1, r7
 8013e2a:	4630      	mov	r0, r6
 8013e2c:	f7fe ff40 	bl	8012cb0 <_malloc_r>
 8013e30:	b948      	cbnz	r0, 8013e46 <__smakebuf_r+0x46>
 8013e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e36:	059a      	lsls	r2, r3, #22
 8013e38:	d4ee      	bmi.n	8013e18 <__smakebuf_r+0x18>
 8013e3a:	f023 0303 	bic.w	r3, r3, #3
 8013e3e:	f043 0302 	orr.w	r3, r3, #2
 8013e42:	81a3      	strh	r3, [r4, #12]
 8013e44:	e7e2      	b.n	8013e0c <__smakebuf_r+0xc>
 8013e46:	89a3      	ldrh	r3, [r4, #12]
 8013e48:	6020      	str	r0, [r4, #0]
 8013e4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e4e:	81a3      	strh	r3, [r4, #12]
 8013e50:	9b01      	ldr	r3, [sp, #4]
 8013e52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013e56:	b15b      	cbz	r3, 8013e70 <__smakebuf_r+0x70>
 8013e58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e5c:	4630      	mov	r0, r6
 8013e5e:	f000 f81d 	bl	8013e9c <_isatty_r>
 8013e62:	b128      	cbz	r0, 8013e70 <__smakebuf_r+0x70>
 8013e64:	89a3      	ldrh	r3, [r4, #12]
 8013e66:	f023 0303 	bic.w	r3, r3, #3
 8013e6a:	f043 0301 	orr.w	r3, r3, #1
 8013e6e:	81a3      	strh	r3, [r4, #12]
 8013e70:	89a3      	ldrh	r3, [r4, #12]
 8013e72:	431d      	orrs	r5, r3
 8013e74:	81a5      	strh	r5, [r4, #12]
 8013e76:	e7cf      	b.n	8013e18 <__smakebuf_r+0x18>

08013e78 <_fstat_r>:
 8013e78:	b538      	push	{r3, r4, r5, lr}
 8013e7a:	4d07      	ldr	r5, [pc, #28]	@ (8013e98 <_fstat_r+0x20>)
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	4604      	mov	r4, r0
 8013e80:	4608      	mov	r0, r1
 8013e82:	4611      	mov	r1, r2
 8013e84:	602b      	str	r3, [r5, #0]
 8013e86:	f7ee f927 	bl	80020d8 <_fstat>
 8013e8a:	1c43      	adds	r3, r0, #1
 8013e8c:	d102      	bne.n	8013e94 <_fstat_r+0x1c>
 8013e8e:	682b      	ldr	r3, [r5, #0]
 8013e90:	b103      	cbz	r3, 8013e94 <_fstat_r+0x1c>
 8013e92:	6023      	str	r3, [r4, #0]
 8013e94:	bd38      	pop	{r3, r4, r5, pc}
 8013e96:	bf00      	nop
 8013e98:	20015884 	.word	0x20015884

08013e9c <_isatty_r>:
 8013e9c:	b538      	push	{r3, r4, r5, lr}
 8013e9e:	4d06      	ldr	r5, [pc, #24]	@ (8013eb8 <_isatty_r+0x1c>)
 8013ea0:	2300      	movs	r3, #0
 8013ea2:	4604      	mov	r4, r0
 8013ea4:	4608      	mov	r0, r1
 8013ea6:	602b      	str	r3, [r5, #0]
 8013ea8:	f7ee f926 	bl	80020f8 <_isatty>
 8013eac:	1c43      	adds	r3, r0, #1
 8013eae:	d102      	bne.n	8013eb6 <_isatty_r+0x1a>
 8013eb0:	682b      	ldr	r3, [r5, #0]
 8013eb2:	b103      	cbz	r3, 8013eb6 <_isatty_r+0x1a>
 8013eb4:	6023      	str	r3, [r4, #0]
 8013eb6:	bd38      	pop	{r3, r4, r5, pc}
 8013eb8:	20015884 	.word	0x20015884

08013ebc <abort>:
 8013ebc:	b508      	push	{r3, lr}
 8013ebe:	2006      	movs	r0, #6
 8013ec0:	f000 f834 	bl	8013f2c <raise>
 8013ec4:	2001      	movs	r0, #1
 8013ec6:	f7ee f8b7 	bl	8002038 <_exit>

08013eca <_malloc_usable_size_r>:
 8013eca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013ece:	1f18      	subs	r0, r3, #4
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	bfbc      	itt	lt
 8013ed4:	580b      	ldrlt	r3, [r1, r0]
 8013ed6:	18c0      	addlt	r0, r0, r3
 8013ed8:	4770      	bx	lr

08013eda <_raise_r>:
 8013eda:	291f      	cmp	r1, #31
 8013edc:	b538      	push	{r3, r4, r5, lr}
 8013ede:	4605      	mov	r5, r0
 8013ee0:	460c      	mov	r4, r1
 8013ee2:	d904      	bls.n	8013eee <_raise_r+0x14>
 8013ee4:	2316      	movs	r3, #22
 8013ee6:	6003      	str	r3, [r0, #0]
 8013ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8013eec:	bd38      	pop	{r3, r4, r5, pc}
 8013eee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013ef0:	b112      	cbz	r2, 8013ef8 <_raise_r+0x1e>
 8013ef2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013ef6:	b94b      	cbnz	r3, 8013f0c <_raise_r+0x32>
 8013ef8:	4628      	mov	r0, r5
 8013efa:	f000 f831 	bl	8013f60 <_getpid_r>
 8013efe:	4622      	mov	r2, r4
 8013f00:	4601      	mov	r1, r0
 8013f02:	4628      	mov	r0, r5
 8013f04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013f08:	f000 b818 	b.w	8013f3c <_kill_r>
 8013f0c:	2b01      	cmp	r3, #1
 8013f0e:	d00a      	beq.n	8013f26 <_raise_r+0x4c>
 8013f10:	1c59      	adds	r1, r3, #1
 8013f12:	d103      	bne.n	8013f1c <_raise_r+0x42>
 8013f14:	2316      	movs	r3, #22
 8013f16:	6003      	str	r3, [r0, #0]
 8013f18:	2001      	movs	r0, #1
 8013f1a:	e7e7      	b.n	8013eec <_raise_r+0x12>
 8013f1c:	2100      	movs	r1, #0
 8013f1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013f22:	4620      	mov	r0, r4
 8013f24:	4798      	blx	r3
 8013f26:	2000      	movs	r0, #0
 8013f28:	e7e0      	b.n	8013eec <_raise_r+0x12>
	...

08013f2c <raise>:
 8013f2c:	4b02      	ldr	r3, [pc, #8]	@ (8013f38 <raise+0xc>)
 8013f2e:	4601      	mov	r1, r0
 8013f30:	6818      	ldr	r0, [r3, #0]
 8013f32:	f7ff bfd2 	b.w	8013eda <_raise_r>
 8013f36:	bf00      	nop
 8013f38:	20000054 	.word	0x20000054

08013f3c <_kill_r>:
 8013f3c:	b538      	push	{r3, r4, r5, lr}
 8013f3e:	4d07      	ldr	r5, [pc, #28]	@ (8013f5c <_kill_r+0x20>)
 8013f40:	2300      	movs	r3, #0
 8013f42:	4604      	mov	r4, r0
 8013f44:	4608      	mov	r0, r1
 8013f46:	4611      	mov	r1, r2
 8013f48:	602b      	str	r3, [r5, #0]
 8013f4a:	f7ee f865 	bl	8002018 <_kill>
 8013f4e:	1c43      	adds	r3, r0, #1
 8013f50:	d102      	bne.n	8013f58 <_kill_r+0x1c>
 8013f52:	682b      	ldr	r3, [r5, #0]
 8013f54:	b103      	cbz	r3, 8013f58 <_kill_r+0x1c>
 8013f56:	6023      	str	r3, [r4, #0]
 8013f58:	bd38      	pop	{r3, r4, r5, pc}
 8013f5a:	bf00      	nop
 8013f5c:	20015884 	.word	0x20015884

08013f60 <_getpid_r>:
 8013f60:	f7ee b852 	b.w	8002008 <_getpid>

08013f64 <_init>:
 8013f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f66:	bf00      	nop
 8013f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f6a:	bc08      	pop	{r3}
 8013f6c:	469e      	mov	lr, r3
 8013f6e:	4770      	bx	lr

08013f70 <_fini>:
 8013f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f72:	bf00      	nop
 8013f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013f76:	bc08      	pop	{r3}
 8013f78:	469e      	mov	lr, r3
 8013f7a:	4770      	bx	lr
