{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610319359551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610319359552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 02:25:59 2021 " "Processing started: Mon Jan 11 02:25:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610319359552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319359552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cosinus -c Cosinus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319359552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610319360432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610319360432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cosinus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cosinus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cosinus " "Found entity 1: Cosinus" {  } { { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319378351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cosinus " "Elaborating entity \"Cosinus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610319378676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controler.sv 1 1 " "Using design file controler.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Found entity 1: Controler" {  } { { "controler.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/controler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610319378719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler Controler:controler " "Elaborating entity \"Controler\" for hierarchy \"Controler:controler\"" {  } { { "Cosinus.sv" "controler" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319378720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert Invert datapath.sv(104) " "Verilog HDL Declaration information at datapath.sv(104): object \"invert\" differs only in case from object \"Invert\" in the same scope" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1610319378748 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux datapath.sv " "Entity \"Mux\" obtained from \"datapath.sv\" instead of from Quartus Prime megafunction library" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 89 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1610319378749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.sv 10 10 " "Using design file datapath.sv, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "2 MyData " "Found entity 2: MyData" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter " "Found entity 3: Counter" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mult " "Found entity 4: Mult" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reg " "Found entity 5: Reg" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "6 RegWithInit1 " "Found entity 6: RegWithInit1" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux " "Found entity 7: Mux" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "8 Cmp " "Found entity 8: Cmp" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "9 Inverter " "Found entity 9: Inverter" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder " "Found entity 10: Adder" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610319378749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:data_path " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:data_path\"" {  } { { "Cosinus.sv" "data_path" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319378754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyData DataPath:data_path\|MyData:my_data " "Elaborating entity \"MyData\" for hierarchy \"DataPath:data_path\|MyData:my_data\"" {  } { { "datapath.sv" "my_data" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319378777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter DataPath:data_path\|MyData:my_data\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Counter:counter\"" {  } { { "datapath.sv" "counter" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319378887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319378978 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1610319378978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom DataPath:data_path\|MyData:my_data\|Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\"" {  } { { "datapath.sv" "rom" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319378979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataPath.hex " "Parameter \"init_file\" = \"DataPath.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319379449 ""}  } { { "rom.v" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610319379449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5a1 " "Found entity 1: altsyncram_g5a1" {  } { { "db/altsyncram_g5a1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/altsyncram_g5a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319379544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319379544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5a1 DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated " "Elaborating entity \"altsyncram_g5a1\" for hierarchy \"DataPath:data_path\|MyData:my_data\|Rom:rom\|altsyncram:altsyncram_component\|altsyncram_g5a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux DataPath:data_path\|Mux:mux " "Elaborating entity \"Mux\" for hierarchy \"DataPath:data_path\|Mux:mux\"" {  } { { "datapath.sv" "mux" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379566 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_rom datapath.sv(94) " "Verilog HDL Always Construct warning at datapath.sv(94): variable \"in_rom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1610319379567 "|Cosinus|DataPath:data_path|Mux:mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_x datapath.sv(96) " "Verilog HDL Always Construct warning at datapath.sv(96): variable \"in_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1610319379567 "|Cosinus|DataPath:data_path|Mux:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult DataPath:data_path\|Mult:mult1 " "Elaborating entity \"Mult\" for hierarchy \"DataPath:data_path\|Mult:mult1\"" {  } { { "datapath.sv" "mult1" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg DataPath:data_path\|Reg:reg_x " "Elaborating entity \"Reg\" for hierarchy \"DataPath:data_path\|Reg:reg_x\"" {  } { { "datapath.sv" "reg_x" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter DataPath:data_path\|Inverter:inverter " "Elaborating entity \"Inverter\" for hierarchy \"DataPath:data_path\|Inverter:inverter\"" {  } { { "datapath.sv" "inverter" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cmp DataPath:data_path\|Cmp:cmp " "Elaborating entity \"Cmp\" for hierarchy \"DataPath:data_path\|Cmp:cmp\"" {  } { { "datapath.sv" "cmp" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegWithInit1 DataPath:data_path\|RegWithInit1:reg_tmp " "Elaborating entity \"RegWithInit1\" for hierarchy \"DataPath:data_path\|RegWithInit1:reg_tmp\"" {  } { { "datapath.sv" "reg_tmp" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder DataPath:data_path\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"DataPath:data_path\|Adder:adder\"" {  } { { "datapath.sv" "adder" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319379833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DataPath:data_path\|Mult:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DataPath:data_path\|Mult:mult2\|Mult0\"" {  } { { "datapath.sv" "Mult0" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380515 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DataPath:data_path\|Mult:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DataPath:data_path\|Mult:mult1\|Mult0\"" {  } { { "datapath.sv" "Mult0" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380515 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1610319380515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\"" {  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319380772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380772 ""}  } { { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610319380772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_igt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_igt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_igt " "Found entity 1: mult_igt" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319380838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319380838 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "2 " "Converted 2 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 2 " "Used 2 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 2 2 " "Used 2 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 2 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1610319380962 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610319380962 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "2 " "Converted the following 2 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block output node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1 " "DSP block multiplier node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2 " "DSP block output node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1 " "DSP block multiplier node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319380962 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1610319380962 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1610319380962 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1610319380962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319381168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381168 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610319381168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_c2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_c2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_c2h1 " "Found entity 1: mac_mult_c2h1" {  } { { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319381231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319381231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ul " "Found entity 1: mult_4ul" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319381325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319381513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1610319381513 ""}  } { { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1610319381513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_ev82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_ev82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_ev82 " "Found entity 1: mac_out_ev82" {  } { { "db/mac_out_ev82.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_out_ev82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610319381573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319381573 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\] " "Synthesized away node \"DataPath:data_path\|Mult:mult2\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 19 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[11\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le8a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 48 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[10\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\] " "Synthesized away node \"DataPath:data_path\|Mult:mult1\|lpm_mult:Mult0\|mult_igt:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_c2h1:auto_generated\|mult_4ul:mult1\|le9a\[9\]\"" {  } { { "db/mult_4ul.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_4ul.tdf" 49 6 0 } } { "db/mac_mult_c2h1.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mac_mult_c2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_igt.tdf" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/db/mult_igt.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 60 -1 0 } } { "datapath.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/datapath.sv" 17 0 0 } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1610319381766 "|Cosinus|DataPath:data_path|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1610319381766 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1610319381766 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "380 " "Ignored 380 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "20 " "Ignored 20 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1610319381945 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "360 " "Ignored 360 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1610319381945 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1610319381945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610319382422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610319382912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.map.smsg " "Generated suppressed messages file D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319383017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610319383415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610319383415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "381 " "Implemented 381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610319383895 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610319383895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610319383895 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1610319383895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610319383895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610319383965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 02:26:23 2021 " "Processing ended: Mon Jan 11 02:26:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610319383965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610319383965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610319383965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610319383965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1610319387393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610319387393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 02:26:25 2021 " "Processing started: Mon Jan 11 02:26:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610319387393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610319387393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610319387394 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610319389129 ""}
{ "Info" "0" "" "Project  = Cosinus" {  } {  } 0 0 "Project  = Cosinus" 0 0 "Fitter" 0 0 1610319389129 ""}
{ "Info" "0" "" "Revision = Cosinus" {  } {  } 0 0 "Revision = Cosinus" 0 0 "Fitter" 0 0 1610319389129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1610319389353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1610319389353 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Cosinus EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Cosinus" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1610319389523 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1610319389573 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1610319389573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610319390322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610319390335 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610319390957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610319390957 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610319390957 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610319390959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610319390959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610319390959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610319390959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610319390959 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610319390959 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610319390961 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1610319390961 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1610319391270 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cosinus.sdc " "Synopsys Design Constraints File file not found: 'Cosinus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610319391828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610319391829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610319391841 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1610319391841 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610319391842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610319391947 ""}  } { { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610319391947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610319391947 ""}  } { { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610319391947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610319392395 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610319392396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610319392396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610319392397 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610319392398 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610319392400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610319392421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1610319392421 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610319392421 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 2.5V 19 11 0 " "Number of I/O pins in group: 30 (unused VREF, 2.5V VCCIO, 19 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1610319392424 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1610319392424 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1610319392424 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1610319392424 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1610319392424 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1610319392424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610319392502 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1610319392514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610319393518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610319393683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610319393715 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610319395621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610319395622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610319396361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 12 { 0 ""} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1610319397381 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610319397381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1610319398107 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610319398107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610319398111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1610319398366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610319398377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610319398709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610319398710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610319398938 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610319399467 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk } } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610319399771 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "Cosinus.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/Cosinus.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1610319399771 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1610319399771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.fit.smsg " "Generated suppressed messages file D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/output_files/Cosinus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610319399859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5345 " "Peak virtual memory: 5345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610319400638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 02:26:40 2021 " "Processing ended: Mon Jan 11 02:26:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610319400638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610319400638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610319400638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610319400638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610319403010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610319403010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 02:26:42 2021 " "Processing started: Mon Jan 11 02:26:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610319403010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610319403010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610319403010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1610319403442 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610319404002 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610319404029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610319404435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 02:26:44 2021 " "Processing ended: Mon Jan 11 02:26:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610319404435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610319404435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610319404435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610319404435 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610319405243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610319406626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610319406627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 02:26:46 2021 " "Processing started: Mon Jan 11 02:26:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610319406627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610319406627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cosinus -c Cosinus " "Command: quartus_sta Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610319406627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610319406889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1610319407205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610319407205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1610319407261 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1610319407261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cosinus.sdc " "Synopsys Design Constraints File file not found: 'Cosinus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1610319407592 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319407592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1610319407595 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610319407595 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1610319407597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610319407598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610319407599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610319407626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610319407719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610319407719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.493 " "Worst-case setup slack is -8.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.493            -116.391 clk  " "   -8.493            -116.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319407728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk  " "    0.355               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319407757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319407797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319407814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.174 clk  " "   -3.000             -51.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319407873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319407873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610319407975 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610319408026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610319408335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610319408429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610319408445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610319408445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.534 " "Worst-case setup slack is -7.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.534            -101.621 clk  " "   -7.534            -101.621 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319408488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319408500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.174 clk  " "   -3.000             -51.174 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610319408627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610319408796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1610319408798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610319408798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.115 " "Worst-case setup slack is -4.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.115             -52.453 clk  " "   -4.115             -52.453 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319408829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610319408844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.957 clk  " "   -3.000             -51.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610319408875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610319408875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610319409723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610319409724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610319409879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 02:26:49 2021 " "Processing ended: Mon Jan 11 02:26:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610319409879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610319409879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610319409879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610319409879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1610319412034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610319412035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 11 02:26:51 2021 " "Processing started: Mon Jan 11 02:26:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610319412035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1610319412035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Cosinus -c Cosinus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1610319412035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1610319412753 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_6_1200mv_85c_slow.svo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_6_1200mv_85c_slow.svo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_6_1200mv_0c_slow.svo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_6_1200mv_0c_slow.svo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_min_1200mv_0c_fast.svo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_min_1200mv_0c_fast.svo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus.svo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus.svo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_6_1200mv_85c_v_slow.sdo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_6_1200mv_85c_v_slow.sdo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_6_1200mv_0c_v_slow.sdo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_6_1200mv_0c_v_slow.sdo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_min_1200mv_0c_v_fast.sdo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_min_1200mv_0c_v_fast.sdo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cosinus_v.sdo D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/ simulation " "Generated file Cosinus_v.sdo in folder \"D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/CompleteDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1610319413991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610319414080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 11 02:26:54 2021 " "Processing ended: Mon Jan 11 02:26:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610319414080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610319414080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610319414080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1610319414080 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1610319414794 ""}
