/*-------------------------------- Arctic Core ------------------------------
 * Copyright (C) 2013, ArcCore AB, Sweden, www.arccore.com.
 * Contact: <contact@arccore.com>
 *
 * You may ONLY use this file:
 * 1)if you have a valid commercial ArcCore license and then in accordance with
 * the terms contained in the written license agreement between you and ArcCore,
 * or alternatively
 * 2)if you follow the terms found in GNU General Public License version 2 as
 * published by the Free Software Foundation and appearing in the file
 * LICENSE.GPL included in the packaging of this file or here
 * <http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt>
 *-------------------------------- Arctic Core -----------------------------*/
/** @tagSettings DEFAULT_ARCHITECTURE=TMS570 */
/** @reqSettings DEFAULT_SPECIFICATION_REVISION=4.3.0 */

/** @file Adc_Hw_tms570.h
 *  This files contains the hardware specific register definitions that are required by the port module.
 */
 /** \addtogroup Mcal
  * @brief This is the major Mcal folder
  *
  *  This group is for the TMS570 Mcal
  *  @{
  */

 /** \addtogroup Adc
  *  This is the TMS570 Mcal Adc Group
  *  @{
  */

#ifndef __ADC_TMS570_H__
#define __ADC_TMS570_H__


#include "Std_Types.h"


/* ----------------------------[Macro Definitions]-------------*/
/**
  * @name    Values used in Adc_Hw_tms570.h and Adc_Hw_tms570.c
  * @{
  */
#define ADC_HW_TOTAL_NUM_GROUP				3uL							// total number of groups specified in TMS570
#define ADC_NON_RELATED_REGISTER_NUM 		((0x200-0x188)/4u)			// num of non related registers in address range 0x200 to 0x188
#define ADC_HALFWORD_WIDTH					16uL

#define adcREG1 							((adcBASE_t *)0xFFF7C000U)
#define adcREG2 							((adcBASE_t *)0xFFF7C200U)

#define adcMEM1 							0xFF3E0000UL
#define adcMEM2 							0xFF3A0000UL

#define REQENASET0_BASE_ADDR 				0xFFFFFE30uL
#define REQENASET1_BASE_ADDR 				0xFFFFFE34uL

#define REQENACLR0_BASE_ADDR 				0xFFFFFE40uL
#define REQENACLR1_BASE_ADDR 				0xFFFFFE44uL

#define ADC_IOMM_KICK0 						0xFFFFEA38uL
#define ADC_IOMM_KICK1 						0xFFFFEA3CuL

#define ADC_GROUP_CONVERSION_END_ENABLE		0x00000008uL			// set register ADGxINTENA bit 3

/** @} */

/* ----------------[Base address type Definition]--------------*/
/**
  * @brief   ADC related registers in TMS570
  * @details This structure represents the layout of the hardware registers in TMS570 microcontroller.
  */
typedef volatile struct tagAdcBase
{
    uint32 RSTCR;              /**< 0x0000: Reset control register                            */
    uint32 OPMODECR;           /**< 0x0004: Operating mode control register                   */
    uint32 CLOCKCR;            /**< 0x0008: Clock control register                            */
    uint32 CALCR;              /**< 0x000C: Calibration control register                      */
    uint32 GxMODECR[ADC_HW_TOTAL_NUM_GROUP];       /**< 0x0010,0x0014,0x0018: Group 0-2 mode control register     */
    uint32 GxSRC[ADC_HW_TOTAL_NUM_GROUP];              /**< 0x001C: Group 0,1,2 trigger source control register           */
    uint32 GxINTENA[ADC_HW_TOTAL_NUM_GROUP];       /**< 0x0028,0x002C,0x0030: Group 0-2 interrupt enable register */
    uint32 GxINTFLG[ADC_HW_TOTAL_NUM_GROUP];       /**< 0x0034,0x0038,0x003C: Group 0-2 interrupt flag register   */
    uint32 GxTHRINTCR[ADC_HW_TOTAL_NUM_GROUP];     /**< 0x0040-0x0048: Group 0-2 interrupt threshold register     */
    uint32 G0DMACR;            /**< 0x004C: Group 0 DMA control register                      */
    uint32 G1DMACR;            /**< 0x0050: Group 1 DMA control register                      */
    uint32 G2DMACR;            /**< 0x0054: Group 2 DMA control register                      */
    uint32 BNDCR;              /**< 0x0058: Buffer boundary control register                  */
#ifdef _little_endian__
    uint32 BNDEND  : ADC_HALFWORD_WIDTH;      /**< 0x005C: Buffer boundary end register                      */
    uint32 BUFINIT : ADC_HALFWORD_WIDTH;      /**< 0x005C: Buffer initialization register                    */
#else
    uint32 BUFINIT : ADC_HALFWORD_WIDTH;      /**< 0x005C: Buffer initialization register                    */
    uint32 BNDEND  : ADC_HALFWORD_WIDTH;      /**< 0x005C: Buffer boundary end register                      */
#endif
    uint32 GxSAMP[ADC_HW_TOTAL_NUM_GROUP];         /**< 0x0060: Group 0,1,2 sample window register                 */
    uint32 GxSR[ADC_HW_TOTAL_NUM_GROUP];           /**< 0x006C: Group 01,2, status register                        */
    uint32 GxSEL[ADC_HW_TOTAL_NUM_GROUP];          /**< 0x0078-0x007C: Group 0-2 channel select register          */
    uint32 CALR;               /**< 0x0084: Calibration register                              */
    uint32 SMSTATE;            /**< 0x0088: State machine state register                      */
    uint32 LASTCONV;           /**< 0x008C: Last conversion register                          */
    struct
    {
        uint32 BUF0;           /**< 0x0090,0x00B0,0x00D0: Group 0-2 result buffer 1 register  */
        uint32 BUF1;           /**< 0x0094,0x00B4,0x00D4: Group 0-2 result buffer 1 register  */
        uint32 BUF2;           /**< 0x0098,0x00B8,0x00D8: Group 0-2 result buffer 2 register  */
        uint32 BUF3;           /**< 0x009C,0x00BC,0x00DC: Group 0-2 result buffer 3 register  */
        uint32 BUF4;           /**< 0x00A0,0x00C0,0x00E0: Group 0-2 result buffer 4 register  */
        uint32 BUF5;           /**< 0x00A4,0x00C4,0x00E4: Group 0-2 result buffer 5 register  */
        uint32 BUF6;           /**< 0x00A8,0x00C8,0x00E8: Group 0-2 result buffer 6 register  */
        uint32 BUF7;           /**< 0x00AC,0x00CC,0x00EC: Group 0-2 result buffer 7 register  */
    } GxBUF[ADC_HW_TOTAL_NUM_GROUP];
    uint32 G0EMUBUFFER;        /**< 0x00F0: Group 0 emulation result buffer                   */
    uint32 G1EMUBUFFER;        /**< 0x00F4: Group 1 emulation result buffer                   */
    uint32 G2EMUBUFFER;        /**< 0x00F8: Group 2 emulation result buffer                   */
    uint32 EVTDIR;             /**< 0x00FC: Event pin direction register                      */
    uint32 EVTOUT;             /**< 0x0100: Event pin digital output register                 */
    uint32 EVTIN;              /**< 0x0104: Event pin digital input register                  */
    uint32 EVTSET;             /**< 0x0108: Event pin set register                            */
    uint32 EVTCLR;             /**< 0x010C: Event pin clear register                          */
    uint32 EVTPDR;             /**< 0x0110: Event pin open drain register                     */
    uint32 EVTDIS;             /**< 0x0114: Event pin pull disable register                   */
    uint32 EVTPSEL;            /**< 0x0118: Event pin pull select register                    */
    uint32 G0SAMPDISEN;        /**< 0x011C: Group 0 sample discharge register                 */
    uint32 G1SAMPDISEN;        /**< 0x0120: Group 1 sample discharge register                 */
    uint32 G2SAMPDISEN;        /**< 0x0124: Group 2 sample discharge register                 */
    uint32 MAGINTCR1;          /**< 0x0128: Magnitude interrupt control register 1            */
    uint32 MAGINT1MASK;        /**< 0x012C: Magnitude interrupt mask register 1               */
    uint32 MAGINTCR2;          /**< 0x0130: Magnitude interrupt control register 2            */
    uint32 MAGINT2MASK;        /**< 0x0134: Magnitude interrupt mask register 2               */
    uint32 MAGINTCR3;          /**< 0x0138: Magnitude interrupt control register 3            */
    uint32 MAGINT3MASK;        /**< 0x013C: Magnitude interrupt mask register 3               */
    uint32 MAGINTCR4;          /**< 0x0140: Magnitude interrupt control register 4            */
    uint32 MAGINT4MASK;        /**< 0x0144: Magnitude interrupt mask register 4               */
    uint32 MAGINTCR5;          /**< 0x0148: Magnitude interrupt control register 5            */
    uint32 MAGINT5MASK;        /**< 0x014C: Magnitude interrupt mask register 5               */
    uint32 MAGINTCR6;          /**< 0x0150: Magnitude interrupt control register 6            */
    uint32 MAGINT6MASK;        /**< 0x0154: Magnitude interrupt mask register 6               */
    uint32 MAGTHRINTENASET;    /**< 0x0158: Magnitude interrupt set register                  */
    uint32 MAGTHRINTENACLR;    /**< 0x015C: Magnitude interrupt clear register                */
    uint32 MAGTHRINTFLG;       /**< 0x0160: Magnitude interrupt flag register                 */
    uint32 MAGTHRINTOFFSET;    /**< 0x0164: Magnitude interrupt offset register               */
    uint32 GxFIFORESETCR[ADC_HW_TOTAL_NUM_GROUP];  /**< 0x0168,0x016C,0x0170: Group 0-2 fifo reset register       */
    uint32 G0RAMADDR;          /**< 0x0174: Group 0 RAM pointer register                      */
    uint32 G1RAMADDR;          /**< 0x0178: Group 1 RAM pointer register                      */
    uint32 G2RAMADDR;          /**< 0x017C: Group 2 RAM pointer register                      */
    uint32 PARCR;              /**< 0x0180: Parity control register                           */
    uint32 PARADDR;            /**< 0x0184: Parity error address register                     */
    uint32 pad[ADC_NON_RELATED_REGISTER_NUM];
} adcBASE_t;

/** @} */

#endif

/** @}*/
/** @}*/
