===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 26.9800 seconds

  ----Wall Time----  ----Name----
    3.3207 ( 12.3%)  FIR Parser
    8.3830 ( 31.1%)  'firrtl.circuit' Pipeline
    0.8954 (  3.3%)    LowerFIRRTLTypes
    5.6662 ( 21.0%)    'firrtl.module' Pipeline
    1.3054 (  4.8%)      CSE
    0.0252 (  0.1%)        (A) DominanceInfo
    4.3608 ( 16.2%)      SimpleCanonicalizer
    0.4645 (  1.7%)    BlackBoxReader
    0.4153 (  1.5%)    'firrtl.module' Pipeline
    0.4153 (  1.5%)      CheckWidths
    2.7781 ( 10.3%)  LowerFIRRTLToHW
    1.1612 (  4.3%)  HWMemSimImpl
    5.0101 ( 18.6%)  'hw.module' Pipeline
    1.0454 (  3.9%)    HWCleanup
    1.6345 (  6.1%)    CSE
    0.2465 (  0.9%)      (A) DominanceInfo
    2.3302 (  8.6%)    SimpleCanonicalizer
    1.3261 (  4.9%)  HWLegalizeNames
    0.9222 (  3.4%)  'hw.module' Pipeline
    0.9222 (  3.4%)    PrettifyVerilog
    1.5282 (  5.7%)  Output
    0.0012 (  0.0%)  Rest
   26.9800 (100.0%)  Total

{
  totalTime: 27.008,
  maxMemory: 731725824
}
