# EESchema Netlist Version 1.1 created  Saturday, March 09, 2013 12:16:41 PM
(
 ( /5138E240/513914AE $noname  J2 SAMTEC_QTH-090-D {Lib=SAMTEC_QTH-090-D}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
  (    9 ? )
  (   10 ? )
  (   11 ? )
  (   12 ? )
  (   13 ? )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 ? )
  (   21 ? )
  (   22 ? )
  (   23 ? )
  (   24 ? )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 ? )
  (   29 ? )
  (   30 ? )
  (   31 ? )
  (   32 ? )
  (   33 ? )
  (   34 ? )
  (   35 ? )
  (   36 ? )
  (   37 ? )
  (   38 ? )
  (   39 ? )
  (   40 ? )
  (   41 ? )
  (   42 ? )
  (   43 ? )
  (   44 ? )
  (   45 ? )
  (   46 ? )
  (   47 ? )
  (   48 ? )
  (   49 ? )
  (   50 ? )
  (   51 ? )
  (   52 ? )
  (   53 ? )
  (   54 ? )
  (   55 ? )
  (   56 ? )
  (   57 ? )
  (   58 ? )
  (   59 ? )
  (   60 ? )
  (   61 /fpga_front_end_bank_0/D1 )
  (   62 /fpga_front_end_bank_0/D0 )
  (   63 /fpga_front_end_bank_0/D3 )
  (   64 /fpga_front_end_bank_0/D2 )
  (   65 /fpga_front_end_bank_0/D5 )
  (   66 /fpga_front_end_bank_0/D4 )
  (   67 /fpga_front_end_bank_0/D7 )
  (   68 /fpga_front_end_bank_0/D6 )
  (   69 /fpga_front_end_bank_0/D9 )
  (   70 /fpga_front_end_bank_0/D8 )
  (   71 GND )
  (   72 GND )
  (   73 /fpga_front_end_bank_0/D11 )
  (   74 /fpga_front_end_bank_0/D10 )
  (   75 /fpga_front_end_bank_0/D13 )
  (   76 /fpga_front_end_bank_0/D12 )
  (   77 /fpga_front_end_bank_0/D15 )
  (   78 /fpga_front_end_bank_0/D14 )
  (   79 /fpga_front_end_bank_0/D17 )
  (   80 /fpga_front_end_bank_0/D16 )
  (   81 /fpga_front_end_bank_0/D19 )
  (   82 /fpga_front_end_bank_0/D18 )
  (   83 GND )
  (   84 GND )
  (   85 /fpga_front_end_bank_0/D21 )
  (   86 /fpga_front_end_bank_0/D20 )
  (   87 /fpga_front_end_bank_0/D23 )
  (   88 /fpga_front_end_bank_0/D22 )
  (   89 /fpga_front_end_bank_0/D25 )
  (   90 /fpga_front_end_bank_0/D24 )
  (   91 /fpga_front_end_bank_0/D27 )
  (   92 /fpga_front_end_bank_0/D26 )
  (   93 /fpga_front_end_bank_0/D29 )
  (   94 /fpga_front_end_bank_0/D28 )
  (   95 GND )
  (   96 GND )
  (   97 /fpga_front_end_bank_0/D31 )
  (   98 /fpga_front_end_bank_0/D30 )
  (   99 /fpga_front_end_bank_0/D33 )
  (  100 /fpga_front_end_bank_0/D32 )
  (  101 /fpga_front_end_bank_0/D35 )
  (  102 /fpga_front_end_bank_0/D34 )
  (  103 /fpga_front_end_bank_0/D37 )
  (  104 /fpga_front_end_bank_0/D36 )
  (  105 /fpga_front_end_bank_0/D39 )
  (  106 /fpga_front_end_bank_0/D38 )
  (  107 GND )
  (  108 GND )
  (  109 /fpga_front_end_bank_0/D41 )
  (  110 /fpga_front_end_bank_0/D40 )
  (  111 /fpga_front_end_bank_0/D43 )
  (  112 /fpga_front_end_bank_0/D42 )
  (  113 /fpga_front_end_bank_0/D45 )
  (  114 /fpga_front_end_bank_0/D44 )
  (  115 /fpga_front_end_bank_0/D47 )
  (  116 /fpga_front_end_bank_0/D46 )
  (  117 /fpga_front_end_bank_0/D49 )
  (  118 /fpga_front_end_bank_0/D48 )
  (  119 /fpga_front_end_bank_0/D51 )
  (  120 /fpga_front_end_bank_0/D50 )
  (  121 /fpga_front_end_bank_1/D1 )
  (  122 /fpga_front_end_bank_1/D0 )
  (  123 /fpga_front_end_bank_1/D3 )
  (  124 /fpga_front_end_bank_1/D2 )
  (  125 /fpga_front_end_bank_1/D5 )
  (  126 /fpga_front_end_bank_1/D4 )
  (  127 /fpga_front_end_bank_1/D7 )
  (  128 /fpga_front_end_bank_1/D6 )
  (  129 /fpga_front_end_bank_1/D9 )
  (  130 /fpga_front_end_bank_1/D8 )
  (  131 GND )
  (  132 GND )
  (  133 /fpga_front_end_bank_1/D11 )
  (  134 /fpga_front_end_bank_1/D10 )
  (  135 /fpga_front_end_bank_1/D13 )
  (  136 /fpga_front_end_bank_1/D12 )
  (  137 /fpga_front_end_bank_1/D15 )
  (  138 /fpga_front_end_bank_1/D14 )
  (  139 /fpga_front_end_bank_1/D17 )
  (  140 /fpga_front_end_bank_1/D16 )
  (  141 /fpga_front_end_bank_1/D19 )
  (  142 /fpga_front_end_bank_1/D18 )
  (  143 GND )
  (  144 GND )
  (  145 /fpga_front_end_bank_1/D21 )
  (  146 /fpga_front_end_bank_1/D20 )
  (  147 /fpga_front_end_bank_1/D23 )
  (  148 /fpga_front_end_bank_1/D22 )
  (  149 /fpga_front_end_bank_1/D25 )
  (  150 /fpga_front_end_bank_1/D24 )
  (  151 /fpga_front_end_bank_1/D27 )
  (  152 /fpga_front_end_bank_1/D26 )
  (  153 /fpga_front_end_bank_1/D29 )
  (  154 /fpga_front_end_bank_1/D28 )
  (  155 GND )
  (  156 GND )
  (  157 /fpga_front_end_bank_1/D31 )
  (  158 /fpga_front_end_bank_1/D30 )
  (  159 /fpga_front_end_bank_1/D33 )
  (  160 /fpga_front_end_bank_1/D32 )
  (  161 /fpga_front_end_bank_1/D35 )
  (  162 /fpga_front_end_bank_1/D34 )
  (  163 /fpga_front_end_bank_1/D37 )
  (  164 /fpga_front_end_bank_1/D36 )
  (  165 /fpga_front_end_bank_1/D39 )
  (  166 /fpga_front_end_bank_1/D38 )
  (  167 GND )
  (  168 GND )
  (  169 /fpga_front_end_bank_1/D41 )
  (  170 /fpga_front_end_bank_1/D40 )
  (  171 /fpga_front_end_bank_1/D43 )
  (  172 /fpga_front_end_bank_1/D42 )
  (  173 /fpga_front_end_bank_1/D45 )
  (  174 /fpga_front_end_bank_1/D44 )
  (  175 /fpga_front_end_bank_1/D47 )
  (  176 /fpga_front_end_bank_1/D46 )
  (  177 /fpga_front_end_bank_1/D49 )
  (  178 /fpga_front_end_bank_1/D48 )
  (  179 /fpga_front_end_bank_1/D51 )
  (  180 /fpga_front_end_bank_1/D50 )
  (   A0 GND )
  (   A1 GND )
  (   A2 GND )
  (   A3 GND )
  (   B0 GND )
  (   B1 GND )
  (   B2 GND )
  (   B3 GND )
  (   C0 GND )
  (   C1 GND )
  (   C2 GND )
  (   C3 GND )
 )
 ( /51394328/5139434C $noname  U1 EP4CE30F29 {Lib=EP4CE30F29}
  (   A2 +1.8V )
  (   A3 /fpga_front_end_bank_0/D18 )
  (   A4 /fpga_front_end_bank_0/D22 )
  (   A5 +1.8V )
  (   A6 /fpga_front_end_bank_0/D26 )
  (   A7 /fpga_front_end_bank_0/D30 )
  (   A8 /fpga_front_end_bank_0/D34 )
  (   A9 +1.8V )
  (  A10 /fpga_front_end_bank_0/D38 )
  (  A11 /fpga_front_end_bank_0/D42 )
  (  A12 /fpga_front_end_bank_0/D44 )
  (  A13 +1.8V )
  (  A14 /fpga_front_end_bank_0/D48 )
  (  A15 /fpga_front_end_bank_1/D0 )
  (  A16 +1.8V )
  (  A17 /fpga_front_end_bank_1/D4 )
  (  A18 /fpga_front_end_bank_1/D8 )
  (  A19 /fpga_front_end_bank_1/D12 )
  (  A20 +1.8V )
  (  A21 /fpga_front_end_bank_1/D16 )
  (  A22 /fpga_front_end_bank_1/D20 )
  (  A23 /fpga_front_end_bank_1/D24 )
  (  A24 +1.8V )
  (  A25 /fpga_front_end_bank_1/D28 )
  (  A26 /fpga_front_end_bank_1/D32 )
  (  A27 +1.8V )
  (  AA1 +1.8V )
  (  AA2 GND )
  (  AA3 ? )
  (  AA4 ? )
  (  AA5 ? )
  (  AA6 ? )
  (  AA7 ? )
  (  AA8 ? )
  (  AA9 GND )
  ( AA10 ? )
  ( AA11 +1.8V )
  ( AA12 ? )
  ( AA13 ? )
  ( AA14 ? )
  ( AA15 ? )
  ( AA16 ? )
  ( AA17 N-000050 )
  ( AA18 +1.8V )
  ( AA19 ? )
  ( AA20 GND )
  ( AA21 ? )
  ( AA22 N-000086 )
  ( AA23 ? )
  ( AA24 ? )
  ( AA25 ? )
  ( AA26 ? )
  ( AA27 GND )
  ( AA28 +1.8V )
  (  AB1 ? )
  (  AB2 ? )
  (  AB3 ? )
  (  AB4 ? )
  (  AB5 ? )
  (  AB6 ? )
  (  AB7 ? )
  (  AB8 ? )
  (  AB9 /fpga_ddr2/DDR2_DM6 )
  ( AB10 +1.8V )
  ( AB11 ? )
  ( AB12 ? )
  ( AB13 ? )
  ( AB14 ? )
  ( AB15 ? )
  ( AB16 /fpga_ddr2/DDR2_DQ37 )
  ( AB17 N-000145 )
  ( AB18 ? )
  ( AB19 ? )
  ( AB20 ? )
  ( AB21 ? )
  ( AB22 ? )
  ( AB23 N-000052 )
  ( AB24 /fpga_ddr2/DDR2_DM1 )
  ( AB25 ? )
  ( AB26 /fpga_ddr2/DDR2_DQ12 )
  ( AB27 /fpga_ddr2/DDR2_DQ7 )
  ( AB28 /fpga_ddr2/DDR2_DM0 )
  (  AC1 ? )
  (  AC2 ? )
  (  AC3 ? )
  (  AC4 ? )
  (  AC5 ? )
  (  AC6 GND )
  (  AC7 ? )
  (  AC8 /fpga_ddr2/DDR2_DQ52 )
  (  AC9 GND )
  ( AC10 ? )
  ( AC11 ? )
  ( AC12 ? )
  ( AC13 GND )
  ( AC14 ? )
  ( AC15 /fpga_ddr2/DDR2_DM4 )
  ( AC16 GND )
  ( AC17 ? )
  ( AC18 ? )
  ( AC19 ? )
  ( AC20 GND )
  ( AC21 ? )
  ( AC22 ? )
  ( AC23 GND )
  ( AC24 ? )
  ( AC25 ? )
  ( AC26 ? )
  ( AC27 /fpga_ddr2/DDR2_DQ9 )
  ( AC28 /fpga_ddr2/DDR2_DQ8 )
  (  AD1 ? )
  (  AD2 ? )
  (  AD3 ? )
  (  AD4 ? )
  (  AD5 ? )
  (  AD6 +1.8V )
  (  AD7 /fpga_ddr2/DDR2_DQS7 )
  (  AD8 /fpga_ddr2/DDR2_DQ60 )
  (  AD9 +1.8V )
  ( AD10 /fpga_ddr2/DDR2_DQ55 )
  ( AD11 ? )
  ( AD12 ? )
  ( AD13 +1.8V )
  ( AD14 ? )
  ( AD15 ? )
  ( AD16 +1.8V )
  ( AD17 /fpga_ddr2/DDR2_DQ31 )
  ( AD18 /fpga_ddr2/DDR2_DQ23 )
  ( AD19 ? )
  ( AD20 +1.8V )
  ( AD21 ? )
  ( AD22 ? )
  ( AD23 +1.8V )
  ( AD24 ? )
  ( AD25 ? )
  ( AD26 /fpga_ddr2/DDR2_DQ15 )
  ( AD27 /fpga_ddr2/DDR2_DQ11 )
  ( AD28 /fpga_ddr2/DDR2_DQ10 )
  (  AE1 ? )
  (  AE2 ? )
  (  AE3 ? )
  (  AE4 ? )
  (  AE5 ? )
  (  AE6 /fpga_ddr2/DDR2_DM7 )
  (  AE7 ? )
  (  AE8 ? )
  (  AE9 /fpga_ddr2/DDR2_DQ47 )
  ( AE10 /fpga_ddr2/DDR2_DQS6 )
  ( AE11 /fpga_ddr2/DDR2_DQ45 )
  ( AE12 /fpga_ddr2/DDR2_DQ44 )
  ( AE13 ? )
  ( AE14 ? )
  ( AE15 ? )
  ( AE16 ? )
  ( AE17 /fpga_ddr2/DDR2_DQ38 )
  ( AE18 /fpga_ddr2/DDR2_DQS3 )
  ( AE19 /fpga_ddr2/DDR2_DQ30 )
  ( AE20 ? )
  ( AE21 /fpga_ddr2/DDR2_DQ19 )
  ( AE22 ? )
  ( AE23 ? )
  ( AE24 /fpga_ddr2/DDR2_DQ21 )
  ( AE25 /fpga_ddr2/DDR2_DQ20 )
  ( AE26 ? )
  ( AE27 ? )
  ( AE28 /fpga_ddr2/DDR2_DQ14 )
  (  AF1 GND )
  (  AF2 ? )
  (  AF3 ? )
  (  AF4 /fpga_ddr2/DDR2_DQ62 )
  (  AF5 ? )
  (  AF6 /fpga_ddr2/DDR2_DQ61 )
  (  AF7 /fpga_ddr2/DDR2_DQ54 )
  (  AF8 /fpga_ddr2/DDR2_DM5 )
  (  AF9 /fpga_ddr2/DDR2_DQ53 )
  ( AF10 /fpga_ddr2/DDR2_DQ46 )
  ( AF11 /fpga_ddr2/DDR2_DQS5 )
  ( AF12 ? )
  ( AF13 ? )
  ( AF14 ? )
  ( AF15 /fpga_ddr2/DDR2_DQ39 )
  ( AF16 /fpga_ddr2/DDR2_DQ36 )
  ( AF17 /fpga_ddr2/DDR2_DQS4 )
  ( AF18 ? )
  ( AF19 ? )
  ( AF20 /fpga_ddr2/DDR2_DQ22 )
  ( AF21 ? )
  ( AF22 /fpga_ddr2/DDR2_DQ18 )
  ( AF23 ? )
  ( AF24 /fpga_ddr2/DDR2_DQ28 )
  ( AF25 /fpga_ddr2/DDR2_DM2 )
  ( AF26 /fpga_ddr2/DDR2_DQS2 )
  ( AF27 /fpga_ddr2/DDR2_DQS1 )
  ( AF28 GND )
  (  AG1 +1.8V )
  (  AG2 GND )
  (  AG3 /fpga_ddr2/DDR2_DQ63 )
  (  AG4 ? )
  (  AG5 GND )
  (  AG6 /fpga_ddr2/DDR2_DQ57 )
  (  AG7 /fpga_ddr2/DDR2_DQ51 )
  (  AG8 /fpga_ddr2/DDR2_DQ49 )
  (  AG9 GND )
  ( AG10 /fpga_ddr2/DDR2_DQ43 )
  ( AG11 /fpga_ddr2/DDR2_DQ42 )
  ( AG12 /fpga_ddr2/DDR2_DQ40 )
  ( AG13 GND )
  ( AG14 ? )
  ( AG15 ? )
  ( AG16 GND )
  ( AG17 /fpga_ddr2/DDR2_DQ34 )
  ( AG18 /fpga_ddr2/DDR2_DQ32 )
  ( AG19 ? )
  ( AG20 GND )
  ( AG21 /fpga_ddr2/DDR2_DQ26 )
  ( AG22 /fpga_ddr2/DDR2_DQ24 )
  ( AG23 ? )
  ( AG24 GND )
  ( AG25 ? )
  ( AG26 /fpga_ddr2/DDR2_DQ16 )
  ( AG27 GND )
  ( AG28 +1.8V )
  (  AH2 +1.8V )
  (  AH3 /fpga_ddr2/DDR2_DQ59 )
  (  AH4 /fpga_ddr2/DDR2_DQ58 )
  (  AH5 +1.8V )
  (  AH6 /fpga_ddr2/DDR2_DQ56 )
  (  AH7 /fpga_ddr2/DDR2_DQ50 )
  (  AH8 /fpga_ddr2/DDR2_DQ48 )
  (  AH9 +1.8V )
  ( AH10 ? )
  ( AH11 /fpga_ddr2/DDR2_DQ41 )
  ( AH12 ? )
  ( AH13 +1.8V )
  ( AH14 ? )
  ( AH15 ? )
  ( AH16 +1.8V )
  ( AH17 /fpga_ddr2/DDR2_DQ35 )
  ( AH18 /fpga_ddr2/DDR2_DQ33 )
  ( AH19 /fpga_ddr2/DDR2_DM3 )
  ( AH20 +1.8V )
  ( AH21 /fpga_ddr2/DDR2_DQ27 )
  ( AH22 /fpga_ddr2/DDR2_DQ25 )
  ( AH23 /fpga_ddr2/DDR2_DQ29 )
  ( AH24 +1.8V )
  ( AH25 /fpga_ddr2/DDR2_DQ17 )
  ( AH26 ? )
  ( AH27 +1.8V )
  (   B1 +1.8V )
  (   B2 GND )
  (   B3 /fpga_front_end_bank_0/D16 )
  (   B4 /fpga_front_end_bank_0/D20 )
  (   B5 GND )
  (   B6 /fpga_front_end_bank_0/D24 )
  (   B7 /fpga_front_end_bank_0/D28 )
  (   B8 /fpga_front_end_bank_0/D32 )
  (   B9 GND )
  (  B10 /fpga_front_end_bank_0/D36 )
  (  B11 /fpga_front_end_bank_0/D40 )
  (  B12 GND )
  (  B13 GND )
  (  B14 /fpga_front_end_bank_0/D50 )
  (  B15 /fpga_front_end_bank_1/D2 )
  (  B16 GND )
  (  B17 /fpga_front_end_bank_1/D6 )
  (  B18 /fpga_front_end_bank_1/D10 )
  (  B19 /fpga_front_end_bank_1/D14 )
  (  B20 GND )
  (  B21 /fpga_front_end_bank_1/D18 )
  (  B22 /fpga_front_end_bank_1/D22 )
  (  B23 /fpga_front_end_bank_1/D26 )
  (  B24 GND )
  (  B25 /fpga_front_end_bank_1/D30 )
  (  B26 /fpga_front_end_bank_1/D34 )
  (  B27 GND )
  (  B28 +1.8V )
  (   C1 GND )
  (   C2 ? )
  (   C3 /fpga_front_end_bank_0/D13 )
  (   C4 /fpga_front_end_bank_0/D17 )
  (   C5 /fpga_front_end_bank_0/D19 )
  (   C6 /fpga_front_end_bank_0/D23 )
  (   C7 /fpga_front_end_bank_0/D27 )
  (   C8 /fpga_front_end_bank_0/D31 )
  (   C9 /fpga_front_end_bank_0/D35 )
  (  C10 /fpga_front_end_bank_0/D37 )
  (  C11 /fpga_front_end_bank_0/D41 )
  (  C12 /fpga_front_end_bank_0/D43 )
  (  C13 /fpga_front_end_bank_0/D47 )
  (  C14 /fpga_front_end_bank_0/D46 )
  (  C15 /fpga_front_end_bank_1/D5 )
  (  C16 /fpga_front_end_bank_1/D7 )
  (  C17 /fpga_front_end_bank_1/D11 )
  (  C18 /fpga_front_end_bank_1/D15 )
  (  C19 /fpga_front_end_bank_1/D19 )
  (  C20 /fpga_front_end_bank_1/D23 )
  (  C21 /fpga_front_end_bank_1/D25 )
  (  C22 /fpga_front_end_bank_1/D29 )
  (  C23 /fpga_front_end_bank_1/D33 )
  (  C24 /fpga_front_end_bank_1/D37 )
  (  C25 /fpga_front_end_bank_1/D39 )
  (  C26 ? )
  (  C27 /usb0_interfaces/RX_DATAK0 )
  (  C28 GND )
  (   D1 ? )
  (   D2 ? )
  (   D3 GND )
  (   D4 /fpga_front_end_bank_0/D15 )
  (   D5 /fpga_front_end_bank_0/D21 )
  (   D6 /fpga_front_end_bank_0/D25 )
  (   D7 /fpga_front_end_bank_0/D29 )
  (   D8 /fpga_front_end_bank_0/D33 )
  (   D9 /fpga_front_end_bank_0/D4 )
  (  D10 /fpga_front_end_bank_0/D39 )
  (  D11 /fpga_front_end_bank_0/D10 )
  (  D12 /fpga_front_end_bank_0/D45 )
  (  D13 /fpga_front_end_bank_0/D49 )
  (  D14 /fpga_front_end_bank_0/D51 )
  (  D15 /fpga_front_end_bank_1/D1 )
  (  D16 /fpga_front_end_bank_1/D3 )
  (  D17 /fpga_front_end_bank_1/D9 )
  (  D18 /fpga_front_end_bank_1/D13 )
  (  D19 /fpga_front_end_bank_1/D17 )
  (  D20 /fpga_front_end_bank_1/D21 )
  (  D21 /fpga_front_end_bank_1/D27 )
  (  D22 /fpga_front_end_bank_1/D31 )
  (  D23 /fpga_front_end_bank_1/D35 )
  (  D24 ? )
  (  D25 ? )
  (  D26 /usb0_interfaces/RX_DATAK1 )
  (  D27 /usb0_interfaces/RX_DATA14 )
  (  D28 /usb0_interfaces/RX_DATA15 )
  (   E1 ? )
  (   E2 ? )
  (   E3 ? )
  (   E4 ? )
  (   E5 ? )
  (   E6 +1.8V )
  (   E7 /fpga_front_end_bank_0/D0 )
  (   E8 /fpga_front_end_bank_0/D2 )
  (   E9 +1.8V )
  (  E10 /fpga_front_end_bank_0/D6 )
  (  E11 /fpga_front_end_bank_0/D8 )
  (  E12 /fpga_front_end_bank_0/D12 )
  (  E13 +1.8V )
  (  E14 /fpga_front_end_bank_0/D14 )
  (  E15 /fpga_front_end_bank_1/D38 )
  (  E16 +1.8V )
  (  E17 /fpga_front_end_bank_1/D40 )
  (  E18 /fpga_front_end_bank_1/D44 )
  (  E19 N-000287 )
  (  E20 +1.8V )
  (  E21 /fpga_front_end_bank_1/D48 )
  (  E22 /fpga_front_end_bank_1/D50 )
  (  E23 +1.8V )
  (  E24 ? )
  (  E25 /usb0_interfaces/RX_DATA11 )
  (  E26 /usb0_interfaces/RX_DATA9 )
  (  E27 /usb0_interfaces/RX_DATA13 )
  (  E28 /usb0_interfaces/RX_DATA12 )
  (   F1 ? )
  (   F2 ? )
  (   F3 ? )
  (   F4 ? )
  (   F5 ? )
  (   F6 GND )
  (   F7 /fpga_front_end_bank_0/D1 )
  (   F8 /fpga_front_end_bank_0/D3 )
  (   F9 GND )
  (  F10 /fpga_front_end_bank_0/D7 )
  (  F11 /fpga_front_end_bank_0/VREF )
  (  F12 /fpga_front_end_bank_0/D11 )
  (  F13 GND )
  (  F14 ? )
  (  F15 /fpga_front_end_bank_1/D36 )
  (  F16 GND )
  (  F17 /fpga_front_end_bank_1/D42 )
  (  F18 /fpga_front_end_bank_1/VREF )
  (  F19 N-000288 )
  (  F20 GND )
  (  F21 /fpga_front_end_bank_1/D46 )
  (  F22 /fpga_front_end_bank_1/VREF )
  (  F23 GND )
  (  F24 ? )
  (  F25 /usb0_interfaces/RX_DATA6 )
  (  F26 /usb0_interfaces/RX_DATA8 )
  (  F27 /usb0_interfaces/RX_DATA10 )
  (  F28 /usb0_interfaces/RX_DATA7 )
  (   G1 ? )
  (   G2 ? )
  (   G3 ? )
  (   G4 ? )
  (   G5 ? )
  (   G6 ? )
  (   G7 ? )
  (   G8 /fpga_front_end_bank_0/D5 )
  (   G9 /fpga_front_end_bank_0/VREF )
  (  G10 ? )
  (  G11 /fpga_front_end_bank_0/D9 )
  (  G12 /fpga_front_end_bank_0/VREF )
  (  G13 ? )
  (  G14 /fpga_front_end_bank_0/VREF )
  (  G15 /fpga_front_end_bank_1/VREF )
  (  G16 /fpga_front_end_bank_1/D41 )
  (  G17 /fpga_front_end_bank_1/VREF )
  (  G18 /fpga_front_end_bank_1/D45 )
  (  G19 /fpga_front_end_bank_1/D47 )
  (  G20 /fpga_front_end_bank_1/D49 )
  (  G21 /fpga_front_end_bank_1/D51 )
  (  G22 ? )
  (  G23 ? )
  (  G24 ? )
  (  G25 /usb0_interfaces/RX_DATA5 )
  (  G26 /usb0_interfaces/RX_DATA4 )
  (  G27 /usb0_interfaces/RX_DATA3 )
  (  G28 /usb0_interfaces/RX_DATA1 )
  (   H1 +1.8V )
  (   H2 GND )
  (   H3 ? )
  (   H4 ? )
  (   H5 ? )
  (   H6 ? )
  (   H7 ? )
  (   H8 ? )
  (   H9 GND )
  (  H10 ? )
  (  H11 +1.8V )
  (  H12 ? )
  (  H13 ? )
  (  H14 ? )
  (  H15 ? )
  (  H16 ? )
  (  H17 /fpga_front_end_bank_1/D43 )
  (  H18 +1.8V )
  (  H19 ? )
  (  H20 GND )
  (  H21 ? )
  (  H22 ? )
  (  H23 ? )
  (  H24 ? )
  (  H25 ? )
  (  H26 /usb0_interfaces/RX_DATA2 )
  (  H27 GND )
  (  H28 +1.8V )
  (   J1 ? )
  (   J2 GND )
  (   J3 ? )
  (   J4 ? )
  (   J5 ? )
  (   J6 ? )
  (   J7 ? )
  (   J8 /fpga_power/VCCA )
  (   J9 /fpga_power/VCCD_PLL )
  (  J10 ? )
  (  J11 GND )
  (  J12 ? )
  (  J13 +1.8V )
  (  J14 ? )
  (  J15 +1.8V )
  (  J16 ? )
  (  J17 ? )
  (  J18 GND )
  (  J19 ? )
  (  J20 /fpga_power/VCCD_PLL )
  (  J21 /fpga_power/VCCA )
  (  J22 ? )
  (  J23 ? )
  (  J24 ? )
  (  J25 /usb0_interfaces/RX_DATA0 )
  (  J26 /usb0_interfaces/TX_DATAK1 )
  (  J27 /usb0_interfaces/PCLK )
  (  J28 /usb0_interfaces/RX_VALID )
  (   K1 ? )
  (   K2 ? )
  (   K3 ? )
  (   K4 ? )
  (   K5 +1.8V )
  (   K6 GND )
  (   K7 ? )
  (   K8 +1.8V )
  (   K9 +1.2V )
  (  K10 GND )
  (  K11 +1.2V )
  (  K12 GND )
  (  K13 ? )
  (  K14 GND )
  (  K15 ? )
  (  K16 GND )
  (  K17 +1.2V )
  (  K18 GND )
  (  K19 +1.2V )
  (  K20 GND )
  (  K21 ? )
  (  K22 ? )
  (  K23 GND )
  (  K24 +1.8V )
  (  K25 /usb0_interfaces/TX_DATA14 )
  (  K26 /usb0_interfaces/TX_DATA13 )
  (  K27 /usb0_interfaces/TX_DATA12 )
  (  K28 /usb0_interfaces/TX_DATAK0 )
  (   L1 ? )
  (   L2 ? )
  (   L3 ? )
  (   L4 ? )
  (   L5 ? )
  (   L6 ? )
  (   L7 ? )
  (   L8 ? )
  (   L9 GND )
  (  L10 +1.2V )
  (  L11 GND )
  (  L12 +1.2V )
  (  L13 GND )
  (  L14 +1.2V )
  (  L15 GND )
  (  L16 +1.2V )
  (  L17 GND )
  (  L18 +1.2V )
  (  L19 GND )
  (  L20 ? )
  (  L21 +1.8V )
  (  L22 ? )
  (  L23 ? )
  (  L24 ? )
  (  L25 /usb0_interfaces/TX_DATA15 )
  (  L26 /usb0_interfaces/TX_CLK )
  (  L27 /usb0_interfaces/TX_DATA8 )
  (  L28 /usb0_interfaces/TX_DATA9 )
  (   M1 ? )
  (   M2 ? )
  (   M3 ? )
  (   M4 ? )
  (   M5 ? )
  (   M6 ? )
  (   M7 ? )
  (   M8 ? )
  (   M9 ? )
  (  M10 GND )
  (  M11 +1.2V )
  (  M12 GND )
  (  M13 +1.2V )
  (  M14 GND )
  (  M15 +1.2V )
  (  M16 GND )
  (  M17 +1.2V )
  (  M18 GND )
  (  M19 +1.2V )
  (  M20 GND )
  (  M21 ? )
  (  M22 GND )
  (  M23 ? )
  (  M24 ? )
  (  M25 /usb0_interfaces/TX_DATA10 )
  (  M26 /usb0_interfaces/TX_DATA11 )
  (  M27 /usb0_interfaces/TX_DATA6 )
  (  M28 /usb0_interfaces/TX_DATA4 )
  (   N1 +1.8V )
  (   N2 GND )
  (   N3 ? )
  (   N4 ? )
  (   N5 +1.8V )
  (   N6 GND )
  (   N7 ? )
  (   N8 ? )
  (   N9 GND )
  (  N10 +1.2V )
  (  N11 GND )
  (  N12 +1.2V )
  (  N13 GND )
  (  N14 +1.2V )
  (  N15 GND )
  (  N16 +1.2V )
  (  N17 GND )
  (  N18 +1.2V )
  (  N19 GND )
  (  N20 +1.2V )
  (  N21 ? )
  (  N22 GND )
  (  N23 GND )
  (  N24 +1.8V )
  (  N25 /usb0_interfaces/TX_DATA7 )
  (  N26 /usb0_interfaces/TX_DATA5 )
  (  N27 GND )
  (  N28 +1.8V )
  (   P1 ? )
  (   P2 ? )
  (   P3 ? )
  (   P4 ? )
  (   P5 ? )
  (   P6 ? )
  (   P7 ? )
  (   P8 ? )
  (   P9 +1.2V )
  (  P10 GND )
  (  P11 +1.2V )
  (  P12 GND )
  (  P13 +1.2V )
  (  P14 GND )
  (  P15 +1.2V )
  (  P16 GND )
  (  P17 +1.2V )
  (  P18 GND )
  (  P19 +1.2V )
  (  P20 GND )
  (  P21 ? )
  (  P22 GND )
  (  P23 GND )
  (  P24 ? )
  (  P25 /usb0_interfaces/TX_DATA2 )
  (  P26 /usb0_interfaces/TX_DATA3 )
  (  P27 /usb0_interfaces/TX_DATA1 )
  (  P28 /usb0_interfaces/TX_DATA0 )
  (   R1 ? )
  (   R2 ? )
  (   R3 ? )
  (   R4 ? )
  (   R5 ? )
  (   R6 ? )
  (   R7 ? )
  (   R8 ? )
  (   R9 GND )
  (  R10 +1.2V )
  (  R11 GND )
  (  R12 +1.2V )
  (  R13 GND )
  (  R14 +1.2V )
  (  R15 GND )
  (  R16 +1.2V )
  (  R17 GND )
  (  R18 +1.2V )
  (  R19 GND )
  (  R20 +1.2V )
  (  R21 ? )
  (  R22 ? )
  (  R23 ? )
  (  R24 ? )
  (  R25 ? )
  (  R26 ? )
  (  R27 ? )
  (  R28 ? )
  (   T1 +1.8V )
  (   T2 GND )
  (   T3 ? )
  (   T4 ? )
  (   T5 +1.8V )
  (   T6 GND )
  (   T7 ? )
  (   T8 ? )
  (   T9 ? )
  (  T10 GND )
  (  T11 +1.2V )
  (  T12 GND )
  (  T13 +1.2V )
  (  T14 GND )
  (  T15 +1.2V )
  (  T16 GND )
  (  T17 +1.2V )
  (  T18 GND )
  (  T19 +1.2V )
  (  T20 GND )
  (  T21 ? )
  (  T22 ? )
  (  T23 GND )
  (  T24 +1.8V )
  (  T25 /fpga_ddr2/DDR2_DQS0 )
  (  T26 ? )
  (  T27 GND )
  (  T28 +1.8V )
  (   U1 ? )
  (   U2 ? )
  (   U3 ? )
  (   U4 ? )
  (   U5 ? )
  (   U6 ? )
  (   U7 ? )
  (   U8 ? )
  (   U9 GND )
  (  U10 +1.2V )
  (  U11 GND )
  (  U12 +1.2V )
  (  U13 GND )
  (  U14 +1.2V )
  (  U15 GND )
  (  U16 +1.2V )
  (  U17 GND )
  (  U18 +1.2V )
  (  U19 GND )
  (  U20 ? )
  (  U21 +1.8V )
  (  U22 ? )
  (  U23 ? )
  (  U24 ? )
  (  U25 ? )
  (  U26 ? )
  (  U27 ? )
  (  U28 /fpga_ddr2/DDR2_DQ0 )
  (   V1 ? )
  (   V2 ? )
  (   V3 ? )
  (   V4 ? )
  (   V5 ? )
  (   V6 ? )
  (   V7 ? )
  (   V8 ? )
  (   V9 ? )
  (  V10 GND )
  (  V11 +1.2V )
  (  V12 GND )
  (  V13 +1.2V )
  (  V14 GND )
  (  V15 +1.2V )
  (  V16 GND )
  (  V17 +1.2V )
  (  V18 GND )
  (  V19 +1.2V )
  (  V20 ? )
  (  V21 ? )
  (  V22 ? )
  (  V23 ? )
  (  V24 ? )
  (  V25 /fpga_ddr2/DDR2_DQ4 )
  (  V26 ? )
  (  V27 ? )
  (  V28 /fpga_ddr2/DDR2_DQ1 )
  (   W1 ? )
  (   W2 ? )
  (   W3 ? )
  (   W4 ? )
  (   W5 +1.8V )
  (   W6 GND )
  (   W7 +1.8V )
  (   W8 ? )
  (   W9 ? )
  (  W10 ? )
  (  W11 GND )
  (  W12 +1.2V )
  (  W13 GND )
  (  W14 +1.2V )
  (  W15 GND )
  (  W16 ? )
  (  W17 GND )
  (  W18 +1.2V )
  (  W19 GND )
  (  W20 ? )
  (  W21 ? )
  (  W22 ? )
  (  W23 GND )
  (  W24 +1.8V )
  (  W25 ? )
  (  W26 /fpga_ddr2/DDR2_DQ5 )
  (  W27 /fpga_ddr2/DDR2_DQ3 )
  (  W28 /fpga_ddr2/DDR2_DQ2 )
  (   Y1 ? )
  (   Y2 ? )
  (   Y3 ? )
  (   Y4 ? )
  (   Y5 ? )
  (   Y6 ? )
  (   Y7 ? )
  (   Y8 /fpga_power/VCCA )
  (   Y9 /fpga_power/VCCD_PLL )
  (  Y10 ? )
  (  Y11 GND )
  (  Y12 ? )
  (  Y13 ? )
  (  Y14 ? )
  (  Y15 ? )
  (  Y16 +1.8V )
  (  Y17 ? )
  (  Y18 GND )
  (  Y19 ? )
  (  Y20 /fpga_power/VCCD_PLL )
  (  Y21 /fpga_power/VCCA )
  (  Y22 ? )
  (  Y23 ? )
  (  Y24 /fpga_ddr2/DDR2_DQ13 )
  (  Y25 ? )
  (  Y26 /fpga_ddr2/DDR2_DQ6 )
  (  Y27 ? )
  (  Y28 ? )
 )
 ( /5101C6D6/5115599E $noname  R4 50R {Lib=R}
  (    1 GND )
  (    2 N-000052 )
 )
 ( /5101C6D6/51155995 $noname  R3 50R {Lib=R}
  (    1 N-000086 )
  (    2 ? )
 )
 ( /5101C6D6/51155899 $noname  R2 50R {Lib=R}
  (    1 GND )
  (    2 N-000145 )
 )
 ( /5101C6D6/51155893 $noname  R1 50R {Lib=R}
  (    1 N-000050 )
  (    2 ? )
 )
 ( /5138E160/51393D16 $noname  R11 50 {Lib=R}
  (    1 GND )
  (    2 N-000287 )
 )
 ( /5138E160/51393D12 $noname  R10 50 {Lib=R}
  (    1 N-000288 )
  (    2 ? )
 )
 ( /5109FB2D/511488CA $noname  R9 10K {Lib=R}
  (    1 GND )
  (    2 N-000164 )
 )
 ( /5109FB2D/511488C6 $noname  R8 90K9 {Lib=R}
  (    1 N-000164 )
  (    2 ? )
 )
 ( /5109FB2D/5109FB8E $noname  U2 TUSB1310A {Lib=TUSB1310A}
  (   A2 /usb0_interfaces/RX_DATA6 )
  (   A3 /usb0_interfaces/RX_DATA7 )
  (   A4 /usb0_interfaces/RX_DATA9 )
  (   A5 /power_ldo/USB_1V1A )
  (   A6 /usb0_interfaces/PCLK )
  (   A7 /usb0_interfaces/RX_DATAK0 )
  (   A8 /usb0_interfaces/RX_DATA13 )
  (   A9 /usb0_interfaces/RX_DATA14 )
  (  A10 /power_ldo/USB_1V1A )
  (  A11 ? )
  (  A12 ? )
  (  A13 +1.8V )
  (  A14 ? )
  (   B1 /usb0_interfaces/RX_DATA5 )
  (   B2 +1.8V )
  (   B3 /usb0_interfaces/RX_DATA8 )
  (   B4 /usb0_interfaces/RX_DATA10 )
  (   B5 /usb0_interfaces/RX_DATA11 )
  (   B6 /power_ldo/USB_1V1A )
  (   B7 /usb0_interfaces/RX_DATAK1 )
  (   B8 /usb0_interfaces/RX_DATA12 )
  (   B9 /usb0_interfaces/RX_DATA15 )
  (  B10 /power_ldo/USB_1V1A )
  (  B11 GND )
  (  B12 GND )
  (  B13 GND )
  (  B14 GND )
  (   C1 /usb0_interfaces/RX_DATA3 )
  (   C2 /usb0_interfaces/RX_DATA4 )
  (   C3 +1.8V )
  (   C4 /power_ldo/USB_1V1A )
  (   C5 /usb0_configuration/RX_STATUS0 )
  (   C6 /usb0_configuration/RX_STATUS1 )
  (   C7 /usb0_configuration/RX_STATUS2 )
  (   C8 /usb0_configuration/ELAS_BUF_MODE )
  (   C9 /usb0_configuration/ELAS_BUF_MODE )
  (  C10 +1.8V )
  (  C11 /power_ldo/USB_1V1A )
  (  C12 /power_ldo/USB_1V1A )
  (  C13 ? )
  (  C14 ? )
  (   D1 /usb0_interfaces/RX_DATA2 )
  (   D2 /usb0_interfaces/RX_DATA1 )
  (   D3 /usb0_configuration/ELAS_BUF_MODE )
  (   D4 +1.8V )
  (   D5 ? )
  (   D6 ? )
  (   D7 +1.8V )
  (   D8 +1.8V )
  (   D9 +1.8V )
  (  D10 ? )
  (  D11 ? )
  (  D12 GND )
  (  D13 /power_ldo/USB_1V1A )
  (  D14 /power_ldo/USB_1V1A )
  (   E1 /power_ldo/USB_1V1A )
  (   E2 /usb0_interfaces/RX_DATA0 )
  (   E3 /usb0_configuration/ELAS_BUF_MODE )
  (   E4 +1.8V )
  (  E11 ? )
  (  E12 ? )
  (  E13 GND )
  (  E14 N-000163 )
  (   F1 /usb0_interfaces/RX_VALID )
  (   F2 /power_ldo/USB_1V1A )
  (   F3 /usb0_configuration/ELAS_BUF_MODE )
  (   F4 +1.8V )
  (   F6 GND )
  (   F7 GND )
  (   F8 GND )
  (   F9 GND )
  (  F11 ? )
  (  F12 GND )
  (  F13 GND )
  (  F14 N-000163 )
  (   G1 /usb0_interfaces/TX_DATAK1 )
  (   G2 /usb0_interfaces/TX_DATA15 )
  (   G3 /usb0_configuration/POWER_DOWN1 )
  (   G4 +1.8V )
  (   G6 GND )
  (   G7 GND )
  (   G8 GND )
  (   G9 GND )
  (  G11 ? )
  (  G12 GND )
  (  G13 /power_ldo/USB_1V1A )
  (  G14 /power_ldo/USB_1V1A )
  (   H1 /usb0_interfaces/TX_DATA13 )
  (   H2 /usb0_interfaces/TX_DATA14 )
  (   H3 /usb0_configuration/POWER_DOWN0 )
  (   H4 +1.8V )
  (   H6 GND )
  (   H7 GND )
  (   H8 GND )
  (   H9 GND )
  (  H11 /usb0_configuration/ELAS_BUF_MODE )
  (  H12 ? )
  (  H13 GND )
  (  H14 N-000163 )
  (   J1 /usb0_interfaces/TX_DATAK0 )
  (   J2 /usb0_interfaces/TX_DATA12 )
  (   J3 /usb0_configuration/ELAS_BUF_MODE )
  (   J4 ? )
  (   J6 GND )
  (   J7 GND )
  (   J8 GND )
  (   J9 GND )
  (  J11 /usb0_configuration/RESET# )
  (  J12 ? )
  (  J13 GND )
  (  J14 N-000163 )
  (   K1 /usb0_interfaces/TX_CLK )
  (   K2 /power_ldo/USB_1V1A )
  (   K3 /usb0_configuration/ELAS_BUF_MODE )
  (   K4 ? )
  (  K11 /usb0_configuration/POWER_DOWN1 )
  (  K12 GND )
  (  K13 /power_ldo/USB_1V1A )
  (  K14 /power_ldo/USB_1V1A )
  (   L1 /power_ldo/USB_1V1A )
  (   L2 /usb0_interfaces/TX_DATA10 )
  (   L3 /usb0_interfaces/TX_DATA11 )
  (   L4 +1.8V )
  (   L5 +1.8V )
  (   L6 /usb0_configuration/ELAS_BUF_MODE )
  (   L7 +1.8V )
  (   L8 +1.8V )
  (   L9 +1.8V )
  (  L10 /usb0_configuration/OUT_ENABLE )
  (  L11 /usb0_configuration/POWER_DOWN0 )
  (  L12 GND )
  (  L13 N-000178 )
  (  L14 N-000181 )
  (   M1 /usb0_interfaces/TX_DATA8 )
  (   M2 /usb0_interfaces/TX_DATA9 )
  (   M3 +1.8V )
  (   M4 /usb0_configuration/ELAS_BUF_MODE )
  (   M5 /usb0_configuration/ELAS_BUF_MODE )
  (   M6 /usb0_configuration/ELAS_BUF_MODE )
  (   M7 ? )
  (   M8 ? )
  (   M9 /usb0_configuration/RX_STATUS0 )
  (  M10 /usb0_configuration/RX_STATUS1 )
  (  M11 /usb0_configuration/RX_STATUS2 )
  (  M12 GND )
  (  M13 GND )
  (  M14 /power_ldo/USB_1V1A )
  (   N1 /usb0_interfaces/TX_DATA7 )
  (   N2 /usb0_interfaces/TX_DATA5 )
  (   N3 /usb0_interfaces/TX_DATA3 )
  (   N4 /usb0_interfaces/TX_DATA1 )
  (   N5 /power_ldo/USB_1V1A )
  (   N6 ? )
  (   N7 ? )
  (   N8 ? )
  (   N9 ? )
  (  N10 /power_ldo/USB_1V1A )
  (  N11 ? )
  (  N12 N-000164 )
  (  N13 GND )
  (  N14 +1.8V )
  (   P1 /usb0_interfaces/TX_DATA6 )
  (   P2 /usb0_interfaces/TX_DATA4 )
  (   P3 /usb0_interfaces/TX_DATA2 )
  (   P4 /power_ldo/USB_1V1A )
  (   P5 /usb0_interfaces/TX_DATA0 )
  (   P6 ? )
  (   P7 ? )
  (   P8 ? )
  (   P9 ? )
  (  P10 /power_ldo/USB_1V1A )
  (  P11 ? )
  (  P12 +3.3V )
  (  P13 N-000163 )
  (  P14 N-000163 )
 )
 ( /510A0455/511486FB $noname  R7 10K {Lib=R}
  (    1 N-000178 )
  (    2 N-000181 )
 )
 ( /510A0455/511486B3 $noname  R6 10K {Lib=R}
  (    1 GND )
  (    2 /usb0_configuration/OUT_ENABLE )
 )
 ( /510A0455/51148613 $noname  R5 10K {Lib=R}
  (    1 GND )
  (    2 /usb0_configuration/RESET# )
 )
 ( /510239EE/50FD8AE5 $noname  J1 DDR2_SDRAM_SODIMM {Lib=DDR2_SDRAM_SODIMM}
  (    1 +1.8V )
  (    2 GND )
  (    3 GND )
  (    4 /fpga_ddr2/DDR2_DQ4 )
  (    5 /fpga_ddr2/DDR2_DQ0 )
  (    6 /fpga_ddr2/DDR2_DQ5 )
  (    7 /fpga_ddr2/DDR2_DQ1 )
  (    8 GND )
  (    9 GND )
  (   10 /fpga_ddr2/DDR2_DM0 )
  (   11 GND )
  (   12 GND )
  (   13 /fpga_ddr2/DDR2_DQS0 )
  (   14 /fpga_ddr2/DDR2_DQ6 )
  (   15 GND )
  (   16 /fpga_ddr2/DDR2_DQ7 )
  (   17 /fpga_ddr2/DDR2_DQ2 )
  (   18 GND )
  (   19 /fpga_ddr2/DDR2_DQ3 )
  (   20 /fpga_ddr2/DDR2_DQ12 )
  (   21 GND )
  (   22 /fpga_ddr2/DDR2_DQ13 )
  (   23 /fpga_ddr2/DDR2_DQ8 )
  (   24 GND )
  (   25 /fpga_ddr2/DDR2_DQ9 )
  (   26 /fpga_ddr2/DDR2_DM1 )
  (   27 GND )
  (   28 GND )
  (   29 GND )
  (   30 ? )
  (   31 /fpga_ddr2/DDR2_DQS1 )
  (   32 ? )
  (   33 GND )
  (   34 GND )
  (   35 /fpga_ddr2/DDR2_DQ10 )
  (   36 /fpga_ddr2/DDR2_DQ14 )
  (   37 /fpga_ddr2/DDR2_DQ11 )
  (   38 /fpga_ddr2/DDR2_DQ15 )
  (   39 GND )
  (   40 GND )
  (   41 GND )
  (   42 GND )
  (   43 /fpga_ddr2/DDR2_DQ16 )
  (   44 /fpga_ddr2/DDR2_DQ20 )
  (   45 /fpga_ddr2/DDR2_DQ17 )
  (   46 /fpga_ddr2/DDR2_DQ21 )
  (   47 GND )
  (   48 GND )
  (   49 GND )
  (   51 /fpga_ddr2/DDR2_DQS2 )
  (   52 /fpga_ddr2/DDR2_DM2 )
  (   53 GND )
  (   54 GND )
  (   55 /fpga_ddr2/DDR2_DQ18 )
  (   56 /fpga_ddr2/DDR2_DQ22 )
  (   57 /fpga_ddr2/DDR2_DQ19 )
  (   58 /fpga_ddr2/DDR2_DQ23 )
  (   59 GND )
  (   60 GND )
  (   61 /fpga_ddr2/DDR2_DQ24 )
  (   62 /fpga_ddr2/DDR2_DQ28 )
  (   63 /fpga_ddr2/DDR2_DQ25 )
  (   64 /fpga_ddr2/DDR2_DQ29 )
  (   65 GND )
  (   66 GND )
  (   67 /fpga_ddr2/DDR2_DM3 )
  (   68 GND )
  (   69 ? )
  (   70 /fpga_ddr2/DDR2_DQS3 )
  (   71 GND )
  (   72 GND )
  (   73 /fpga_ddr2/DDR2_DQ26 )
  (   74 /fpga_ddr2/DDR2_DQ30 )
  (   75 /fpga_ddr2/DDR2_DQ27 )
  (   76 /fpga_ddr2/DDR2_DQ31 )
  (   77 GND )
  (   78 GND )
  (   79 ? )
  (   80 ? )
  (   81 +1.8V )
  (   82 +1.8V )
  (   83 ? )
  (   84 ? )
  (   85 ? )
  (   86 ? )
  (   87 +1.8V )
  (   88 +1.8V )
  (   89 ? )
  (   90 ? )
  (   91 ? )
  (   92 ? )
  (   93 ? )
  (   94 ? )
  (   95 +1.8V )
  (   96 +1.8V )
  (   97 ? )
  (   98 ? )
  (   99 ? )
  (  100 ? )
  (  101 ? )
  (  102 ? )
  (  103 +1.8V )
  (  104 +1.8V )
  (  105 ? )
  (  106 ? )
  (  107 ? )
  (  108 ? )
  (  109 ? )
  (  110 ? )
  (  111 +1.8V )
  (  112 +1.8V )
  (  113 ? )
  (  114 ? )
  (  115 ? )
  (  116 ? )
  (  117 +1.8V )
  (  118 +1.8V )
  (  119 ? )
  (  120 ? )
  (  121 GND )
  (  122 GND )
  (  123 /fpga_ddr2/DDR2_DQ32 )
  (  124 /fpga_ddr2/DDR2_DQ36 )
  (  125 /fpga_ddr2/DDR2_DQ33 )
  (  126 /fpga_ddr2/DDR2_DQ37 )
  (  127 GND )
  (  128 GND )
  (  129 GND )
  (  130 /fpga_ddr2/DDR2_DM4 )
  (  131 /fpga_ddr2/DDR2_DQS4 )
  (  132 GND )
  (  133 GND )
  (  134 /fpga_ddr2/DDR2_DQ38 )
  (  135 /fpga_ddr2/DDR2_DQ34 )
  (  136 /fpga_ddr2/DDR2_DQ39 )
  (  137 /fpga_ddr2/DDR2_DQ35 )
  (  138 GND )
  (  139 GND )
  (  140 /fpga_ddr2/DDR2_DQ44 )
  (  141 /fpga_ddr2/DDR2_DQ40 )
  (  142 /fpga_ddr2/DDR2_DQ45 )
  (  143 /fpga_ddr2/DDR2_DQ41 )
  (  144 GND )
  (  145 GND )
  (  146 GND )
  (  147 /fpga_ddr2/DDR2_DM5 )
  (  148 /fpga_ddr2/DDR2_DQS5 )
  (  149 GND )
  (  150 GND )
  (  151 /fpga_ddr2/DDR2_DQ42 )
  (  152 /fpga_ddr2/DDR2_DQ46 )
  (  153 /fpga_ddr2/DDR2_DQ43 )
  (  154 /fpga_ddr2/DDR2_DQ47 )
  (  155 GND )
  (  156 GND )
  (  157 /fpga_ddr2/DDR2_DQ48 )
  (  158 /fpga_ddr2/DDR2_DQ52 )
  (  159 /fpga_ddr2/DDR2_DQ49 )
  (  160 /fpga_ddr2/DDR2_DQ53 )
  (  161 GND )
  (  162 GND )
  (  163 ? )
  (  164 ? )
  (  165 GND )
  (  166 ? )
  (  167 GND )
  (  168 GND )
  (  169 /fpga_ddr2/DDR2_DQS6 )
  (  170 /fpga_ddr2/DDR2_DM6 )
  (  171 GND )
  (  172 GND )
  (  173 /fpga_ddr2/DDR2_DQ50 )
  (  174 /fpga_ddr2/DDR2_DQ54 )
  (  175 /fpga_ddr2/DDR2_DQ51 )
  (  176 /fpga_ddr2/DDR2_DQ55 )
  (  177 GND )
  (  178 GND )
  (  179 /fpga_ddr2/DDR2_DQ56 )
  (  180 /fpga_ddr2/DDR2_DQ60 )
  (  181 /fpga_ddr2/DDR2_DQ57 )
  (  182 /fpga_ddr2/DDR2_DQ61 )
  (  183 GND )
  (  184 GND )
  (  185 /fpga_ddr2/DDR2_DM7 )
  (  186 GND )
  (  187 GND )
  (  188 /fpga_ddr2/DDR2_DQS7 )
  (  189 /fpga_ddr2/DDR2_DQ58 )
  (  190 GND )
  (  191 /fpga_ddr2/DDR2_DQ59 )
  (  192 /fpga_ddr2/DDR2_DQ62 )
  (  193 GND )
  (  194 /fpga_ddr2/DDR2_DQ63 )
  (  195 ? )
  (  196 GND )
  (  197 ? )
  (  198 ? )
  (  199 +1.8V )
  (  200 ? )
 )
 ( /5109F714/5136A7E6 $noname  C1 1U {Lib=C}
  (    1 /power_ldo/USB_1V1A )
  (    2 GND )
 )
 ( /510239FC/50FE3B4D $noname  C4025 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B6C $noname  C4022 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B72 $noname  C4019 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B78 $noname  C4016 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B7E $noname  C4013 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B84 $noname  C4010 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE3B8A $noname  C4007 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54C6 $noname  C4027 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54CC $noname  C4024 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54D2 $noname  C4021 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54D8 $noname  C4018 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54DE $noname  C4015 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54E4 $noname  C4012 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE54EA $noname  C4009 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5513 $noname  C4026 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5519 $noname  C4023 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE551F $noname  C4020 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5525 $noname  C4017 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE552B $noname  C4014 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5531 $noname  C4011 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5537 $noname  C4008 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE555F $noname  C4004 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5565 $noname  C4001 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE556B $noname  C4005 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5571 $noname  C4002 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE5577 $noname  C4006 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
 ( /510239FC/50FE557D $noname  C4003 100N {Lib=C}
  (    1 +1.2V )
  (    2 GND )
 )
)
*
{ Allowed footprints by component:
$component J2
 SAMTEC_QTH_090-*-D-*
$endlist
$component R4
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R11
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R10
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R9
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R8
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R7
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R6
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R5
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component C4025
 SM*
 C?
 C1-1
$endlist
$component C4022
 SM*
 C?
 C1-1
$endlist
$component C4019
 SM*
 C?
 C1-1
$endlist
$component C4016
 SM*
 C?
 C1-1
$endlist
$component C4013
 SM*
 C?
 C1-1
$endlist
$component C4010
 SM*
 C?
 C1-1
$endlist
$component C4007
 SM*
 C?
 C1-1
$endlist
$component C4027
 SM*
 C?
 C1-1
$endlist
$component C4024
 SM*
 C?
 C1-1
$endlist
$component C4021
 SM*
 C?
 C1-1
$endlist
$component C4018
 SM*
 C?
 C1-1
$endlist
$component C4015
 SM*
 C?
 C1-1
$endlist
$component C4012
 SM*
 C?
 C1-1
$endlist
$component C4009
 SM*
 C?
 C1-1
$endlist
$component C4026
 SM*
 C?
 C1-1
$endlist
$component C4023
 SM*
 C?
 C1-1
$endlist
$component C4020
 SM*
 C?
 C1-1
$endlist
$component C4017
 SM*
 C?
 C1-1
$endlist
$component C4014
 SM*
 C?
 C1-1
$endlist
$component C4011
 SM*
 C?
 C1-1
$endlist
$component C4008
 SM*
 C?
 C1-1
$endlist
$component C4004
 SM*
 C?
 C1-1
$endlist
$component C4001
 SM*
 C?
 C1-1
$endlist
$component C4005
 SM*
 C?
 C1-1
$endlist
$component C4002
 SM*
 C?
 C1-1
$endlist
$component C4006
 SM*
 C?
 C1-1
$endlist
$component C4003
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "/usb0_configuration/OUT_ENABLE" "OUT_ENABLE"
 R6 2
 U2 L10
Net 3 "/usb0_configuration/RESET#" "RESET#"
 R5 2
 U2 J11
Net 5 "/usb0_configuration/ELAS_BUF_MODE" "ELAS_BUF_MODE"
 U2 M4
 U2 H11
 U2 E3
 U2 C9
 U2 C8
 U2 F3
 U2 D3
 U2 M6
 U2 K3
 U2 J3
 U2 L6
 U2 M5
Net 6 "/usb0_interfaces/RX_VALID" "RX_VALID"
 U2 F1
 U1 J28
Net 11 "/usb0_interfaces/PCLK" "PCLK"
 U1 J27
 U2 A6
Net 12 "/usb0_interfaces/TX_CLK" "TX_CLK"
 U2 K1
 U1 L26
Net 20 "/fpga_power/VCCA" "VCCA"
 U1 J8
 U1 Y8
 U1 Y21
 U1 J21
Net 21 "/fpga_power/VCCD_PLL" "VCCD_PLL"
 U1 Y20
 U1 J20
 U1 Y9
 U1 J9
Net 22 "/power_ldo/USB_1V1A" "USB_1V1A"
 U2 L1
 U2 N5
 U2 B6
 U2 B10
 U2 E1
 U2 G14
 U2 D14
 U2 K14
 U2 G13
 U2 M14
 U2 F2
 U2 K2
 U2 C4
 U2 C11
 U2 C12
 U2 A10
 C1 1
 U2 K13
 U2 D13
 U2 P10
 U2 N10
 U2 P4
 U2 A5
Net 23 "+1.2V" "+1.2V"
 C4027 1
 C4007 1
 C4018 1
 C4011 1
 C4021 1
 C4024 1
 C4008 1
 C4003 1
 C4006 1
 C4002 1
 C4005 1
 C4001 1
 C4004 1
 U1 L18
 C4019 1
 C4016 1
 C4010 1
 C4013 1
 C4022 1
 U1 P9
 U1 M17
 U1 N10
 U1 R10
 U1 U10
 U1 N20
 U1 K9
 U1 R20
 U1 K11
 U1 M11
 C4025 1
 U1 P19
 U1 P17
 C4015 1
 C4012 1
 U1 V11
 C4009 1
 U1 T11
 U1 P11
 U1 L14
 U1 T15
 U1 P15
 U1 M15
 U1 M19
 U1 K19
 U1 W14
 U1 L12
 U1 W18
 U1 R14
 U1 N14
 C4026 1
 U1 V13
 U1 T13
 U1 U18
 U1 R18
 U1 N18
 U1 P13
 U1 M13
 U1 W12
 U1 U12
 U1 R12
 U1 N12
 C4014 1
 U1 U14
 C4017 1
 U1 U16
 U1 K17
 U1 L10
 C4020 1
 U1 V15
 C4023 1
 U1 T17
 U1 T19
 U1 L16
 U1 V19
 U1 N16
 U1 R16
 U1 V17
Net 25 "+1.8V" "+1.8V"
 U2 B2
 U2 L4
 U2 L9
 U2 A13
 U2 C10
 U2 D9
 U2 H4
 U2 G4
 U2 F4
 U2 E4
 U2 D4
 U2 M3
 U2 L5
 U2 C3
 U2 N14
 U2 D7
 U2 L7
 U2 D8
 U2 L8
 U1 AH9
 U1 W7
 U1 E6
 U1 W5
 U1 AD13
 U1 A13
 U1 AH2
 U1 AG1
 U1 AA1
 U1 U21
 U1 L21
 U1 H11
 U1 E20
 U1 AB10
 U1 K8
 U1 AD9
 U1 T28
 U1 N28
 U1 H28
 U1 B28
 U1 H18
 U1 A27
 U1 AD6
 U1 E13
 U1 E16
 U1 A16
 U1 AH5
 U1 AH27
 U1 N5
 U1 K5
 U1 A5
 U1 A2
 U1 T1
 U1 N1
 U1 H1
 U1 B1
 U1 AG28
 U1 AA28
 U1 AA18
 U1 J15
 U1 AH16
 U1 AD16
 U1 AH24
 U1 AD23
 U1 AH13
 U1 T5
 U1 AA11
 U1 AH20
 U1 AD20
 U1 A20
 U1 E9
 U1 A9
 J1 103
 J1 112
 J1 111
 J1 88
 J1 87
 J1 96
 J1 95
 J1 82
 J1 1
 J1 104
 U1 W24
 U1 T24
 U1 N24
 U1 K24
 U1 A24
 U1 E23
 U1 J13
 U1 Y16
 J1 81
 J1 199
 J1 118
 J1 117
Net 31 "/fpga_front_end_bank_1/VREF" "VREF"
 U1 F18
 U1 G17
 U1 F22
 U1 G15
Net 33 "GND" "GND"
 J2 A3
 J1 121
 J2 B2
 J2 83
 J2 84
 J2 95
 J2 96
 J2 A1
 J2 A2
 J1 193
 J1 184
 J1 144
 J1 156
 J2 72
 J1 145
 J2 A0
 J1 66
 J1 21
 J1 41
 J1 71
 J1 12
 J1 42
 J1 72
 J1 33
 J1 53
 J1 24
 J1 34
 J1 54
 J1 15
 J1 161
 J1 60
 J1 27
 J1 47
 J1 77
 J1 18
 J1 28
 J1 48
 J1 78
 J1 39
 J1 59
 J1 150
 J1 190
 U1 AA27
 J1 187
 J1 165
 J1 171
 J1 183
 J1 133
 J1 172
 J1 162
 J1 132
 J1 122
 J1 3
 J1 196
 J1 127
 J1 177
 J1 155
 J1 128
 J1 138
 J1 168
 J1 178
 J1 139
 J1 149
 J1 8
 J1 40
 J1 65
 J1 9
 U1 V18
 U1 Y18
 U1 C28
 R11 1
 U1 T18
 U1 N17
 C4021 2
 U1 AG27
 U1 AF28
 U1 H27
 U1 P16
 U1 T16
 U1 V16
 U1 AC6
 U1 L17
 U1 R17
 U1 U17
 U1 W17
 U1 B27
 U1 P20
 U1 N27
 U1 T27
 U1 J18
 U1 K18
 U1 M18
 U1 P18
 C4002 2
 C4003 2
 C4025 2
 C4005 2
 J2 107
 C4001 2
 J2 108
 C4004 2
 J2 B3
 J2 B0
 C4006 2
 J2 71
 J2 B1
 J2 144
 J2 143
 J2 155
 J2 132
 J2 131
 J2 168
 J2 167
 J2 156
 U1 V10
 U1 B20
 U1 F20
 U1 H20
 U1 K20
 U1 M20
 U1 C1
 U1 B2
 U1 H2
 U1 J2
 U1 N2
 U1 T2
 C4017 2
 C4023 2
 C4015 2
 C4012 2
 C4009 2
 C4026 2
 C4018 2
 C4020 2
 C4014 2
 C4011 2
 C4008 2
 C4022 2
 C4019 2
 C4016 2
 C4013 2
 C4010 2
 C4007 2
 C4027 2
 C4024 2
 U1 D3
 U1 F9
 U1 H9
 U1 L9
 U1 N9
 U1 R9
 U1 B5
 U1 K10
 U1 M10
 U1 P10
 U1 T10
 J1 2
 U1 B9
 J2 C0
 J2 C1
 J2 C2
 J2 C3
 U1 U9
 U1 F6
 U1 K6
 U1 N6
 U1 T6
 U1 W6
 U2 L12
 U2 K12
 U2 G12
 U2 D12
 J1 68
 J1 29
 J1 49
 U2 B12
 J1 146
 J1 186
 U2 F13
 J1 167
 U2 M12
 U2 E13
 R6 1
 U2 F8
 U2 G8
 U2 H8
 U2 J8
 R5 1
 U2 F9
 U2 G9
 U2 H9
 U2 J9
 U2 J7
 U2 B13
 J1 11
 U1 AG16
 U2 H13
 U2 J13
 U2 M13
 U2 B14
 U2 N13
 C1 2
 J1 129
 R9 1
 U2 F6
 U2 G6
 U2 H6
 U2 J6
 U2 F7
 U2 G7
 U2 H7
 U2 B11
 U2 F12
 U1 K23
 U1 N23
 U1 T23
 U1 W23
 U1 K14
 U1 V14
 U1 U13
 U1 W13
 U1 F23
 U1 R19
 U1 B12
 U1 M16
 U1 M12
 U1 P12
 U1 T12
 U1 V12
 U1 AA2
 U1 AG2
 U1 B13
 U1 F13
 U1 L13
 U1 N13
 U1 AG13
 U1 N19
 U1 AF1
 U1 U19
 U1 W19
 U1 AA9
 U1 AC9
 U1 AG9
 U1 AA20
 U1 AC20
 U1 AG20
 U1 AC13
 U1 L19
 U1 AC23
 U1 AG24
 U1 AC16
 U1 U15
 U1 M14
 U1 P14
 U1 T14
 U1 R13
 U1 B24
 U1 L15
 U1 N15
 U1 R15
 U1 W15
 U1 AG5
 U1 B16
 U1 F16
 U1 K16
 U1 K12
 U1 T20
 U1 J11
 U1 L11
 U1 N11
 U1 R11
 U1 U11
 U1 W11
 U1 Y11
 R4 1
 R2 1
 U1 M22
 U1 N22
 U1 P23
 U1 P22
Net 50 "" ""
 U1 AA17
 R1 1
Net 52 "" ""
 R4 2
 U1 AB23
Net 86 "" ""
 R3 1
 U1 AA22
Net 145 "" ""
 R2 2
 U1 AB17
Net 163 "" ""
 U2 P13
 U2 E14
 U2 F14
 U2 J14
 U2 P14
 U2 H14
Net 164 "" ""
 R9 2
 R8 1
 U2 N12
Net 178 "" ""
 U2 L13
 R7 1
Net 181 "" ""
 U2 L14
 R7 2
Net 274 "/fpga_front_end_bank_0/VREF" "VREF"
 U1 F11
 U1 G9
 U1 G14
 U1 G12
Net 287 "" ""
 U1 E19
 R11 2
Net 288 "" ""
 U1 F19
 R10 1
Net 429 "/usb0_interfaces/TX_DATA0" "TX_DATA0"
 U2 P5
 U1 P28
Net 430 "/usb0_interfaces/RX_DATA10" "RX_DATA10"
 U1 F27
 U2 B4
Net 431 "/usb0_interfaces/RX_DATA11" "RX_DATA11"
 U1 E25
 U2 B5
Net 432 "/usb0_interfaces/RX_DATA12" "RX_DATA12"
 U1 E28
 U2 B8
Net 433 "/usb0_interfaces/RX_DATA13" "RX_DATA13"
 U2 A8
 U1 E27
Net 434 "/usb0_interfaces/RX_DATA14" "RX_DATA14"
 U1 D27
 U2 A9
Net 435 "/usb0_interfaces/RX_DATA15" "RX_DATA15"
 U2 B9
 U1 D28
Net 436 "/usb0_interfaces/TX_DATAK0" "TX_DATAK0"
 U2 J1
 U1 K28
Net 437 "/usb0_interfaces/TX_DATAK1" "TX_DATAK1"
 U1 J26
 U2 G1
Net 438 "/usb0_interfaces/RX_DATA9" "RX_DATA9"
 U1 E26
 U2 A4
Net 439 "/usb0_interfaces/TX_DATA1" "TX_DATA1"
 U2 N4
 U1 P27
Net 440 "/usb0_interfaces/TX_DATA2" "TX_DATA2"
 U2 P3
 U1 P25
Net 441 "/usb0_interfaces/TX_DATA3" "TX_DATA3"
 U1 P26
 U2 N3
Net 442 "/usb0_interfaces/TX_DATA4" "TX_DATA4"
 U2 P2
 U1 M28
Net 443 "/usb0_interfaces/TX_DATA5" "TX_DATA5"
 U1 N26
 U2 N2
Net 444 "/usb0_interfaces/TX_DATA6" "TX_DATA6"
 U1 M27
 U2 P1
Net 445 "/usb0_interfaces/TX_DATA7" "TX_DATA7"
 U1 N25
 U2 N1
Net 446 "/usb0_interfaces/TX_DATA8" "TX_DATA8"
 U2 M1
 U1 L27
Net 447 "/usb0_interfaces/TX_DATA9" "TX_DATA9"
 U1 L28
 U2 M2
Net 448 "/usb0_interfaces/RX_DATAK1" "RX_DATAK1"
 U1 D26
 U2 B7
Net 456 "/usb0_interfaces/RX_DATAK0" "RX_DATAK0"
 U2 A7
 U1 C27
Net 457 "/usb0_interfaces/TX_DATA10" "TX_DATA10"
 U2 L2
 U1 M25
Net 458 "/usb0_interfaces/RX_DATA0" "RX_DATA0"
 U1 J25
 U2 E2
Net 459 "/usb0_interfaces/RX_DATA1" "RX_DATA1"
 U1 G28
 U2 D2
Net 460 "/usb0_interfaces/RX_DATA2" "RX_DATA2"
 U2 D1
 U1 H26
Net 461 "/usb0_interfaces/RX_DATA3" "RX_DATA3"
 U1 G27
 U2 C1
Net 462 "/usb0_interfaces/RX_DATA4" "RX_DATA4"
 U2 C2
 U1 G26
Net 463 "/usb0_interfaces/RX_DATA5" "RX_DATA5"
 U1 G25
 U2 B1
Net 464 "/usb0_interfaces/RX_DATA6" "RX_DATA6"
 U1 F25
 U2 A2
Net 465 "/usb0_interfaces/RX_DATA7" "RX_DATA7"
 U1 F28
 U2 A3
Net 466 "/usb0_interfaces/RX_DATA8" "RX_DATA8"
 U2 B3
 U1 F26
Net 467 "/usb0_configuration/POWER_DOWN0" "POWER_DOWN0"
 U2 L11
 U2 H3
Net 468 "/usb0_configuration/POWER_DOWN1" "POWER_DOWN1"
 U2 G3
 U2 K11
Net 469 "/usb0_configuration/RX_STATUS0" "RX_STATUS0"
 U2 C5
 U2 M9
Net 470 "/usb0_configuration/RX_STATUS1" "RX_STATUS1"
 U2 C6
 U2 M10
Net 471 "/usb0_interfaces/TX_DATA11" "TX_DATA11"
 U2 L3
 U1 M26
Net 472 "/usb0_interfaces/TX_DATA12" "TX_DATA12"
 U1 K27
 U2 J2
Net 473 "/usb0_interfaces/TX_DATA13" "TX_DATA13"
 U1 K26
 U2 H1
Net 474 "/usb0_interfaces/TX_DATA14" "TX_DATA14"
 U2 H2
 U1 K25
Net 475 "/usb0_interfaces/TX_DATA15" "TX_DATA15"
 U1 L25
 U2 G2
Net 477 "/usb0_configuration/RX_STATUS2" "RX_STATUS2"
 U2 C7
 U2 M11
Net 478 "/fpga_front_end_bank_0/D46" "D46"
 J2 116
 U1 C14
Net 479 "/fpga_front_end_bank_0/D37" "D37"
 U1 C10
 J2 103
Net 480 "/fpga_front_end_bank_0/D38" "D38"
 U1 A10
 J2 106
Net 481 "/fpga_front_end_bank_0/D39" "D39"
 U1 D10
 J2 105
Net 482 "/fpga_front_end_bank_0/D40" "D40"
 J2 110
 U1 B11
Net 483 "/fpga_front_end_bank_0/D41" "D41"
 U1 C11
 J2 109
Net 484 "/fpga_front_end_bank_0/D42" "D42"
 U1 A11
 J2 112
Net 485 "/fpga_front_end_bank_0/D43" "D43"
 J2 111
 U1 C12
Net 486 "/fpga_front_end_bank_0/D44" "D44"
 U1 A12
 J2 114
Net 487 "/fpga_front_end_bank_0/D45" "D45"
 U1 D12
 J2 113
Net 488 "/fpga_front_end_bank_0/D36" "D36"
 U1 B10
 J2 104
Net 489 "/fpga_front_end_bank_0/D47" "D47"
 J2 115
 U1 C13
Net 490 "/fpga_front_end_bank_0/D48" "D48"
 U1 A14
 J2 118
Net 491 "/fpga_front_end_bank_0/D49" "D49"
 J2 117
 U1 D13
Net 492 "/fpga_front_end_bank_0/D50" "D50"
 U1 B14
 J2 120
Net 493 "/fpga_front_end_bank_0/D51" "D51"
 J2 119
 U1 D14
Net 494 "/fpga_front_end_bank_0/D27" "D27"
 U1 C7
 J2 91
Net 495 "/fpga_front_end_bank_0/D18" "D18"
 U1 A3
 J2 82
Net 496 "/fpga_front_end_bank_0/D19" "D19"
 J2 81
 U1 C5
Net 497 "/fpga_front_end_bank_0/D20" "D20"
 J2 86
 U1 B4
Net 498 "/fpga_front_end_bank_0/D21" "D21"
 J2 85
 U1 D5
Net 499 "/fpga_front_end_bank_0/D22" "D22"
 J2 88
 U1 A4
Net 500 "/fpga_front_end_bank_0/D23" "D23"
 U1 C6
 J2 87
Net 501 "/fpga_front_end_bank_0/D24" "D24"
 J2 90
 U1 B6
Net 502 "/fpga_front_end_bank_0/D25" "D25"
 U1 D6
 J2 89
Net 503 "/fpga_front_end_bank_0/D26" "D26"
 U1 A6
 J2 92
Net 504 "/fpga_front_end_bank_0/D28" "D28"
 U1 B7
 J2 94
Net 505 "/fpga_front_end_bank_0/D29" "D29"
 U1 D7
 J2 93
Net 506 "/fpga_front_end_bank_0/D30" "D30"
 J2 98
 U1 A7
Net 507 "/fpga_front_end_bank_0/D31" "D31"
 J2 97
 U1 C8
Net 508 "/fpga_front_end_bank_0/D32" "D32"
 U1 B8
 J2 100
Net 509 "/fpga_front_end_bank_0/D33" "D33"
 U1 D8
 J2 99
Net 510 "/fpga_front_end_bank_0/D34" "D34"
 U1 A8
 J2 102
Net 511 "/fpga_front_end_bank_0/D35" "D35"
 J2 101
 U1 C9
Net 512 "/fpga_ddr2/DDR2_DM2" "DDR2_DM2"
 J1 52
 U1 AF25
Net 513 "/fpga_ddr2/DDR2_DQ57" "DDR2_DQ57"
 U1 AG6
 J1 181
Net 514 "/fpga_ddr2/DDR2_DQ58" "DDR2_DQ58"
 J1 189
 U1 AH4
Net 515 "/fpga_ddr2/DDR2_DQ59" "DDR2_DQ59"
 J1 191
 U1 AH3
Net 516 "/fpga_ddr2/DDR2_DQ60" "DDR2_DQ60"
 U1 AD8
 J1 180
Net 517 "/fpga_ddr2/DDR2_DQ61" "DDR2_DQ61"
 J1 182
 U1 AF6
Net 518 "/fpga_ddr2/DDR2_DQ62" "DDR2_DQ62"
 J1 192
 U1 AF4
Net 519 "/fpga_ddr2/DDR2_DQ63" "DDR2_DQ63"
 J1 194
 U1 AG3
Net 520 "/fpga_ddr2/DDR2_DM0" "DDR2_DM0"
 U1 AB28
 J1 10
Net 521 "/fpga_ddr2/DDR2_DM1" "DDR2_DM1"
 U1 AB24
 J1 26
Net 522 "/fpga_ddr2/DDR2_DQ56" "DDR2_DQ56"
 U1 AH6
 J1 179
Net 523 "/fpga_ddr2/DDR2_DM3" "DDR2_DM3"
 J1 67
 U1 AH19
Net 524 "/fpga_ddr2/DDR2_DM4" "DDR2_DM4"
 U1 AC15
 J1 130
Net 525 "/fpga_ddr2/DDR2_DM5" "DDR2_DM5"
 U1 AF8
 J1 147
Net 526 "/fpga_ddr2/DDR2_DM6" "DDR2_DM6"
 J1 170
 U1 AB9
Net 527 "/fpga_ddr2/DDR2_DM7" "DDR2_DM7"
 U1 AE6
 J1 185
Net 528 "/fpga_ddr2/DDR2_DQS0" "DDR2_DQS0"
 J1 13
 U1 T25
Net 529 "/fpga_ddr2/DDR2_DQS1" "DDR2_DQS1"
 J1 31
 U1 AF27
Net 530 "/fpga_ddr2/DDR2_DQS2" "DDR2_DQS2"
 U1 AF26
 J1 51
Net 531 "/fpga_ddr2/DDR2_DQS3" "DDR2_DQS3"
 J1 70
 U1 AE18
Net 532 "/fpga_ddr2/DDR2_DQ46" "DDR2_DQ46"
 U1 AF10
 J1 152
Net 533 "/fpga_ddr2/DDR2_DQ37" "DDR2_DQ37"
 U1 AB16
 J1 126
Net 534 "/fpga_ddr2/DDR2_DQ38" "DDR2_DQ38"
 U1 AE17
 J1 134
Net 535 "/fpga_ddr2/DDR2_DQ39" "DDR2_DQ39"
 U1 AF15
 J1 136
Net 536 "/fpga_ddr2/DDR2_DQ40" "DDR2_DQ40"
 U1 AG12
 J1 141
Net 537 "/fpga_ddr2/DDR2_DQ41" "DDR2_DQ41"
 J1 143
 U1 AH11
Net 538 "/fpga_ddr2/DDR2_DQ42" "DDR2_DQ42"
 U1 AG11
 J1 151
Net 539 "/fpga_ddr2/DDR2_DQ43" "DDR2_DQ43"
 U1 AG10
 J1 153
Net 540 "/fpga_ddr2/DDR2_DQ44" "DDR2_DQ44"
 U1 AE12
 J1 140
Net 541 "/fpga_ddr2/DDR2_DQ45" "DDR2_DQ45"
 U1 AE11
 J1 142
Net 542 "/fpga_ddr2/DDR2_DQS4" "DDR2_DQS4"
 J1 131
 U1 AF17
Net 543 "/fpga_ddr2/DDR2_DQ47" "DDR2_DQ47"
 J1 154
 U1 AE9
Net 544 "/fpga_ddr2/DDR2_DQ48" "DDR2_DQ48"
 J1 157
 U1 AH8
Net 545 "/fpga_ddr2/DDR2_DQ49" "DDR2_DQ49"
 J1 159
 U1 AG8
Net 546 "/fpga_ddr2/DDR2_DQ50" "DDR2_DQ50"
 U1 AH7
 J1 173
Net 547 "/fpga_ddr2/DDR2_DQ51" "DDR2_DQ51"
 J1 175
 U1 AG7
Net 548 "/fpga_ddr2/DDR2_DQ52" "DDR2_DQ52"
 J1 158
 U1 AC8
Net 549 "/fpga_ddr2/DDR2_DQ53" "DDR2_DQ53"
 U1 AF9
 J1 160
Net 550 "/fpga_ddr2/DDR2_DQ54" "DDR2_DQ54"
 J1 174
 U1 AF7
Net 551 "/fpga_ddr2/DDR2_DQ55" "DDR2_DQ55"
 J1 176
 U1 AD10
Net 572 "/fpga_ddr2/DDR2_DQS5" "DDR2_DQS5"
 U1 AF11
 J1 148
Net 573 "/fpga_ddr2/DDR2_DQS6" "DDR2_DQS6"
 J1 169
 U1 AE10
Net 574 "/fpga_ddr2/DDR2_DQS7" "DDR2_DQS7"
 U1 AD7
 J1 188
Net 579 "/fpga_ddr2/DDR2_DQ36" "DDR2_DQ36"
 J1 124
 U1 AF16
Net 583 "/fpga_ddr2/DDR2_DQ26" "DDR2_DQ26"
 J1 73
 U1 AG21
Net 584 "/fpga_ddr2/DDR2_DQ17" "DDR2_DQ17"
 U1 AH25
 J1 45
Net 585 "/fpga_ddr2/DDR2_DQ18" "DDR2_DQ18"
 J1 55
 U1 AF22
Net 586 "/fpga_ddr2/DDR2_DQ19" "DDR2_DQ19"
 U1 AE21
 J1 57
Net 587 "/fpga_ddr2/DDR2_DQ20" "DDR2_DQ20"
 U1 AE25
 J1 44
Net 588 "/fpga_ddr2/DDR2_DQ21" "DDR2_DQ21"
 U1 AE24
 J1 46
Net 589 "/fpga_ddr2/DDR2_DQ22" "DDR2_DQ22"
 U1 AF20
 J1 56
Net 590 "/fpga_ddr2/DDR2_DQ23" "DDR2_DQ23"
 U1 AD18
 J1 58
Net 591 "/fpga_ddr2/DDR2_DQ24" "DDR2_DQ24"
 U1 AG22
 J1 61
Net 592 "/fpga_ddr2/DDR2_DQ25" "DDR2_DQ25"
 U1 AH22
 J1 63
Net 593 "/fpga_ddr2/DDR2_DQ16" "DDR2_DQ16"
 U1 AG26
 J1 43
Net 594 "/fpga_ddr2/DDR2_DQ27" "DDR2_DQ27"
 J1 75
 U1 AH21
Net 595 "/fpga_ddr2/DDR2_DQ28" "DDR2_DQ28"
 U1 AF24
 J1 62
Net 596 "/fpga_ddr2/DDR2_DQ29" "DDR2_DQ29"
 J1 64
 U1 AH23
Net 597 "/fpga_ddr2/DDR2_DQ30" "DDR2_DQ30"
 U1 AE19
 J1 74
Net 598 "/fpga_ddr2/DDR2_DQ31" "DDR2_DQ31"
 U1 AD17
 J1 76
Net 599 "/fpga_ddr2/DDR2_DQ32" "DDR2_DQ32"
 J1 123
 U1 AG18
Net 600 "/fpga_ddr2/DDR2_DQ33" "DDR2_DQ33"
 J1 125
 U1 AH18
Net 601 "/fpga_ddr2/DDR2_DQ34" "DDR2_DQ34"
 U1 AG17
 J1 135
Net 602 "/fpga_ddr2/DDR2_DQ35" "DDR2_DQ35"
 J1 137
 U1 AH17
Net 603 "/fpga_ddr2/DDR2_DQ7" "DDR2_DQ7"
 U1 AB27
 J1 16
Net 604 "/fpga_ddr2/DDR2_DQ0" "DDR2_DQ0"
 U1 U28
 J1 5
Net 605 "/fpga_ddr2/DDR2_DQ1" "DDR2_DQ1"
 U1 V28
 J1 7
Net 606 "/fpga_ddr2/DDR2_DQ2" "DDR2_DQ2"
 J1 17
 U1 W28
Net 607 "/fpga_ddr2/DDR2_DQ3" "DDR2_DQ3"
 J1 19
 U1 W27
Net 608 "/fpga_ddr2/DDR2_DQ4" "DDR2_DQ4"
 J1 4
 U1 V25
Net 609 "/fpga_ddr2/DDR2_DQ5" "DDR2_DQ5"
 U1 W26
 J1 6
Net 610 "/fpga_ddr2/DDR2_DQ6" "DDR2_DQ6"
 U1 Y26
 J1 14
Net 611 "/fpga_front_end_bank_0/D17" "D17"
 U1 C4
 J2 79
Net 612 "/fpga_ddr2/DDR2_DQ8" "DDR2_DQ8"
 J1 23
 U1 AC28
Net 613 "/fpga_ddr2/DDR2_DQ9" "DDR2_DQ9"
 U1 AC27
 J1 25
Net 614 "/fpga_ddr2/DDR2_DQ10" "DDR2_DQ10"
 U1 AD28
 J1 35
Net 615 "/fpga_ddr2/DDR2_DQ11" "DDR2_DQ11"
 U1 AD27
 J1 37
Net 616 "/fpga_ddr2/DDR2_DQ12" "DDR2_DQ12"
 J1 20
 U1 AB26
Net 617 "/fpga_ddr2/DDR2_DQ13" "DDR2_DQ13"
 J1 22
 U1 Y24
Net 618 "/fpga_ddr2/DDR2_DQ14" "DDR2_DQ14"
 J1 36
 U1 AE28
Net 619 "/fpga_ddr2/DDR2_DQ15" "DDR2_DQ15"
 U1 AD26
 J1 38
Net 620 "/fpga_front_end_bank_1/D2" "D2"
 U1 B15
 J2 124
Net 621 "/fpga_front_end_bank_1/D0" "D0"
 J2 122
 U1 A15
Net 622 "/fpga_front_end_bank_1/D1" "D1"
 J2 121
 U1 D15
Net 623 "/fpga_front_end_bank_1/D3" "D3"
 U1 D16
 J2 123
Net 624 "/fpga_front_end_bank_1/D4" "D4"
 U1 A17
 J2 126
Net 625 "/fpga_front_end_bank_1/D5" "D5"
 J2 125
 U1 C15
Net 626 "/fpga_front_end_bank_1/D6" "D6"
 J2 128
 U1 B17
Net 627 "/fpga_front_end_bank_1/D7" "D7"
 U1 C16
 J2 127
Net 628 "/fpga_front_end_bank_1/D8" "D8"
 U1 A18
 J2 130
Net 629 "/fpga_front_end_bank_1/D9" "D9"
 U1 D17
 J2 129
Net 630 "/fpga_front_end_bank_1/D10" "D10"
 U1 B18
 J2 134
Net 631 "/fpga_front_end_bank_1/D11" "D11"
 J2 133
 U1 C17
Net 632 "/fpga_front_end_bank_1/D12" "D12"
 U1 A19
 J2 136
Net 633 "/fpga_front_end_bank_1/D41" "D41"
 U1 G16
 J2 169
Net 634 "/fpga_front_end_bank_1/D32" "D32"
 U1 A26
 J2 160
Net 635 "/fpga_front_end_bank_1/D33" "D33"
 J2 159
 U1 C23
Net 636 "/fpga_front_end_bank_1/D34" "D34"
 J2 162
 U1 B26
Net 637 "/fpga_front_end_bank_1/D35" "D35"
 U1 D23
 J2 161
Net 638 "/fpga_front_end_bank_1/D36" "D36"
 U1 F15
 J2 164
Net 639 "/fpga_front_end_bank_1/D37" "D37"
 J2 163
 U1 C24
Net 640 "/fpga_front_end_bank_1/D38" "D38"
 J2 166
 U1 E15
Net 641 "/fpga_front_end_bank_1/D39" "D39"
 J2 165
 U1 C25
Net 642 "/fpga_front_end_bank_1/D40" "D40"
 U1 E17
 J2 170
Net 643 "/fpga_front_end_bank_1/D31" "D31"
 J2 157
 U1 D22
Net 644 "/fpga_front_end_bank_1/D42" "D42"
 J2 172
 U1 F17
Net 645 "/fpga_front_end_bank_1/D43" "D43"
 J2 171
 U1 H17
Net 646 "/fpga_front_end_bank_1/D44" "D44"
 U1 E18
 J2 174
Net 647 "/fpga_front_end_bank_1/D45" "D45"
 J2 173
 U1 G18
Net 648 "/fpga_front_end_bank_1/D46" "D46"
 U1 F21
 J2 176
Net 649 "/fpga_front_end_bank_1/D47" "D47"
 U1 G19
 J2 175
Net 650 "/fpga_front_end_bank_1/D48" "D48"
 U1 E21
 J2 178
Net 651 "/fpga_front_end_bank_1/D49" "D49"
 J2 177
 U1 G20
Net 652 "/fpga_front_end_bank_1/D50" "D50"
 U1 E22
 J2 180
Net 653 "/fpga_front_end_bank_1/D22" "D22"
 U1 B22
 J2 148
Net 654 "/fpga_front_end_bank_1/D13" "D13"
 U1 D18
 J2 135
Net 655 "/fpga_front_end_bank_1/D14" "D14"
 U1 B19
 J2 138
Net 656 "/fpga_front_end_bank_1/D15" "D15"
 U1 C18
 J2 137
Net 657 "/fpga_front_end_bank_1/D16" "D16"
 J2 140
 U1 A21
Net 658 "/fpga_front_end_bank_1/D17" "D17"
 U1 D19
 J2 139
Net 659 "/fpga_front_end_bank_1/D18" "D18"
 J2 142
 U1 B21
Net 660 "/fpga_front_end_bank_1/D19" "D19"
 J2 141
 U1 C19
Net 661 "/fpga_front_end_bank_1/D20" "D20"
 U1 A22
 J2 146
Net 662 "/fpga_front_end_bank_1/D21" "D21"
 J2 145
 U1 D20
Net 663 "/fpga_front_end_bank_1/D23" "D23"
 J2 147
 U1 C20
Net 664 "/fpga_front_end_bank_1/D24" "D24"
 U1 A23
 J2 150
Net 665 "/fpga_front_end_bank_1/D25" "D25"
 U1 C21
 J2 149
Net 666 "/fpga_front_end_bank_1/D26" "D26"
 U1 B23
 J2 152
Net 667 "/fpga_front_end_bank_1/D27" "D27"
 U1 D21
 J2 151
Net 668 "/fpga_front_end_bank_1/D28" "D28"
 U1 A25
 J2 154
Net 669 "/fpga_front_end_bank_1/D29" "D29"
 U1 C22
 J2 153
Net 670 "/fpga_front_end_bank_1/D30" "D30"
 J2 158
 U1 B25
Net 671 "/fpga_front_end_bank_0/D14" "D14"
 U1 E14
 J2 78
Net 672 "/fpga_front_end_bank_0/D5" "D5"
 U1 G8
 J2 65
Net 673 "/fpga_front_end_bank_0/D6" "D6"
 U1 E10
 J2 68
Net 674 "/fpga_front_end_bank_0/D7" "D7"
 U1 F10
 J2 67
Net 675 "/fpga_front_end_bank_0/D8" "D8"
 U1 E11
 J2 70
Net 676 "/fpga_front_end_bank_0/D9" "D9"
 J2 69
 U1 G11
Net 677 "/fpga_front_end_bank_0/D10" "D10"
 J2 74
 U1 D11
Net 678 "/fpga_front_end_bank_0/D11" "D11"
 J2 73
 U1 F12
Net 679 "/fpga_front_end_bank_0/D12" "D12"
 J2 76
 U1 E12
Net 680 "/fpga_front_end_bank_0/D13" "D13"
 J2 75
 U1 C3
Net 681 "/fpga_front_end_bank_0/D4" "D4"
 U1 D9
 J2 66
Net 682 "/fpga_front_end_bank_0/D15" "D15"
 J2 77
 U1 D4
Net 683 "/fpga_front_end_bank_0/D16" "D16"
 U1 B3
 J2 80
Net 684 "/fpga_front_end_bank_1/D51" "D51"
 J2 179
 U1 G21
Net 685 "/fpga_front_end_bank_0/D0" "D0"
 U1 E7
 J2 62
Net 686 "/fpga_front_end_bank_0/D1" "D1"
 U1 F7
 J2 61
Net 687 "/fpga_front_end_bank_0/D2" "D2"
 J2 64
 U1 E8
Net 688 "/fpga_front_end_bank_0/D3" "D3"
 J2 63
 U1 F8
}
#End
