{
    "code": "module TopModule (\n  input logic clk,\n  input logic a,\n  input logic b,\n  output logic out_assign,\n  output logic out_always_comb,\n  output logic out_always_ff\n);\n\nassign out_assign = a ^ b;\n\nalways @(*) begin\n  out_always_comb = a ^ b;\nend\n\nalways @(posedge clk) begin\n  out_always_ff <= a ^ b;\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}