
           Lattice Mapping Report File for Design Module 'microSD'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t TQFP144 -s 4 -oc Commercial
     microSD_microSD.ngd -o microSD_microSD_map.ncd -pr microSD_microSD.prf -mp
     microSD_microSD.mrp -lpf E:/GIT/my_projects/FPGA/Verilog/microSD/microSD/mi
     croSD_microSD_synplify.lpf -lpf
     E:/GIT/my_projects/FPGA/Verilog/microSD/microSD.lpf -c 0 -gui -msgset
     E:/GIT/my_projects/FPGA/Verilog/microSD/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCTQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  09/20/19  22:20:04

Design Summary
--------------

   Number of registers:     29 out of  4665 (1%)
      PFU registers:           19 out of  4320 (0%)
      PIO registers:           10 out of   345 (3%)
   Number of SLICEs:        15 out of  2160 (1%)
      SLICEs as Logic/ROM:     15 out of  2160 (1%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          0 out of  2160 (0%)
   Number of LUT4s:         29 out of  4320 (1%)
      Number used as logic LUTs:         29
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 24 + 4(JTAG) out of 115 (24%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CLK50_c: 23 loads, 23 rising, 0 falling (Driver: PIO CLK50 )
   Number of Clock Enables:  4

                                    Page 1




Design:  microSD                                       Date:  09/20/19  22:20:04

Design Summary (cont)
---------------------
     Net period_RNINBI[0]: 5 loads, 5 LSLICEs
     Net period_RNIAI28[0]: 2 loads, 0 LSLICEs
     Net period2_RNI88601[3]: 4 loads, 4 LSLICEs
     Net R_STB_pad_RNI5ALB: 8 loads, 0 LSLICEs
   Number of local set/reset loads for net RST_c merged into GSR:  6
   Number of LSRs:  1
     Net MISO_pad_RNIPCE3: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net W_STB_c: 10 loads
     Net R_DATA3: 9 loads
     Net period[0]: 8 loads
     Net R_STB_pad_RNI5ALB: 8 loads
     Net SCLK_c: 8 loads
     Net period_RNINBI[0]: 6 loads
     Net period2[3]: 5 loads
     Net CO0_0: 4 loads
     Net period1[0]: 4 loads
     Net period2_RNI88601[3]: 4 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'RST_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| R_DATA[0]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| CLK50               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CS                  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| SCLK                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MISO                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| MOSI                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[7]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[6]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[5]           | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  microSD                                       Date:  09/20/19  22:20:04

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| R_DATA[4]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[3]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[2]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_DATA[1]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| R_STB               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[7]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[6]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[5]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_DATA[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| W_STB               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RST                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The local reset signal 'RST_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'RST_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

                                    Page 3




Design:  microSD                                       Date:  09/20/19  22:20:04

GSR Usage (cont)
----------------
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 33 MB
        














































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
