static inline T_1 F_1 ( unsigned long V_1 , int V_2 ) {\r\nT_1 V_3 = 0 ;\r\nT_1 V_4 ;\r\nif ( V_2 == 1 ) {\r\nV_4 = ( V_1 & 1 ) << 11 ;\r\nV_1 -= V_1 & 1 ;\r\nV_3 = V_5 - V_6 + V_4 + V_1 ;\r\n} else if ( V_2 == 2 )\r\nV_3 = V_7 - V_6 + V_1 ;\r\nreturn V_3 ;\r\n}\r\nstatic inline T_1 F_1 ( unsigned long V_1 , int V_2 ) {\r\nT_1 V_4 ;\r\nT_1 V_3 = ( ( V_1 - V_6 ) & 0xf000 ) << 8 ;\r\nif ( V_2 == 1 ) {\r\nV_4 = V_1 & 1 ;\r\nV_1 -= V_4 ;\r\nV_4 <<= 11 ;\r\nV_3 = ( V_3 | V_5 ) + V_4 + ( V_1 & 0xfff ) ;\r\n} else if ( V_2 == 2 )\r\nV_3 = ( V_3 | V_7 ) + ( V_1 & 0xfff ) ;\r\nreturn V_3 ;\r\n}\r\nvoid F_2 ( int V_8 , unsigned long V_1 , void * V_9 , T_2 V_2 ,\r\nT_2 V_10 , int V_11 )\r\n{\r\nT_1 V_3 ;\r\nunsigned char * V_12 = ( unsigned char * ) V_9 ;\r\nunsigned long V_13 ;\r\nF_3 ( L_1\r\nL_2 ,\r\nV_8 , V_1 , V_9 , V_2 , V_10 , V_11 ) ;\r\nV_3 = F_1 ( V_1 , 1 ) ;\r\nif ( ! V_3 ) {\r\nF_4 ( L_3 , V_1 ) ;\r\nreturn;\r\n}\r\nF_3 ( L_4 , V_3 ) ;\r\nF_5 ( & V_14 , V_13 ) ;\r\nwhile ( V_10 -- )\r\n* V_12 ++ = F_6 ( V_3 ) ;\r\nF_7 ( & V_14 , V_13 ) ;\r\n}\r\nvoid F_8 ( int V_8 , unsigned long V_1 , void * V_9 , T_2 V_2 ,\r\nT_2 V_10 , int V_11 )\r\n{\r\nT_1 V_3 ;\r\nunsigned short * V_12 = ( unsigned short * ) V_9 ;\r\nunsigned long V_13 ;\r\nF_3 ( L_5\r\nL_6 ,\r\nV_8 , V_1 , V_9 , V_2 , V_10 , V_11 ) ;\r\nif ( V_2 != 2 )\r\nF_4 ( L_7 , V_2 ,\r\nV_1 ) ;\r\nif ( V_2 == 9 )\r\nF_4 ( L_8 ) ;\r\nV_3 = F_1 ( V_1 , 2 ) ;\r\nif ( ! V_3 ) {\r\nF_4 ( L_9 , V_1 ) ;\r\nreturn;\r\n}\r\nF_3 ( L_10 , V_3 ) ;\r\nF_5 ( & V_14 , V_13 ) ;\r\nwhile ( V_10 -- )\r\n* V_12 ++ = F_9 ( V_3 ) ;\r\nF_7 ( & V_14 , V_13 ) ;\r\n}\r\nvoid F_10 ( int V_8 , unsigned long V_1 , void * V_9 , T_2 V_2 ,\r\nT_2 V_10 , int V_11 )\r\n{\r\nT_1 V_3 ;\r\nunsigned char * V_12 = ( unsigned char * ) V_9 ;\r\nunsigned long V_13 ;\r\nF_3 ( L_11\r\nL_6 ,\r\nV_8 , V_1 , V_9 , V_2 , V_10 , V_11 ) ;\r\nV_3 = F_1 ( V_1 , 1 ) ;\r\nif ( ! V_3 ) {\r\nF_4 ( L_12 , V_1 ) ;\r\nreturn;\r\n}\r\nF_3 ( L_13 , V_3 ) ;\r\nF_5 ( & V_14 , V_13 ) ;\r\nwhile ( V_10 -- )\r\nF_11 ( * V_12 ++ , V_3 ) ;\r\nF_7 ( & V_14 , V_13 ) ;\r\n}\r\nvoid F_12 ( int V_8 , unsigned long V_1 , void * V_9 , T_2 V_2 ,\r\nT_2 V_10 , int V_11 )\r\n{\r\nT_1 V_3 ;\r\nunsigned short * V_12 = ( unsigned short * ) V_9 ;\r\nunsigned long V_13 ;\r\nF_3 ( L_14\r\nL_6 ,\r\nV_8 , V_1 , V_9 , V_2 , V_10 , V_11 ) ;\r\nif( V_2 != 2 )\r\nF_4 ( L_15 ,\r\nV_2 , V_1 ) ;\r\nif( V_2 == 9 )\r\nF_4 ( L_16 ) ;\r\nV_3 = F_1 ( V_1 , 2 ) ;\r\nif ( ! V_3 ) {\r\nF_4 ( L_17 , V_1 ) ;\r\nreturn;\r\n}\r\n#if 1\r\nif ( V_3 & 1 ) {\r\nF_4 ( L_18 , V_1 ,\r\nV_3 ) ;\r\nreturn;\r\n}\r\n#endif\r\nF_3 ( L_19 , V_3 ) ;\r\nF_5 ( & V_14 , V_13 ) ;\r\nwhile ( V_10 -- )\r\nF_13 ( * V_12 ++ , V_3 ) ;\r\nF_7 ( & V_14 , V_13 ) ;\r\n}\r\nstatic unsigned int F_14 ( T_3 V_8 , unsigned int V_15 )\r\n{\r\nunsigned int V_16 = F_15 ( V_15 ) ;\r\nF_3 ( L_20 , V_15 , V_16 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic void F_16 ( T_3 V_8 , unsigned int V_15 , unsigned int V_17 )\r\n{\r\nF_17 ( V_17 , V_15 ) ;\r\nF_3 ( L_21 , V_15 , V_17 ) ;\r\n}\r\nstatic int T_4 F_18 ( T_3 V_8 )\r\n{\r\nunsigned int V_18 ;\r\nF_3 ( L_22 ) ;\r\nF_4 ( L_23 ) ;\r\nV_18 = F_14 ( V_8 , ( unsigned int ) V_19 ) ;\r\nif ( ! V_18 )\r\nF_4 ( L_24 ) ;\r\nF_4 ( L_25 , V_8 , V_18 ) ;\r\nF_3 ( L_26 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( T_5 V_20 , int V_21 , T_5 V_22 ,\r\nunsigned int V_23 )\r\n{\r\nT_6 * V_24 = & V_25 [ V_26 ] ;\r\nF_3 ( L_27\r\nL_28 ,\r\nV_20 , V_21 , V_22 , V_23 ) ;\r\nV_24 -> V_23 = V_23 ;\r\nV_24 -> V_22 = V_22 ;\r\n#if ! F_20 ( V_27 )\r\nV_24 -> V_20 = 0 ;\r\nV_24 -> V_13 = 0 ;\r\nV_24 -> V_28 = V_21 ;\r\nV_24 -> V_29 = V_21 + 1 ;\r\n#else\r\nV_24 -> V_20 = V_20 ;\r\nV_24 -> V_13 = 0 ;\r\nV_24 -> V_28 = 0 ;\r\nV_24 -> V_29 = 0 ;\r\n#endif\r\nif ( F_18 ( V_26 ) )\r\nV_24 -> V_13 |= V_30 ;\r\n#if ! F_20 ( V_27 )\r\nF_21 ( ( unsigned int ) V_31 , 0x20 , L_29 ) ;\r\n#else\r\n{\r\nunsigned int V_32 ;\r\nV_32 = ( unsigned int ) V_31 ;\r\nV_32 |= V_26 << 8 ;\r\nF_21 ( V_32 , 0x20 , L_29 ) ;\r\n}\r\n#endif\r\nF_4 ( V_33 L_30 , V_34 [ V_26 ] . V_35 ) ;\r\nF_4 ( L_31 , V_24 -> V_20 ) ;\r\nV_24 -> V_25 . V_36 |= ( V_37 | V_38 ) ;\r\nV_24 -> V_25 . V_39 = V_40 ;\r\nV_24 -> V_25 . V_41 = V_23 ;\r\nV_24 -> V_25 . V_42 = 0 ;\r\n#if ! F_20 ( V_27 )\r\nV_24 -> V_25 . V_43 = V_44 ;\r\n#else\r\nV_24 -> V_25 . V_43 = V_45 + V_26 ;\r\n#endif\r\n#ifndef V_27\r\nF_22 ( V_21 , V_46 , 0 , L_29 , V_46 ) ;\r\n#ifndef F_23\r\nF_22 ( V_21 + 1 , V_46 , 0 , L_29 , V_46 ) ;\r\n#endif\r\nF_3 ( L_32 ) ;\r\nF_16 ( V_26 , ( unsigned int ) V_47 , 0x01 ) ;\r\n#endif\r\n#if F_20 ( V_48 ) || F_20 ( V_27 ) || F_20 ( V_49 )\r\nF_16 ( V_26 , ( unsigned int ) V_50 , 0x0200 ) ;\r\n#endif\r\nV_26 ++ ;\r\nreturn;\r\n}\r\nstatic T_7 V_46 ( int V_21 , void * V_51 )\r\n{\r\nint V_52 ;\r\nT_8 V_53 = 0 ;\r\nint V_54 = 0 ;\r\nF_3 ( L_33 , V_21 , V_51 ) ;\r\nfor ( V_52 = 0 ; V_52 < V_26 ; V_52 ++ ) {\r\nif ( V_25 [ V_52 ] . V_28 != V_21 && V_25 [ V_52 ] . V_29 != V_21 )\r\ncontinue;\r\nV_54 = 1 ;\r\nF_3 ( L_34 ,\r\nV_52 , V_21 ) ;\r\nV_53 |= V_55 ;\r\nif ( V_53 )\r\nF_24 ( & V_25 [ V_52 ] . V_25 , V_53 ) ;\r\n}\r\nF_3 ( L_35 ) ;\r\nreturn F_25 ( V_54 ) ;\r\n}\r\nstatic void F_26 ( T_1 V_17 )\r\n{\r\nF_3 ( L_36 ) ;\r\nV_46 ( 0 , NULL ) ;\r\nF_27 ( & V_56 ) ;\r\nV_56 . V_57 = V_58 + V_59 ;\r\nF_28 ( & V_56 ) ;\r\n}\r\nstatic int F_29 ( T_3 V_8 , T_8 * V_60 )\r\n{\r\nT_8 V_61 ;\r\nF_3 ( L_37 ) ;\r\nV_61 = F_14 ( V_8 , ( unsigned int ) V_19 ) ;\r\n* V_60 = ( V_61 ) ? V_55 : 0 ;\r\nF_3 ( L_38 , V_61 ) ;\r\n#if F_20 ( V_48 ) || F_20 ( V_27 ) || F_20 ( V_49 )\r\nif ( V_61 ) {\r\nV_61 = F_15 ( ( unsigned int ) V_62 ) ;\r\nif ( ! ( V_61 & V_63 ) ) {\r\nF_3 ( L_39\r\nL_40 , V_61 ) ;\r\nV_61 |= V_63 ;\r\nF_17 ( V_61 , ( unsigned int ) V_62 ) ;\r\nF_30 ( 100 ) ;\r\n}\r\n* V_60 |= V_64 ;\r\nF_16 ( V_8 , ( unsigned int ) V_65 , 0 ) ;\r\nF_30 ( 100 ) ;\r\n* V_60 |= V_66 ;\r\n* V_60 |= V_67 ;\r\n} else {\r\nV_61 = F_15 ( ( unsigned int ) V_62 ) ;\r\nV_61 &= ~ V_63 ;\r\nF_17 ( V_61 , ( unsigned int ) V_62 ) ;\r\nF_30 ( 100 ) ;\r\nF_3 ( L_39\r\nL_41 , V_61 ) ;\r\n}\r\n#elif F_20 ( V_68 ) || F_20 ( F_23 )\r\nif ( V_61 ) {\r\nV_61 = F_14 ( V_8 , ( unsigned int ) V_62 ) ;\r\nif ( V_61 == 0 ) {\r\nF_16 ( V_8 , ( unsigned int ) V_62 , 1 ) ;\r\nF_16 ( V_8 , ( unsigned int ) V_65 , 0 ) ;\r\nF_30 ( 50 ) ;\r\n}\r\n* V_60 |= V_64 ;\r\nF_16 ( V_8 , ( unsigned int ) V_65 , 0 ) ;\r\nF_30 ( 50 ) ;\r\nF_16 ( V_8 , ( unsigned int ) V_31 , 0x0101 ) ;\r\nF_30 ( 25 ) ;\r\nF_16 ( V_8 , ( unsigned int ) V_31 , 0x0100 ) ;\r\nF_31 ( 2 ) ;\r\n* V_60 |= V_66 ;\r\n* V_60 |= V_67 ;\r\n} else {\r\nF_16 ( V_8 , ( unsigned int ) V_62 , 0 ) ;\r\nF_30 ( 100 ) ;\r\nF_3 ( L_39\r\nL_41 , V_61 ) ;\r\n}\r\n#else\r\n#error no platform configuration\r\n#endif\r\nF_3 ( L_42 ,\r\nV_8 , * V_60 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( T_3 V_8 , T_9 * V_69 )\r\n{\r\nF_3 ( L_43\r\nL_44 , V_8 , V_69 -> V_13 ,\r\nV_69 -> V_70 , V_69 -> V_71 , V_69 -> V_72 , V_69 -> V_73 ) ;\r\n#if F_20 ( V_48 ) || F_20 ( V_27 ) || F_20 ( V_49 ) || F_20 ( V_68 ) || F_20 ( F_23 )\r\nif ( V_69 -> V_70 ) {\r\nif ( ( V_69 -> V_70 != 50 ) && ( V_69 -> V_70 != 33 ) )\r\nreturn - V_74 ;\r\n}\r\n#endif\r\nif ( V_69 -> V_13 & V_75 ) {\r\nF_3 ( L_45 ) ;\r\nF_16 ( V_8 , ( unsigned int ) V_31 , 0x101 ) ;\r\n} else{\r\nF_16 ( V_8 , ( unsigned int ) V_31 , 0x100 ) ;\r\n}\r\nif ( V_69 -> V_13 & V_76 ) {\r\nF_3 ( L_46 ) ;\r\nF_16 ( V_8 , ( unsigned int ) V_65 , 0 ) ;\r\n} else {\r\nF_16 ( V_8 , ( unsigned int ) V_65 , 1 ) ;\r\n}\r\nif( V_69 -> V_13 & V_77 ) {\r\nF_3 ( L_47 ) ;\r\n}\r\nif ( V_69 -> V_13 & V_78 ) {\r\nF_3 ( L_48 ) ;\r\n}\r\nif ( V_69 -> V_73 & V_55 )\r\nF_3 ( L_49 ) ;\r\nif ( V_69 -> V_13 & V_77 ) {\r\nif ( V_69 -> V_73 & V_79 )\r\nF_3 ( L_50 ) ;\r\n} else {\r\nif ( V_69 -> V_73 & V_80 )\r\nF_3 ( L_51 ) ;\r\nif ( V_69 -> V_73 & V_81 )\r\nF_3 ( L_52 ) ;\r\nif ( V_69 -> V_73 & V_66 )\r\nF_3 ( L_53 ) ;\r\n}\r\nF_3 ( L_54 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_33 ( T_3 V_8 , struct V_82 * V_83 )\r\n{\r\nT_10 V_84 ;\r\nF_3 ( L_55\r\nL_56 , V_8 , V_83 -> V_84 , V_83 -> V_13 ,\r\nV_83 -> V_85 , ( unsigned long long ) V_83 -> V_86 ,\r\n( unsigned long long ) V_83 -> V_87 ) ;\r\nV_84 = V_83 -> V_84 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( T_3 V_8 , struct V_88 * V_89 )\r\n{\r\nT_10 V_84 = V_89 -> V_84 ;\r\nT_1 V_3 ;\r\nT_6 * V_24 = & V_25 [ V_8 ] ;\r\nF_3 ( L_57\r\nL_58 , V_8 , V_84 , V_89 -> V_13 ,\r\nV_89 -> V_85 , ( unsigned long long ) V_89 -> V_90 ,\r\nV_89 -> V_91 ) ;\r\nif ( ( V_84 > V_92 ) || ( V_89 -> V_91 > 0x3ffffff ) ) {\r\nreturn - V_74 ;\r\n}\r\nif ( ( V_89 -> V_13 & V_93 ) == 0 ) {\r\nV_24 -> V_94 = V_95 ;\r\nreturn 0 ;\r\n}\r\nif ( V_89 -> V_13 & V_96 ) {\r\nV_24 -> V_94 = V_97 ;\r\n} else {\r\nV_24 -> V_94 = V_98 ;\r\n}\r\nV_3 = V_24 -> V_22 + ( V_89 -> V_91 & V_99 ) ;\r\nV_89 -> V_90 = V_3 + V_89 -> V_91 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( struct V_100 * V_101 , T_8 * V_60 )\r\n{\r\nunsigned int V_8 = F_36 ( V_101 , struct V_102 , V_25 ) -> V_103 ;\r\nif ( V_25 [ V_8 ] . V_13 & V_30 ) {\r\nF_37 ( & V_101 -> V_51 , L_59 , V_8 ) ;\r\n* V_60 = 0 ;\r\nreturn - V_74 ;\r\n}\r\nF_37 ( & V_101 -> V_51 , L_60 , V_8 ) ;\r\nF_38 ( F_29 ( V_8 , V_60 ) ) ;\r\n}\r\nstatic int F_39 ( struct V_100 * V_101 , T_9 * V_69 )\r\n{\r\nunsigned int V_8 = F_36 ( V_101 , struct V_102 , V_25 ) -> V_103 ;\r\nif ( V_25 [ V_8 ] . V_13 & V_30 ) {\r\nF_37 ( & V_101 -> V_51 , L_61 , V_8 ) ;\r\nreturn - V_74 ;\r\n}\r\nF_37 ( & V_101 -> V_51 , L_62 , V_8 ) ;\r\nF_38 ( F_32 ( V_8 , V_69 ) ) ;\r\n}\r\nstatic int F_40 ( struct V_100 * V_101 , struct V_82 * V_83 )\r\n{\r\nunsigned int V_8 = F_36 ( V_101 , struct V_102 , V_25 ) -> V_103 ;\r\nif ( V_25 [ V_8 ] . V_13 & V_30 ) {\r\nF_37 ( & V_101 -> V_51 , L_63 , V_8 ) ;\r\nreturn - V_74 ;\r\n}\r\nF_37 ( & V_101 -> V_51 , L_64 , V_8 ) ;\r\nF_38 ( F_33 ( V_8 , V_83 ) ) ;\r\n}\r\nstatic int F_41 ( struct V_100 * V_101 , struct V_88 * V_89 )\r\n{\r\nunsigned int V_8 = F_36 ( V_101 , struct V_102 , V_25 ) -> V_103 ;\r\nif ( V_25 [ V_8 ] . V_13 & V_30 ) {\r\nF_37 ( & V_101 -> V_51 , L_65 , V_8 ) ;\r\nreturn - V_74 ;\r\n}\r\nF_37 ( & V_101 -> V_51 , L_66 , V_8 ) ;\r\nF_38 ( F_34 ( V_8 , V_89 ) ) ;\r\n}\r\nstatic int F_42 ( struct V_100 * V_101 )\r\n{\r\nF_37 ( & V_101 -> V_51 , L_67 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_43 ( void )\r\n{\r\nint V_52 , V_104 ;\r\nV_104 = F_44 ( & V_105 ) ;\r\nif ( V_104 )\r\nreturn V_104 ;\r\nV_104 = F_45 ( & V_106 ) ;\r\nif ( V_104 ) {\r\nF_46 ( & V_105 ) ;\r\nreturn V_104 ;\r\n}\r\n#if F_20 ( V_68 ) || F_20 ( F_23 )\r\nF_16 ( 0 , ( unsigned int ) V_107 , 0x0f0f ) ;\r\nF_16 ( 0 , ( unsigned int ) V_50 , 0x0200 ) ;\r\n#endif\r\nV_26 = 0 ;\r\n#if ! F_20 ( V_27 )\r\nF_19 ( V_108 , V_109 , V_110 ,\r\nV_6 ) ;\r\n#else\r\n{\r\nT_5 V_20 , V_22 ;\r\nunsigned int V_23 ;\r\nfor ( V_52 = 0 ; V_52 < V_111 ; V_52 ++ ) {\r\nV_20 = ( T_5 ) V_31 ;\r\nV_20 = V_20 | ( V_52 << 8 ) ;\r\nV_23 = ( V_52 + 1 ) << 12 ;\r\nV_22 = V_110 | ( V_52 << 20 ) ;\r\nF_19 ( V_20 , 0 , V_22 , V_23 ) ;\r\n}\r\n}\r\n#endif\r\nif ( V_26 == 0 ) {\r\nF_4 ( L_68 ) ;\r\nF_47 ( & V_106 ) ;\r\nF_46 ( & V_105 ) ;\r\nreturn - V_112 ;\r\n}\r\nfor ( V_52 = 0 ; V_52 < V_26 ; V_52 ++ ) {\r\nV_25 [ V_52 ] . V_25 . V_51 . V_113 = & V_106 . V_51 ;\r\nV_25 [ V_52 ] . V_25 . V_114 = & V_115 ;\r\nV_25 [ V_52 ] . V_25 . V_116 = & V_117 ;\r\nV_25 [ V_52 ] . V_25 . V_118 = V_119 ;\r\nV_25 [ V_52 ] . V_103 = V_52 ;\r\nV_104 = F_48 ( & V_25 [ V_52 ] . V_25 ) ;\r\nif ( ! V_104 )\r\nV_25 [ V_52 ] . V_13 |= V_120 ;\r\n#if 0\r\nclass_device_create_file(&socket[i].socket.dev,\r\n&class_device_attr_info);\r\nclass_device_create_file(&socket[i].socket.dev,\r\n&class_device_attr_exca);\r\n#endif\r\n}\r\nif ( V_59 != 0 ) {\r\nV_56 . V_121 = F_26 ;\r\nV_56 . V_17 = 0 ;\r\nF_27 ( & V_56 ) ;\r\nV_56 . V_57 = V_58 + V_59 ;\r\nF_28 ( & V_56 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_11 F_49 ( void )\r\n{\r\nint V_52 ;\r\nfor ( V_52 = 0 ; V_52 < V_26 ; V_52 ++ )\r\nif ( V_25 [ V_52 ] . V_13 & V_120 )\r\nF_50 ( & V_25 [ V_52 ] . V_25 ) ;\r\nF_47 ( & V_106 ) ;\r\nif ( V_59 != 0 )\r\nF_51 ( & V_56 ) ;\r\nF_46 ( & V_105 ) ;\r\n}
