INFO-FLOW: Workspace E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1 opened at Wed Sep 08 10:11:56 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.337 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.119 sec.
Command       add_library done; 0.233 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.63 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.065 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     add_library done; 0.194 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.243 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./pooling_layer1/solution1/directives.tcl 
Execute     set_directive_top -name pooling_layer1 pooling_layer1 
INFO: [HLS 200-1510] Running: set_directive_top -name pooling_layer1 pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 191.468 MB.
INFO: [HLS 200-10] Analyzing design file 'pooling_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling pooling_layer1.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang pooling_layer1.cpp -foptimization-record-file=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.cpp.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.cpp.err.log 
Command       ap_eval done; 0.163 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top pooling_layer1 -name=pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/.systemc_flag -fix-errors E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.427 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/all.directive.json -fix-errors E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.365 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.565 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang-tidy.pooling_layer1.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang-tidy.pooling_layer1.pp.0.cpp.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang-tidy.pooling_layer1.pp.0.cpp.err.log 
Command         ap_eval done; 9.001 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 10.216 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling_layer1.pp.0.cpp.diag.yml E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling_layer1.pp.0.cpp.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling_layer1.pp.0.cpp.err.log 
Command       ap_eval done; 3.657 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.pp.0.cpp.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.pooling_layer1.pp.0.cpp.err.log 
Command       ap_eval done; 3.673 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src/hls/hls_video_haar.h:192:43
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 31.411 seconds; current allocated memory: 196.580 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.g.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.0.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.246 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.248 sec.
Execute       run_link_or_opt -opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pooling_layer1 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pooling_layer1 -reflow-float-conversion -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.852 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.854 sec.
Execute       run_link_or_opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pooling_layer1 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pooling_layer1 -mllvm -hls-db-dir -mllvm E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.lto.bc > E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.108 sec.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<192, 1, float, 0>::LineBuffer()' into 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:21:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:51:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:46:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:30:10)
INFO: [HLS 214-210] Disaggregating variable 'pool_buff'
INFO: [HLS 214-178] Inlining function 'pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'pooling_layer1(hls::stream<float, 0>&, hls::stream<float, 0>&)' (pooling_layer1.cpp:56:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 197.124 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 197.125 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pooling_layer1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.0.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 198.403 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.1.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 197.752 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.g.1.bc to E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.1.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'pool_layer1_label4' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pooling_layer1' automatically.
WARNING: [HLS 200-914] Completely partitioning array 'pool_buff.val' (pooling_layer1.cpp:21) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'pool_buff.val' (pooling_layer1.cpp:21) in dimension 1 completely.
Command         transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (pooling_layer1.cpp:35:37) in function 'pooling_layer1'... converting 3 basic blocks.
Command         transform done; 0.235 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 221.984 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.2.bc -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'pool_layer1_label3' (pooling_layer1.cpp:18:18) in function 'pooling_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_layer1_label2' (pooling_layer1.cpp:18:9) in function 'pooling_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_layer1_label1' (pooling_layer1.cpp:18:15) in function 'pooling_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_layer1_label0' (pooling_layer1.cpp:18:6) in function 'pooling_layer1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[9]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[25]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[34]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[36]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[38]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[4]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[43]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[44]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[14]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[45]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[16]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[46]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[40]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[49]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[50]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[1]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[10]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[11]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[18]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[29]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[22]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[27]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[20]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[32]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[37]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[52]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[0]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[17]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[7]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[13]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[30]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[35]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[39]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[48]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[15]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[5]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[24]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[12]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[33]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[41]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[47]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[51]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[3]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[8]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[2]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[26]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[19]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[31]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[6]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[21]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[23]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[42]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[28]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[101]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[88]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[68]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[73]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[85]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[109]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[82]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[110]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[55]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[100]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[113]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[114]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[112]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[84]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[115]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[116]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[95]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[71]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[72]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[97]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[69]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[102]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[111]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[60]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[86]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[98]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[61]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[53]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[63]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[62]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[64]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[75]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[74]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[76]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[81]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[54]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[87]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[80]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[89]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[103]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[58]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[70]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[77]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[93]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[96]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[59]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[66]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[92]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[65]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[99]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[104]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[105]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[67]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[106]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[90]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[79]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[94]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[56]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[78]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[57]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[83]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[91]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[107]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[108]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[135]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[119]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[130]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[143]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[147]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[120]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[150]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[154]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[127]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[155]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[122]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[159]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[126]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[160]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[170]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[133]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[175]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[138]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[178]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[134]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[156]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[117]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[157]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[162]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[167]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[177]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[140]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[118]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[179]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[166]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[171]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[131]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[145]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[168]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[125]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[121]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[151]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[161]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[172]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[123]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[128]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[149]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[139]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[137]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[163]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[165]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[173]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[144]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[164]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[158]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[169]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[174]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[142]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[153]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[176]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[124]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[180]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[148]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[152]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[146]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[136]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[141]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[129]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[132]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[185]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[190]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[188]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[184]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[189]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[191]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[186]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[181]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[187]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[182]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'pool_buff.val[183]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[9]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[25]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[34]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[36]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[38]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[4]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[43]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[44]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[14]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[45]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[16]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[46]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[40]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[49]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[50]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[1]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[10]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[11]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[18]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[29]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[22]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[27]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[20]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[32]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[37]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[52]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[0]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[17]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[7]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[13]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[30]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[35]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[39]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[48]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[15]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[5]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[24]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[12]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[33]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[41]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[47]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[51]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[3]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[8]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[2]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[26]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[19]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[31]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[6]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[21]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[23]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[42]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[28]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[101]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[88]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[68]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[73]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[85]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[109]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[82]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[110]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[55]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[100]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[113]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[114]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[112]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[84]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[115]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[116]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[95]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[71]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[72]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[97]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[69]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[102]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[111]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[60]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[86]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[98]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[61]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[53]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[63]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[62]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[64]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[75]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[74]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[76]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[81]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[54]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[87]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[80]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[89]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[103]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[58]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[70]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[77]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[93]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[96]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[59]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[66]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[92]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[65]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[99]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[104]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[105]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[67]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[106]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[90]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[79]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[94]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[56]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[78]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[57]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[83]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[91]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[107]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[108]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[135]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[119]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[130]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[143]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[147]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[120]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[150]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[154]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[127]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[155]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[122]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[159]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[126]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[160]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[170]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[133]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[175]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[138]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[178]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[134]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[156]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[117]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[157]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[162]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[167]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[177]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[140]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[118]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[179]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[166]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[171]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[131]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[145]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[168]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[125]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[121]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[151]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[161]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[172]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[123]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[128]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[149]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[139]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[137]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[163]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[165]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[173]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[144]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[164]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[158]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[169]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[174]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[142]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[153]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[176]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[124]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[180]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[148]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[152]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[146]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[136]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[141]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[129]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[132]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[185]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[190]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[188]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[184]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[189]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[191]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[186]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[181]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[187]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[182]' (pooling_layer1.cpp:21).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'pool_buff.val[183]' (pooling_layer1.cpp:21).
INFO: [HLS 200-472] Inferring partial write operation for 'pool_buff.val[0]' (pooling_layer1.cpp:35:37)
Command         transform done; 2.899 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.999 seconds; current allocated memory: 248.051 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.822 sec.
Command     elaborate done; 39 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pooling_layer1' ...
Execute       ap_set_top_model pooling_layer1 
Execute       get_model_list pooling_layer1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pooling_layer1 
Execute       get_model_list pooling_layer1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: pooling_layer1
INFO-FLOW: Configuring Module : pooling_layer1 ...
Execute       set_default_model pooling_layer1 
Execute       apply_spec_resource_limit pooling_layer1 
INFO-FLOW: Model list for preprocess: pooling_layer1
INFO-FLOW: Preprocessing Module: pooling_layer1 ...
Execute       set_default_model pooling_layer1 
Execute       cdfg_preprocess -model pooling_layer1 
Execute       rtl_gen_preprocess pooling_layer1 
INFO-FLOW: Model list for synthesis: pooling_layer1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling_layer1 
Execute       schedule -model pooling_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_layer1_label0_pool_layer1_label2_pool_layer1_label3_pool_layer1_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'pool_layer1_label0_pool_layer1_label2_pool_layer1_label3_pool_layer1_label4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.285 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 252.105 MB.
Execute       syn_report -verbosereport -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.254 sec.
Execute       db_write -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.sched.adb -f 
Command       db_write done; 0.189 sec.
INFO-FLOW: Finish scheduling pooling_layer1.
Execute       set_default_model pooling_layer1 
Execute       bind -model pooling_layer1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 257.138 MB.
Execute       syn_report -verbosereport -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.395 sec.
Execute       db_write -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.bind.adb -f 
Command       db_write done; 0.225 sec.
INFO-FLOW: Finish binding pooling_layer1.
Execute       get_model_list pooling_layer1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pooling_layer1 
INFO-FLOW: Model list for RTL generation: pooling_layer1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pooling_layer1 -top_prefix  -sub_prefix pooling_layer1_ -mg_file E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling_layer1/in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pooling_layer1/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pooling_layer1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1928_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_layer1'.
Command       create_rtl_model done; 0.949 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.704 seconds; current allocated memory: 266.838 MB.
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling_layer1 -istop -style xilinx -f -lang vhdl -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/syn/vhdl/pooling_layer1 
Command       gen_rtl done; 0.209 sec.
Execute       gen_rtl pooling_layer1 -istop -style xilinx -f -lang vlog -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/syn/verilog/pooling_layer1 
Command       gen_rtl done; 0.113 sec.
Execute       syn_report -csynth -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/syn/report/pooling_layer1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/syn/report/pooling_layer1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.5 sec.
Execute       db_write -model pooling_layer1 -f -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.adb 
Command       db_write done; 0.338 sec.
Execute       gen_tb_info pooling_layer1 -p E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1 
Execute       export_constraint_db -f -tool general -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
Execute       syn_report -designview -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.design.xml 
Command       syn_report done; 0.196 sec.
Execute       syn_report -csynthDesign -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pooling_layer1 -o E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks pooling_layer1 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain pooling_layer1 
INFO-FLOW: Model list for RTL component generation: pooling_layer1
INFO-FLOW: Handling components in module [pooling_layer1] ... 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
INFO-FLOW: Found component pooling_layer1_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model pooling_layer1_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component pooling_layer1_mux_1928_32_1_1.
INFO-FLOW: Append model pooling_layer1_mux_1928_32_1_1
INFO-FLOW: Found component pooling_layer1_pool_buff_val_0.
INFO-FLOW: Append model pooling_layer1_pool_buff_val_0
INFO-FLOW: Found component pooling_layer1_regslice_both.
INFO-FLOW: Append model pooling_layer1_regslice_both
INFO-FLOW: Found component pooling_layer1_regslice_both.
INFO-FLOW: Append model pooling_layer1_regslice_both
INFO-FLOW: Append model pooling_layer1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pooling_layer1_fcmp_32ns_32ns_1_2_no_dsp_1 pooling_layer1_mux_1928_32_1_1 pooling_layer1_pool_buff_val_0 pooling_layer1_regslice_both pooling_layer1_regslice_both pooling_layer1
INFO-FLOW: To file: write model pooling_layer1_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model pooling_layer1_mux_1928_32_1_1
INFO-FLOW: To file: write model pooling_layer1_pool_buff_val_0
INFO-FLOW: To file: write model pooling_layer1_regslice_both
INFO-FLOW: To file: write model pooling_layer1_regslice_both
INFO-FLOW: To file: write model pooling_layer1
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): pooling_layer1
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.111 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'pooling_layer1_pool_buff_val_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.135 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=pooling_layer1 xml_exists=0
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=6 #gSsdmPorts=4
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
Execute       sc_get_clocks pooling_layer1 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/impl/misc/pooling_layer1_ap_fcmp_0_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.636 seconds; current allocated memory: 288.464 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pooling_layer1.
INFO: [VLOG 209-307] Generating Verilog RTL for pooling_layer1.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model pooling_layer1 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.59 MHz
Command     autosyn done; 7.649 sec.
Command   csynth_design done; 46.654 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 46.77 seconds; current allocated memory: 288.593 MB.
Command ap_source done; 49.108 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1 opened at Wed Sep 08 10:13:03 +0700 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.357 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_library_info -library zynquplus_medium 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       add_library done; 0.203 sec.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.596 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.894 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       config_chip_info -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_library_info -library zynquplus_medium 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu7ev:-ffvc1156:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     add_library done; 0.162 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./pooling_layer1/solution1/directives.tcl 
Execute     set_directive_top -name pooling_layer1 pooling_layer1 
INFO: [HLS 200-1510] Running: set_directive_top -name pooling_layer1 pooling_layer1 
INFO-FLOW: Setting directive 'TOP' name=pooling_layer1 
Execute   export_design -rtl vhdl -format ip_catalog -output E:/CMC/CNN/Vivado/Ipcore/pooling_layer1.zip 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output E:/CMC/CNN/Vivado/Ipcore/pooling_layer1.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=E:/CMC/CNN/Vivado/Ipcore/pooling_layer1.zip -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): pooling_layer1
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=pooling_layer1 xml_exists=1
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to pooling_layer1
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to pooling_layer1
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=4 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=pooling_layer1
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=pooling_layer1
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.rtl_wrap.cfg.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.constraint.tcl 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/pooling_layer1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/CMC/CNN/VitisHLS/pooling_layer1/pooling_layer1/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s E:/CMC/CNN/Vivado/Ipcore/pooling_layer1.zip 
INFO: [HLS 200-802] Generated output file E:/CMC/CNN/Vivado/Ipcore/pooling_layer1.zip
Command   export_design done; 18.961 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 19.05 seconds; current allocated memory: 205.314 MB.
Command ap_source done; 21.169 sec.
Execute cleanup_all 
