# compile vhdl design source files
vhdl xil_defaultlib  "../../../TLC.srcs/sources_1/new/TLC_Control.vhd"
vhdl xil_defaultlib  "../../../TLC.srcs/sim_1/new/TLC_Test.vhd"

# Do not sort compile order
nosort
