// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module zeropad2d_cl_array_array_ap_fixed_3u_config4_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_0_V_TDATA,
        data_V_data_0_V_TVALID,
        data_V_data_0_V_TREADY,
        data_V_data_1_V_TDATA,
        data_V_data_1_V_TVALID,
        data_V_data_1_V_TREADY,
        data_V_data_2_V_TDATA,
        data_V_data_2_V_TVALID,
        data_V_data_2_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_0_V_TDATA;
input   data_V_data_0_V_TVALID;
output   data_V_data_0_V_TREADY;
input  [15:0] data_V_data_1_V_TDATA;
input   data_V_data_1_V_TVALID;
output   data_V_data_1_V_TREADY;
input  [15:0] data_V_data_2_V_TDATA;
input   data_V_data_2_V_TVALID;
output   data_V_data_2_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[15:0] res_V_data_0_V_din;
reg[15:0] res_V_data_1_V_din;
reg[15:0] res_V_data_2_V_din;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] data_V_data_0_V_0_data_out;
wire    data_V_data_0_V_0_vld_in;
wire    data_V_data_0_V_0_vld_out;
wire    data_V_data_0_V_0_ack_in;
reg    data_V_data_0_V_0_ack_out;
reg   [15:0] data_V_data_0_V_0_payload_A;
reg   [15:0] data_V_data_0_V_0_payload_B;
reg    data_V_data_0_V_0_sel_rd;
reg    data_V_data_0_V_0_sel_wr;
wire    data_V_data_0_V_0_sel;
wire    data_V_data_0_V_0_load_A;
wire    data_V_data_0_V_0_load_B;
reg   [1:0] data_V_data_0_V_0_state;
wire    data_V_data_0_V_0_state_cmp_full;
reg   [15:0] data_V_data_1_V_0_data_out;
wire    data_V_data_1_V_0_vld_in;
wire    data_V_data_1_V_0_vld_out;
wire    data_V_data_1_V_0_ack_in;
reg    data_V_data_1_V_0_ack_out;
reg   [15:0] data_V_data_1_V_0_payload_A;
reg   [15:0] data_V_data_1_V_0_payload_B;
reg    data_V_data_1_V_0_sel_rd;
reg    data_V_data_1_V_0_sel_wr;
wire    data_V_data_1_V_0_sel;
wire    data_V_data_1_V_0_load_A;
wire    data_V_data_1_V_0_load_B;
reg   [1:0] data_V_data_1_V_0_state;
wire    data_V_data_1_V_0_state_cmp_full;
reg   [15:0] data_V_data_2_V_0_data_out;
wire    data_V_data_2_V_0_vld_in;
wire    data_V_data_2_V_0_vld_out;
wire    data_V_data_2_V_0_ack_in;
reg    data_V_data_2_V_0_ack_out;
reg   [15:0] data_V_data_2_V_0_payload_A;
reg   [15:0] data_V_data_2_V_0_payload_B;
reg    data_V_data_2_V_0_sel_rd;
reg    data_V_data_2_V_0_sel_wr;
wire    data_V_data_2_V_0_sel;
wire    data_V_data_2_V_0_load_A;
wire    data_V_data_2_V_0_load_B;
reg   [1:0] data_V_data_2_V_0_state;
wire    data_V_data_2_V_0_state_cmp_full;
reg    data_V_data_0_V_TDATA_blk_n;
wire    ap_CS_fsm_state7;
reg    data_V_data_1_V_TDATA_blk_n;
reg    data_V_data_2_V_TDATA_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_2_fu_246_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_5_fu_270_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_9_fu_309_p2;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_s_fu_333_p2;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
wire   [1:0] i_1_fu_240_p2;
reg   [1:0] i_1_reg_348;
wire    ap_CS_fsm_state2;
wire   [6:0] j_1_fu_252_p2;
wire    res_V_data_0_V1_status;
reg    ap_block_state3;
wire   [6:0] i_3_fu_264_p2;
reg   [6:0] i_3_reg_364;
wire    ap_CS_fsm_state4;
wire   [1:0] j_3_fu_276_p2;
reg    ap_block_state5;
wire   [6:0] j_2_fu_288_p2;
reg   [6:0] j_2_reg_380;
wire    ap_CS_fsm_state6;
wire   [1:0] j_5_fu_315_p2;
reg    ap_block_state8;
wire   [1:0] i_2_fu_327_p2;
reg   [1:0] i_2_reg_396;
wire    ap_CS_fsm_state9;
wire   [6:0] j_4_fu_339_p2;
reg    ap_block_state10;
reg   [1:0] i_reg_146;
reg    ap_block_state1;
reg   [6:0] j_reg_157;
wire   [0:0] tmp_fu_234_p2;
reg   [6:0] i1_reg_168;
reg   [1:0] j2_reg_179;
wire   [0:0] tmp_1_fu_258_p2;
reg   [6:0] j3_reg_190;
reg    ap_block_state7;
reg   [1:0] j4_reg_201;
wire   [0:0] tmp_3_fu_282_p2;
reg   [1:0] i5_reg_212;
reg   [6:0] j6_reg_223;
wire   [0:0] tmp_4_fu_321_p2;
reg    res_V_data_0_V1_update;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 data_V_data_0_V_0_sel_rd = 1'b0;
#0 data_V_data_0_V_0_sel_wr = 1'b0;
#0 data_V_data_0_V_0_state = 2'd0;
#0 data_V_data_1_V_0_sel_rd = 1'b0;
#0 data_V_data_1_V_0_sel_wr = 1'b0;
#0 data_V_data_1_V_0_state = 2'd0;
#0 data_V_data_2_V_0_sel_rd = 1'b0;
#0 data_V_data_2_V_0_sel_wr = 1'b0;
#0 data_V_data_2_V_0_state = 2'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_4_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_0_V_0_sel_rd <= 1'b0;
    end else begin
        if (((data_V_data_0_V_0_ack_out == 1'b1) & (data_V_data_0_V_0_vld_out == 1'b1))) begin
            data_V_data_0_V_0_sel_rd <= ~data_V_data_0_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_0_V_0_sel_wr <= 1'b0;
    end else begin
        if (((data_V_data_0_V_0_ack_in == 1'b1) & (data_V_data_0_V_0_vld_in == 1'b1))) begin
            data_V_data_0_V_0_sel_wr <= ~data_V_data_0_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_0_V_0_state <= 2'd0;
    end else begin
        if ((((data_V_data_0_V_0_state == 2'd2) & (data_V_data_0_V_0_vld_in == 1'b0)) | ((data_V_data_0_V_0_state == 2'd3) & (data_V_data_0_V_0_vld_in == 1'b0) & (data_V_data_0_V_0_ack_out == 1'b1)))) begin
            data_V_data_0_V_0_state <= 2'd2;
        end else if ((((data_V_data_0_V_0_state == 2'd1) & (data_V_data_0_V_0_ack_out == 1'b0)) | ((data_V_data_0_V_0_state == 2'd3) & (data_V_data_0_V_0_ack_out == 1'b0) & (data_V_data_0_V_0_vld_in == 1'b1)))) begin
            data_V_data_0_V_0_state <= 2'd1;
        end else if (((~((data_V_data_0_V_0_vld_in == 1'b0) & (data_V_data_0_V_0_ack_out == 1'b1)) & ~((data_V_data_0_V_0_ack_out == 1'b0) & (data_V_data_0_V_0_vld_in == 1'b1)) & (data_V_data_0_V_0_state == 2'd3)) | ((data_V_data_0_V_0_state == 2'd1) & (data_V_data_0_V_0_ack_out == 1'b1)) | ((data_V_data_0_V_0_state == 2'd2) & (data_V_data_0_V_0_vld_in == 1'b1)))) begin
            data_V_data_0_V_0_state <= 2'd3;
        end else begin
            data_V_data_0_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_1_V_0_sel_rd <= 1'b0;
    end else begin
        if (((data_V_data_1_V_0_ack_out == 1'b1) & (data_V_data_1_V_0_vld_out == 1'b1))) begin
            data_V_data_1_V_0_sel_rd <= ~data_V_data_1_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_1_V_0_sel_wr <= 1'b0;
    end else begin
        if (((data_V_data_1_V_0_ack_in == 1'b1) & (data_V_data_1_V_0_vld_in == 1'b1))) begin
            data_V_data_1_V_0_sel_wr <= ~data_V_data_1_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_1_V_0_state <= 2'd0;
    end else begin
        if ((((data_V_data_1_V_0_state == 2'd2) & (data_V_data_1_V_0_vld_in == 1'b0)) | ((data_V_data_1_V_0_state == 2'd3) & (data_V_data_1_V_0_vld_in == 1'b0) & (data_V_data_1_V_0_ack_out == 1'b1)))) begin
            data_V_data_1_V_0_state <= 2'd2;
        end else if ((((data_V_data_1_V_0_state == 2'd1) & (data_V_data_1_V_0_ack_out == 1'b0)) | ((data_V_data_1_V_0_state == 2'd3) & (data_V_data_1_V_0_ack_out == 1'b0) & (data_V_data_1_V_0_vld_in == 1'b1)))) begin
            data_V_data_1_V_0_state <= 2'd1;
        end else if (((~((data_V_data_1_V_0_vld_in == 1'b0) & (data_V_data_1_V_0_ack_out == 1'b1)) & ~((data_V_data_1_V_0_ack_out == 1'b0) & (data_V_data_1_V_0_vld_in == 1'b1)) & (data_V_data_1_V_0_state == 2'd3)) | ((data_V_data_1_V_0_state == 2'd1) & (data_V_data_1_V_0_ack_out == 1'b1)) | ((data_V_data_1_V_0_state == 2'd2) & (data_V_data_1_V_0_vld_in == 1'b1)))) begin
            data_V_data_1_V_0_state <= 2'd3;
        end else begin
            data_V_data_1_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_2_V_0_sel_rd <= 1'b0;
    end else begin
        if (((data_V_data_2_V_0_ack_out == 1'b1) & (data_V_data_2_V_0_vld_out == 1'b1))) begin
            data_V_data_2_V_0_sel_rd <= ~data_V_data_2_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_2_V_0_sel_wr <= 1'b0;
    end else begin
        if (((data_V_data_2_V_0_ack_in == 1'b1) & (data_V_data_2_V_0_vld_in == 1'b1))) begin
            data_V_data_2_V_0_sel_wr <= ~data_V_data_2_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        data_V_data_2_V_0_state <= 2'd0;
    end else begin
        if ((((data_V_data_2_V_0_state == 2'd2) & (data_V_data_2_V_0_vld_in == 1'b0)) | ((data_V_data_2_V_0_state == 2'd3) & (data_V_data_2_V_0_vld_in == 1'b0) & (data_V_data_2_V_0_ack_out == 1'b1)))) begin
            data_V_data_2_V_0_state <= 2'd2;
        end else if ((((data_V_data_2_V_0_state == 2'd1) & (data_V_data_2_V_0_ack_out == 1'b0)) | ((data_V_data_2_V_0_state == 2'd3) & (data_V_data_2_V_0_ack_out == 1'b0) & (data_V_data_2_V_0_vld_in == 1'b1)))) begin
            data_V_data_2_V_0_state <= 2'd1;
        end else if (((~((data_V_data_2_V_0_vld_in == 1'b0) & (data_V_data_2_V_0_ack_out == 1'b1)) & ~((data_V_data_2_V_0_ack_out == 1'b0) & (data_V_data_2_V_0_vld_in == 1'b1)) & (data_V_data_2_V_0_state == 2'd3)) | ((data_V_data_2_V_0_state == 2'd1) & (data_V_data_2_V_0_ack_out == 1'b1)) | ((data_V_data_2_V_0_state == 2'd2) & (data_V_data_2_V_0_vld_in == 1'b1)))) begin
            data_V_data_2_V_0_state <= 2'd3;
        end else begin
            data_V_data_2_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_reg_168 <= 7'd0;
    end else if ((~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i1_reg_168 <= i_3_reg_364;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_258_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i5_reg_212 <= 2'd0;
    end else if ((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i5_reg_212 <= i_2_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_146 <= i_1_reg_348;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_146 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j2_reg_179 <= j_3_fu_276_p2;
    end else if (((tmp_1_fu_258_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        j2_reg_179 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        j3_reg_190 <= 7'd0;
    end else if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        j3_reg_190 <= j_2_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        j4_reg_201 <= 2'd0;
    end else if ((~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        j4_reg_201 <= j_5_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        j6_reg_223 <= j_4_fu_339_p2;
    end else if (((tmp_4_fu_321_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        j6_reg_223 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_157 <= j_1_fu_252_p2;
    end else if (((tmp_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_157 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_0_V_0_load_A == 1'b1)) begin
        data_V_data_0_V_0_payload_A <= data_V_data_0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_0_V_0_load_B == 1'b1)) begin
        data_V_data_0_V_0_payload_B <= data_V_data_0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_1_V_0_load_A == 1'b1)) begin
        data_V_data_1_V_0_payload_A <= data_V_data_1_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_1_V_0_load_B == 1'b1)) begin
        data_V_data_1_V_0_payload_B <= data_V_data_1_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_2_V_0_load_A == 1'b1)) begin
        data_V_data_2_V_0_payload_A <= data_V_data_2_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((data_V_data_2_V_0_load_B == 1'b1)) begin
        data_V_data_2_V_0_payload_B <= data_V_data_2_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_348 <= i_1_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_2_reg_396 <= i_2_fu_327_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_3_reg_364 <= i_3_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_2_reg_380 <= j_2_fu_288_p2;
    end
end

always @ (*) begin
    if (((tmp_4_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        data_V_data_0_V_0_ack_out = 1'b1;
    end else begin
        data_V_data_0_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((data_V_data_0_V_0_sel == 1'b1)) begin
        data_V_data_0_V_0_data_out = data_V_data_0_V_0_payload_B;
    end else begin
        data_V_data_0_V_0_data_out = data_V_data_0_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_V_data_0_V_TDATA_blk_n = data_V_data_0_V_0_state[1'd0];
    end else begin
        data_V_data_0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        data_V_data_1_V_0_ack_out = 1'b1;
    end else begin
        data_V_data_1_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((data_V_data_1_V_0_sel == 1'b1)) begin
        data_V_data_1_V_0_data_out = data_V_data_1_V_0_payload_B;
    end else begin
        data_V_data_1_V_0_data_out = data_V_data_1_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_V_data_1_V_TDATA_blk_n = data_V_data_1_V_0_state[1'd0];
    end else begin
        data_V_data_1_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        data_V_data_2_V_0_ack_out = 1'b1;
    end else begin
        data_V_data_2_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((data_V_data_2_V_0_sel == 1'b1)) begin
        data_V_data_2_V_0_data_out = data_V_data_2_V_0_payload_B;
    end else begin
        data_V_data_2_V_0_data_out = data_V_data_2_V_0_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        data_V_data_2_V_TDATA_blk_n = data_V_data_2_V_0_state[1'd0];
    end else begin
        data_V_data_2_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_4_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        res_V_data_0_V1_update = 1'b1;
    end else begin
        res_V_data_0_V1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        res_V_data_0_V_din = data_V_data_0_V_0_data_out;
    end else if (((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_0_V_din = 16'd0;
    end else begin
        res_V_data_0_V_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        res_V_data_1_V_din = data_V_data_1_V_0_data_out;
    end else if (((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_1_V_din = 16'd0;
    end else begin
        res_V_data_1_V_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        res_V_data_2_V_din = data_V_data_2_V_0_data_out;
    end else if (((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        res_V_data_2_V_din = 16'd0;
    end else begin
        res_V_data_2_V_din = 'bx;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_2_fu_246_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_1_fu_258_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_5_fu_270_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_3_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_9_fu_309_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_4_fu_321_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0)) & (tmp_s_fu_333_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10 = ((tmp_s_fu_333_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((tmp_2_fu_246_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((tmp_5_fu_270_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((data_V_data_0_V_0_vld_out == 1'b0) | (res_V_data_0_V1_status == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((tmp_9_fu_309_p2 == 1'd0) & (res_V_data_0_V1_status == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign data_V_data_0_V_0_ack_in = data_V_data_0_V_0_state[1'd1];

assign data_V_data_0_V_0_load_A = (~data_V_data_0_V_0_sel_wr & data_V_data_0_V_0_state_cmp_full);

assign data_V_data_0_V_0_load_B = (data_V_data_0_V_0_state_cmp_full & data_V_data_0_V_0_sel_wr);

assign data_V_data_0_V_0_sel = data_V_data_0_V_0_sel_rd;

assign data_V_data_0_V_0_state_cmp_full = ((data_V_data_0_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign data_V_data_0_V_0_vld_in = data_V_data_0_V_TVALID;

assign data_V_data_0_V_0_vld_out = data_V_data_0_V_0_state[1'd0];

assign data_V_data_0_V_TREADY = data_V_data_0_V_0_state[1'd1];

assign data_V_data_1_V_0_ack_in = data_V_data_1_V_0_state[1'd1];

assign data_V_data_1_V_0_load_A = (~data_V_data_1_V_0_sel_wr & data_V_data_1_V_0_state_cmp_full);

assign data_V_data_1_V_0_load_B = (data_V_data_1_V_0_state_cmp_full & data_V_data_1_V_0_sel_wr);

assign data_V_data_1_V_0_sel = data_V_data_1_V_0_sel_rd;

assign data_V_data_1_V_0_state_cmp_full = ((data_V_data_1_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign data_V_data_1_V_0_vld_in = data_V_data_1_V_TVALID;

assign data_V_data_1_V_0_vld_out = data_V_data_1_V_0_state[1'd0];

assign data_V_data_1_V_TREADY = data_V_data_1_V_0_state[1'd1];

assign data_V_data_2_V_0_ack_in = data_V_data_2_V_0_state[1'd1];

assign data_V_data_2_V_0_load_A = (~data_V_data_2_V_0_sel_wr & data_V_data_2_V_0_state_cmp_full);

assign data_V_data_2_V_0_load_B = (data_V_data_2_V_0_state_cmp_full & data_V_data_2_V_0_sel_wr);

assign data_V_data_2_V_0_sel = data_V_data_2_V_0_sel_rd;

assign data_V_data_2_V_0_state_cmp_full = ((data_V_data_2_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign data_V_data_2_V_0_vld_in = data_V_data_2_V_TVALID;

assign data_V_data_2_V_0_vld_out = data_V_data_2_V_0_state[1'd0];

assign data_V_data_2_V_TREADY = data_V_data_2_V_0_state[1'd1];

assign i_1_fu_240_p2 = (i_reg_146 + 2'd1);

assign i_2_fu_327_p2 = (i5_reg_212 + 2'd1);

assign i_3_fu_264_p2 = (i1_reg_168 + 7'd1);

assign j_1_fu_252_p2 = (j_reg_157 + 7'd1);

assign j_2_fu_288_p2 = (j3_reg_190 + 7'd1);

assign j_3_fu_276_p2 = (j2_reg_179 + 2'd1);

assign j_4_fu_339_p2 = (j6_reg_223 + 7'd1);

assign j_5_fu_315_p2 = (j4_reg_201 + 2'd1);

assign res_V_data_0_V1_status = (res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign res_V_data_0_V_write = res_V_data_0_V1_update;

assign res_V_data_1_V_write = res_V_data_0_V1_update;

assign res_V_data_2_V_write = res_V_data_0_V1_update;

assign start_out = real_start;

assign tmp_1_fu_258_p2 = ((i1_reg_168 == 7'd112) ? 1'b1 : 1'b0);

assign tmp_2_fu_246_p2 = ((j_reg_157 == 7'd117) ? 1'b1 : 1'b0);

assign tmp_3_fu_282_p2 = ((j3_reg_190 == 7'd112) ? 1'b1 : 1'b0);

assign tmp_4_fu_321_p2 = ((i5_reg_212 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_5_fu_270_p2 = ((j2_reg_179 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_9_fu_309_p2 = ((j4_reg_201 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_fu_234_p2 = ((i_reg_146 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_333_p2 = ((j6_reg_223 == 7'd117) ? 1'b1 : 1'b0);

endmodule //zeropad2d_cl_array_array_ap_fixed_3u_config4_s
