# system info nios2_de1soc on 2020.11.08.20:57:58
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1604865444
#
#
# Files generated for nios2_de1soc on 2020.11.08.20:57:58
files:
filepath,kind,attributes,module,is_top
simulation/nios2_de1soc.v,VERILOG,,nios2_de1soc,true
simulation/submodules/nios2_de1soc_epcq256.v,VERILOG,,nios2_de1soc_epcq256,false
simulation/submodules/nios2_de1soc_jtag.v,VERILOG,,nios2_de1soc_jtag,false
simulation/submodules/nios2_de1soc_led.v,VERILOG,,nios2_de1soc_led,false
simulation/submodules/nios2_de1soc_nios2_gen2_0.v,VERILOG,,nios2_de1soc_nios2_gen2_0,false
simulation/submodules/nios2_de1soc_pll_0.vo,VERILOG,,nios2_de1soc_pll_0,false
simulation/submodules/nios2_de1soc_ram0.hex,HEX,,nios2_de1soc_ram0,false
simulation/submodules/nios2_de1soc_ram0.v,VERILOG,,nios2_de1soc_ram0,false
simulation/submodules/nios2_de1soc_ram1.hex,HEX,,nios2_de1soc_ram1,false
simulation/submodules/nios2_de1soc_ram1.v,VERILOG,,nios2_de1soc_ram1,false
simulation/submodules/nios2_de1soc_sdram.v,VERILOG,,nios2_de1soc_sdram,false
simulation/submodules/nios2_de1soc_sw.v,VERILOG,,nios2_de1soc_sw,false
simulation/submodules/nios2_de1soc_mm_interconnect_0.v,VERILOG,,nios2_de1soc_mm_interconnect_0,false
simulation/submodules/nios2_de1soc_irq_mapper.sv,SYSTEM_VERILOG,,nios2_de1soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl.v,VERILOG,,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl,false
simulation/submodules/altera_qspi_address_adaption.sv,SYSTEM_VERILOG,TOP_LEVEL_FILE,altera_qspi_address_adaption,false
simulation/submodules/altera_qspi_address_adaption_core.sv,SYSTEM_VERILOG,,altera_qspi_address_adaption,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_test_bench.v,VERILOG,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu.v,VERILOG,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu.sdc,SDC,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/nios2_de1soc_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,nios2_de1soc_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_router,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_router_001,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_router_002,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_router_004,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_rsp_demux_006.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_demux_006,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nios2_de1soc_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006.v,VERILOG,,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006,false
simulation/submodules/nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_csr_controller.sv,SYSTEM_VERILOG,,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_csr_controller,false
simulation/submodules/altera_asmi2_xip_controller.sv,SYSTEM_VERILOG,,altera_asmi2_xip_controller,false
simulation/submodules/nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv,SYSTEM_VERILOG,,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0,false
simulation/submodules/nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_multiplexer.sv,SYSTEM_VERILOG,,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_multiplexer,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_multiplexer,false
simulation/submodules/altera_asmi2_cmd_generator.sv,SYSTEM_VERILOG,,altera_asmi2_cmd_generator,false
simulation/submodules/altera_asmi2_qspi_interface_asmiblock.sv,SYSTEM_VERILOG,,altera_asmi2_qspi_interface,false
simulation/submodules/altera_asmi2_qspi_interface.sv,SYSTEM_VERILOG,,altera_asmi2_qspi_interface,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv,SYSTEM_VERILOG,,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0,false
simulation/submodules/avst_fifo.v,VERILOG,,avst_fifo,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios2_de1soc.epcq256,nios2_de1soc_epcq256
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.csr_controller,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_csr_controller
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.xip_controller,altera_asmi2_xip_controller
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.xip_controller.avst_fifo,avst_fifo
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.xip_controller.avst_fifo.avst_fifo,altera_avalon_sc_fifo
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.merlin_demultiplexer_0,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.multiplexer,nios2_de1soc_epcq256_asmi2_inst_epcq_ctrl_multiplexer
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.asmi2_cmd_generator_0,altera_asmi2_cmd_generator
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.asmi2_qspi_interface_0,altera_asmi2_qspi_interface
nios2_de1soc.epcq256.asmi2_inst_epcq_ctrl.rst_controller,altera_reset_controller
nios2_de1soc.epcq256.addr_adaption_0,altera_qspi_address_adaption
nios2_de1soc.jtag,nios2_de1soc_jtag
nios2_de1soc.led,nios2_de1soc_led
nios2_de1soc.nios2_gen2_0,nios2_de1soc_nios2_gen2_0
nios2_de1soc.nios2_gen2_0.cpu,nios2_de1soc_nios2_gen2_0_cpu
nios2_de1soc.pll_0,nios2_de1soc_pll_0
nios2_de1soc.ram0,nios2_de1soc_ram0
nios2_de1soc.ram1,nios2_de1soc_ram1
nios2_de1soc.sdram,nios2_de1soc_sdram
nios2_de1soc.sw,nios2_de1soc_sw
nios2_de1soc.mm_interconnect_0,nios2_de1soc_mm_interconnect_0
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
nios2_de1soc.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.epcq256_avl_csr_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.epcq256_avl_mem_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.ram0_s1_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.ram1_s1_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.led_s1_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
nios2_de1soc.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.epcq256_avl_csr_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.epcq256_avl_mem_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.ram0_s1_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.ram1_s1_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.led_s1_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
nios2_de1soc.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.epcq256_avl_csr_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.epcq256_avl_mem_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.ram0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.ram1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.led_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios2_de1soc.mm_interconnect_0.router,nios2_de1soc_mm_interconnect_0_router
nios2_de1soc.mm_interconnect_0.router_001,nios2_de1soc_mm_interconnect_0_router_001
nios2_de1soc.mm_interconnect_0.router_002,nios2_de1soc_mm_interconnect_0_router_002
nios2_de1soc.mm_interconnect_0.router_003,nios2_de1soc_mm_interconnect_0_router_002
nios2_de1soc.mm_interconnect_0.router_009,nios2_de1soc_mm_interconnect_0_router_002
nios2_de1soc.mm_interconnect_0.router_010,nios2_de1soc_mm_interconnect_0_router_002
nios2_de1soc.mm_interconnect_0.router_004,nios2_de1soc_mm_interconnect_0_router_004
nios2_de1soc.mm_interconnect_0.router_005,nios2_de1soc_mm_interconnect_0_router_004
nios2_de1soc.mm_interconnect_0.router_006,nios2_de1soc_mm_interconnect_0_router_004
nios2_de1soc.mm_interconnect_0.router_007,nios2_de1soc_mm_interconnect_0_router_004
nios2_de1soc.mm_interconnect_0.router_008,nios2_de1soc_mm_interconnect_0_router_008
nios2_de1soc.mm_interconnect_0.epcq256_avl_mem_burst_adapter,altera_merlin_burst_adapter
nios2_de1soc.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
nios2_de1soc.mm_interconnect_0.cmd_demux,nios2_de1soc_mm_interconnect_0_cmd_demux
nios2_de1soc.mm_interconnect_0.cmd_demux_001,nios2_de1soc_mm_interconnect_0_cmd_demux_001
nios2_de1soc.mm_interconnect_0.cmd_mux,nios2_de1soc_mm_interconnect_0_cmd_mux
nios2_de1soc.mm_interconnect_0.cmd_mux_001,nios2_de1soc_mm_interconnect_0_cmd_mux
nios2_de1soc.mm_interconnect_0.cmd_mux_006,nios2_de1soc_mm_interconnect_0_cmd_mux
nios2_de1soc.mm_interconnect_0.cmd_mux_007,nios2_de1soc_mm_interconnect_0_cmd_mux
nios2_de1soc.mm_interconnect_0.cmd_mux_008,nios2_de1soc_mm_interconnect_0_cmd_mux
nios2_de1soc.mm_interconnect_0.cmd_mux_002,nios2_de1soc_mm_interconnect_0_cmd_mux_002
nios2_de1soc.mm_interconnect_0.cmd_mux_003,nios2_de1soc_mm_interconnect_0_cmd_mux_002
nios2_de1soc.mm_interconnect_0.cmd_mux_004,nios2_de1soc_mm_interconnect_0_cmd_mux_002
nios2_de1soc.mm_interconnect_0.cmd_mux_005,nios2_de1soc_mm_interconnect_0_cmd_mux_002
nios2_de1soc.mm_interconnect_0.rsp_demux,nios2_de1soc_mm_interconnect_0_rsp_demux
nios2_de1soc.mm_interconnect_0.rsp_demux_001,nios2_de1soc_mm_interconnect_0_rsp_demux
nios2_de1soc.mm_interconnect_0.rsp_demux_007,nios2_de1soc_mm_interconnect_0_rsp_demux
nios2_de1soc.mm_interconnect_0.rsp_demux_008,nios2_de1soc_mm_interconnect_0_rsp_demux
nios2_de1soc.mm_interconnect_0.rsp_demux_002,nios2_de1soc_mm_interconnect_0_rsp_demux_002
nios2_de1soc.mm_interconnect_0.rsp_demux_003,nios2_de1soc_mm_interconnect_0_rsp_demux_002
nios2_de1soc.mm_interconnect_0.rsp_demux_004,nios2_de1soc_mm_interconnect_0_rsp_demux_002
nios2_de1soc.mm_interconnect_0.rsp_demux_005,nios2_de1soc_mm_interconnect_0_rsp_demux_002
nios2_de1soc.mm_interconnect_0.rsp_demux_006,nios2_de1soc_mm_interconnect_0_rsp_demux_006
nios2_de1soc.mm_interconnect_0.rsp_mux,nios2_de1soc_mm_interconnect_0_rsp_mux
nios2_de1soc.mm_interconnect_0.rsp_mux_001,nios2_de1soc_mm_interconnect_0_rsp_mux_001
nios2_de1soc.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
nios2_de1soc.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
nios2_de1soc.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
nios2_de1soc.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
nios2_de1soc.mm_interconnect_0.avalon_st_adapter,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_001,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_002,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_003,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_004,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_005,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_007,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_008,nios2_de1soc_mm_interconnect_0_avalon_st_adapter
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_006,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006
nios2_de1soc.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nios2_de1soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
nios2_de1soc.irq_mapper,nios2_de1soc_irq_mapper
nios2_de1soc.rst_controller,altera_reset_controller
nios2_de1soc.rst_controller_001,altera_reset_controller
