;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SLT @121, 103
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	SUB 0, @12
	MOV @121, 103
	SUB 0, @12
	DJN -11, @-20
	MOV <13, 0
	SUB 0, -3
	DJN -1, @-20
	SUB 0, -3
	CMP <13, 0
	SUB 3, @30
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 103
	SLT -700, -1
	DJN @12, <200
	SUB @121, 103
	SUB 3, @36
	JMN 107, <100
	JMN 107, <100
	SUB @-127, 100
	MOV @-127, 100
	SUB @-127, 100
	SLT 100, -101
	ADD #270, <0
	ADD 210, 30
	SLT @141, 173
	SUB 3, @36
	SUB 3, @36
	SUB 3, @36
	MOV <13, 0
	MOV <13, 0
	SUB 3, @36
	DJN @-1, -22
	MOV <13, 0
	MOV <13, 0
	SPL 0, <922
	MOV <13, 0
	CMP -207, <-126
	SPL 0, <922
	SUB -7, <-120
	SUB -7, <-120
	SPL 0, <922
