INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_pipelined_mac/fp_pipelined_mac.srcs/sources_1/new/fp_pipelined_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_pipelined_mac/fp_pipelined_mac.srcs/sources_1/new/fp_pipelined_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mac_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_pipelined_mac/fp_pipelined_mac.srcs/sources_1/new/fp_pipelined_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_multiplier_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_pipelined_mac/fp_pipelined_mac.srcs/sim_1/new/tb_fp_mac_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_mac_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FALL_2024/EE278/miniproject1/fp_pipelined_mac/fp_pipelined_mac.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
