{"sha": "7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6N2RjZWQyMTQ2YmQyZTAyMGU2YjAzNDdjYmIxYzNjMjhiMWE2MDM3Ng==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2013-11-22T12:57:14Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2013-11-22T12:57:14Z"}, "message": "Enable PTA_POPCNT for Silvermont\n\n\t* config/i386/i386.c (processor_alias_table): Enable PTA_POPCNT\n\tfor Silvermont.\n\n\t* doc/invoke.texi: Mention POPCNT for corei7, corei7-avx,\n\tcore-avx-i, core-avx2 and slm.\n\nFrom-SVN: r205255", "tree": {"sha": "b8d33a29e0089350b6538365d0174e44c781af0d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b8d33a29e0089350b6538365d0174e44c781af0d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "954d4574058aacd03f1cc7ff27ed52ed8fbae32f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/954d4574058aacd03f1cc7ff27ed52ed8fbae32f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/954d4574058aacd03f1cc7ff27ed52ed8fbae32f"}], "stats": {"total": 28, "additions": 18, "deletions": 10}, "files": [{"sha": "9afe2645d3c1da7e5371dbc5c56257b572e765bc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "patch": "@@ -1,3 +1,11 @@\n+2013-11-22  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/i386.c (processor_alias_table): Enable PTA_POPCNT\n+\tfor Silvermont.\n+\n+\t* doc/invoke.texi: Mention POPCNT for corei7, corei7-avx,\n+\tcore-avx-i, core-avx2 and slm.\n+\n 2013-11-22  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* print-rtl.c (print_rtx) <case MEM>: Output a space if no MEM_EXPR."}, {"sha": "459281ea7a294343c16e6cd0e3396d195d856cc2", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "patch": "@@ -3136,8 +3136,8 @@ ix86_option_override_internal (bool main_args_p,\n \tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n \t| PTA_SSSE3 | PTA_CX16 | PTA_MOVBE | PTA_FXSR},\n       {\"slm\", PROCESSOR_SLM, CPU_SLM,\n-\tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n-\t| PTA_SSSE3 | PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_MOVBE\n+\tPTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_SSSE3\n+\t| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_MOVBE\n \t| PTA_FXSR},\n       {\"geode\", PROCESSOR_GEODE, CPU_GEODE,\n \tPTA_MMX | PTA_3DNOW | PTA_3DNOW_A | PTA_PREFETCH_SSE | PTA_PRFCHW},"}, {"sha": "6adfc98a22b1fb2b8ee26117e59b0e8087b395c9", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7dced2146bd2e020e6b0347cbb1c3c28b1a60376/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=7dced2146bd2e020e6b0347cbb1c3c28b1a60376", "patch": "@@ -14512,30 +14512,30 @@ Intel Core 2 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3\n instruction set support.\n \n @item corei7\n-Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1\n-and SSE4.2 instruction set support.\n+Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,\n+SSE4.1, SSE4.2 and POPCNT instruction set support.\n \n @item corei7-avx\n Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,\n-SSE4.1, SSE4.2, AVX, AES and PCLMUL instruction set support.\n+SSE4.1, SSE4.2, POPCNT, AVX, AES and PCLMUL instruction set support.\n \n @item core-avx-i\n Intel Core CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,\n-SSE4.1, SSE4.2, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C instruction\n-set support.\n+SSE4.1, SSE4.2, POPCNT, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C\n+instruction set support.\n \n @item core-avx2\n Intel Core CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,\n-SSE4.1, SSE4.2, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA, BMI, BMI2\n-and F16C instruction set support.\n+SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,\n+BMI, BMI2 and F16C instruction set support.\n \n @item atom\n Intel Atom CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3 and SSSE3\n instruction set support.\n \n @item slm\n Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,\n-SSE4.1 and SSE4.2 instruction set support.\n+SSE4.1, SSE4.2 and POPCNT instruction set support.\n \n @item k6\n AMD K6 CPU with MMX instruction set support."}]}