// Seed: 1773236873
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output logic id_8,
    input reg id_9,
    output id_10
);
  always @(posedge 1 or 1'd0) begin
    id_10 <= id_9;
  end
endmodule
module module_1 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3
    , id_11,
    input logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  always @("" or posedge id_1) begin
    id_0 <= 1;
  end
  logic id_12, id_13, id_14;
  logic id_15;
endmodule
