# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:04 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 22:35:05 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:06 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 22:35:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:06 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:35:06 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:06 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 22:35:07 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:07 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 22:35:08 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 22:35:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:35:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:35:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:35:08 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:08 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 22:35:09 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:09 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 22:35:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:09 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 22:35:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:09 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 22:35:09 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:09 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 22:35:10 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:10 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 22:35:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 22:35:11 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftnn7m39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnn7m39
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:37 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 22:57:37 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:38 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 22:57:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:57:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:40 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 22:57:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:57:41 on Feb 27,2018, Elapsed time: 0:22:30
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 22:57:41 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftan6nsd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftan6nsd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 22:59:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 22:59:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:52 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:59:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 22:59:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 22:59:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:59:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 22:59:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 22:59:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 22:59:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:55 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 22:59:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:55 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 22:59:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:55 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 22:59:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:55 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 22:59:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:55 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 22:59:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:56 on Feb 27,2018, Elapsed time: 0:02:15
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 22:59:56 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft0zmrxf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0zmrxf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:00:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:00:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:00:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:00:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:00:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:13 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:14 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:00:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:15 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:00:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:00:16 on Feb 27,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:00:16 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftfi0gdg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfi0gdg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:03:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:03:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:03:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:03:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:03:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:13 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:03:14 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:03:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:03:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:03:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:03:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:03:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:15 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:03:16 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:16 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:03:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:16 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:03:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:03:16 on Feb 27,2018, Elapsed time: 0:03:00
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:03:17 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftrqfj46".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrqfj46
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test0_Sort.arm
# ** Error: Assertion error.
#    Time: 1142500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1157500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1262500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1277500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1502500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1517500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1622500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1637500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1742500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1757500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1982500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1997500 ns  Scope: ARMCPU_testbench.armcp.data File: ./datamem.sv Line: 31
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:07:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:07:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:07:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:07:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:57 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:07:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:58 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:59 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:07:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:00 on Feb 27,2018, Elapsed time: 0:04:43
# Errors: 12, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:08:00 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft0ie8m9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0ie8m9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(165)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 165
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:22 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:32:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:22 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:32:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:22 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error: ./control.sv(11): (vlog-2730) Undefined variable: 'CBZ'.
# ** Error: ./control.sv(12): (vlog-2730) Undefined variable: 'bLT'.
# ** Error: ./control.sv(16): (vlog-2730) Undefined variable: 'CBZ'.
# ** Error: ./control.sv(17): (vlog-2730) Undefined variable: 'bLT'.
# ** Error: (vlog-13069) ./control.sv(19): near "casex": syntax error, unexpected casex.
# ** Error: (vlog-13069) ./control.sv(33): near "11": syntax error, unexpected INTEGER NUMBER.
# ** Error: ./control.sv(36): (vlog-13205) Syntax error found in the scope following 'MemToReg'. Is there a missing '::'?
# End time: 23:32:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./control.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:33:10 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:10 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:33:11 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:11 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# ** Error: (vlog-13069) ./control.sv(20): near "casex": syntax error, unexpected casex.
# ** Error: (vlog-13069) ./control.sv(34): near "11": syntax error, unexpected INTEGER NUMBER.
# ** Error: ./control.sv(37): (vlog-13205) Syntax error found in the scope following 'MemToReg'. Is there a missing '::'?
# End time: 23:33:11 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./control.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:33:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:33:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:33:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:33:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:33:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:33:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:35 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:33:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:35 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:33:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:33:35 on Feb 27,2018, Elapsed time: 0:25:35
# Errors: 20, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:33:36 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfttvaqiw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttvaqiw
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:46 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:37:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:47 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:37:47 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:37:48 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:48 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:49 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:49 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:49 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:49 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:49 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:37:49 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:37:50 on Feb 27,2018, Elapsed time: 0:04:14
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:37:50 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftqvy26c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqvy26c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:43 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:38:43 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:43 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:38:44 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:44 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:38:44 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:44 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:38:44 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:44 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:38:44 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:44 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:38:44 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:44 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:45 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:38:45 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:46 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:38:46 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:38:47 on Feb 27,2018, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:38:47 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft6qn5xb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6qn5xb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:39:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:39:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:29 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:39:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:30 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:39:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:39:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:31 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:39:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:31 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:39:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:39:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:39:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:39:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:39:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:39:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:39:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:32 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:39:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:39:33 on Feb 27,2018, Elapsed time: 0:00:46
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:39:33 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfthqmr3v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthqmr3v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:40:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:40:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:40:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:40:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:23 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:40:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:24 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:25 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:40:25 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:26 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:40:26 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:26 on Feb 27,2018, Elapsed time: 0:00:53
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:40:27 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft81af6e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft81af6e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:37 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:46:37 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:37 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:46:37 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:37 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:46:37 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:37 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:46:37 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:37 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:38 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:46:38 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:39 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:46:39 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:40 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:46:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:40 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:46:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:40 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:46:40 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:46:40 on Feb 27,2018, Elapsed time: 0:06:13
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:46:41 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftng9ijb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftng9ijb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:29 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:47:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:29 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:47:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:29 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:47:29 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:29 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:47:30 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:30 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:47:31 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:31 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:47:32 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:32 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:47:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:32 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:47:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:32 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:47:32 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:47:32 on Feb 27,2018, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:47:33 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft6tf445".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6tf445
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:48:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:48:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:48:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:48:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:48:18 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:48:19 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:19 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:48:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:20 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:48:21 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:21 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:48:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:21 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:48:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:48:21 on Feb 27,2018, Elapsed time: 0:00:48
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:48:22 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft2figr2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2figr2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test12_Division.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:52 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:49:52 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:49:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:53 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:49:54 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:54 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:54 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:49:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:54 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:49:55 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:55 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:55 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:55 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:55 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:49:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:49:56 on Feb 27,2018, Elapsed time: 0:01:34
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:49:56 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfta2rs3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta2rs3t
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:54:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:54:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:54:53 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:53 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:54:54 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:54:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:54 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:54:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:54 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:54:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:54 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:54:55 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:55 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:54:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:55 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:54:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:55 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:54:56 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:56 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:54:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:56 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:54:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:56 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:54:57 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:57 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:54:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:57 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:54:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:57 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:54:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:57 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:54:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:58 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:54:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:58 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:54:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:54:58 on Feb 27,2018, Elapsed time: 0:05:02
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:54:59 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft5h8arr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5h8arr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:12 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:55:12 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:12 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:55:12 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:12 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:13 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:13 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:13 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:13 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:13 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:55:13 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:55:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:55:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:55:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:55:14 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:14 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:55:15 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:55:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:55:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:55:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:15 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:55:15 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:16 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:55:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:16 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:55:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:16 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:55:16 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:55:17 on Feb 27,2018, Elapsed time: 0:00:18
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:55:17 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft44wahv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft44wahv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:33 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:56:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:33 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:56:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:33 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:56:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:33 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:56:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:33 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:56:33 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:34 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:56:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:34 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:56:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:34 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:56:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:34 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:56:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:34 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:56:34 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:56:35 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:35 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:56:36 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:36 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:56:36 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:36 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:56:36 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:36 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:56:36 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:56:36 on Feb 27,2018, Elapsed time: 0:01:19
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:56:37 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftq6mwyg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq6mwyg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:20 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:57:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:20 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:57:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:20 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:57:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:20 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:57:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:20 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:57:20 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:21 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:57:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:21 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:57:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:21 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:57:21 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:22 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:57:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:22 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:57:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:22 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:57:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:22 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:57:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:22 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:57:22 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:23 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:57:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:23 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:57:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:23 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:57:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:23 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:57:23 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:24 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:57:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:24 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:57:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:24 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:57:24 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:57:24 on Feb 27,2018, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:57:25 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftf55x4q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf55x4q
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:54 on Feb 27,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 23:57:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:54 on Feb 27,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 23:57:54 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:54 on Feb 27,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:57:55 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:55 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:57:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:55 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 23:57:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:55 on Feb 27,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:57:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:55 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 23:57:55 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:55 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 23:57:56 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:56 on Feb 27,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 23:57:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:56 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 23:57:56 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:56 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 23:57:57 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:57 on Feb 27,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:57:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:57 on Feb 27,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:57:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:57 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:57:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:57 on Feb 27,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 23:57:57 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:57 on Feb 27,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 23:57:58 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:58 on Feb 27,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 23:57:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:58 on Feb 27,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 23:57:58 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:58 on Feb 27,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 23:57:59 on Feb 27,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:57:59 on Feb 27,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 23:57:59 on Feb 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:57:59 on Feb 27,2018, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 23:58:00 on Feb 27,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftkd9ih0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkd9ih0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:56 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:08:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:56 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:08:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:56 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:08:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:56 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:08:56 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:56 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:08:57 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:57 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:08:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:57 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:08:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:57 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:08:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:57 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:08:57 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:57 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:08:58 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:58 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:08:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:58 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:08:59 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:59 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:08:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:59 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:08:59 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:59 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:00 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:00 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:00 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:00 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:00 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:09:00 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:09:01 on Feb 28,2018, Elapsed time: 0:11:01
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:09:01 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft5t245f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5t245f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:17 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:10:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:17 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:10:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:17 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:10:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:17 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:10:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:17 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:10:18 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:18 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:10:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:18 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:10:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:18 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:10:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:18 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:10:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:18 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:10:19 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:19 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:10:19 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:19 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:10:19 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:19 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:10:19 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:20 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:10:20 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:20 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:10:20 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:20 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:10:20 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:20 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:10:20 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:20 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:10:20 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:21 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:10:21 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:10:21 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:10:21 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:10:21 on Feb 28,2018, Elapsed time: 0:01:20
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:10:22 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftnedwet".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnedwet
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:12:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:12:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:12:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:12:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:12:34 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:34 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:12:35 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:35 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:12:35 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:35 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:12:35 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:35 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:12:35 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:35 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:36 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:36 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:36 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:36 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:36 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:12:36 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:37 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:12:37 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:37 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:12:37 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:37 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:12:37 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:37 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:12:37 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:37 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:12:37 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:12:38 on Feb 28,2018, Elapsed time: 0:02:16
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:12:38 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfthci7cc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthci7cc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:13:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:13:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:13:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:14 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:13:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:13:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:13:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:13:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:13:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:13:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:15 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:13:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:16 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:13:17 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:17 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:13:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:17 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:13:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:18 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:13:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:13:18 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:13:18 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:13:18 on Feb 28,2018, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:13:19 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft2zdsjz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2zdsjz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test02_AddsSubs.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:02 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:14:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:02 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:14:02 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:02 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:14:03 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:14:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:14:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:14:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:14:03 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:03 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:14:04 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:04 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:14:04 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:04 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:14:04 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:05 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:14:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:05 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:14:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:05 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:14:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:05 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:14:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:05 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:14:05 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:06 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:14:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:06 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:14:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:06 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:14:07 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:07 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:14:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:07 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:14:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:14:08 on Feb 28,2018, Elapsed time: 0:00:49
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:14:08 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftgvriad".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgvriad
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:44 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:14:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:44 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:14:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:44 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:14:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:44 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:14:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:45 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:14:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:45 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:14:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:45 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:14:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:45 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:14:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:45 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:14:45 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:14:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:14:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:46 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:14:47 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:47 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:14:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:47 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:14:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:47 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:14:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:47 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:14:48 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:48 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:14:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:48 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:14:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:48 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:14:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:14:48 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:14:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:14:49 on Feb 28,2018, Elapsed time: 0:00:41
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:14:49 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftvsnt33".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvsnt33
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test03_CbzB.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:15:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:15:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:09 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:15:10 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:15:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:15:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:15:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:10 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:15:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:11 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:15:12 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:12 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:15:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:12 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:15:12 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:13 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:15:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:13 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:15:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:13 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:15:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:13 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:15:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:15:13 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:15:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:15:14 on Feb 28,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:15:14 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft6cdewk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6cdewk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test04_LdurStur.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:13 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:16:13 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:16:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:16:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:16:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:16:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:16:14 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:14 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:16:15 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:15 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:16:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:15 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:16:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:15 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:16:15 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:15 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:16:16 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:16 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:16:17 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:17 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:16:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:17 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:16:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:17 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:16:17 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:16:17 on Feb 28,2018, Elapsed time: 0:01:03
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:16:18 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlfttqeg9e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttqeg9e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test05_Blt.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:40 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:16:41 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:16:41 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:16:41 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:16:41 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:16:41 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:41 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:42 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:42 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:42 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:42 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:42 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:16:42 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:16:43 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:16:43 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:16:43 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:16:43 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:16:43 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:16:44 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:44 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:16:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:44 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:16:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:44 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:16:44 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:16:45 on Feb 28,2018, Elapsed time: 0:00:27
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:16:45 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft6g7ynf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6g7ynf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test10_forwarding.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:06 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:17:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:06 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:17:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:06 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:17:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:06 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:17:06 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:07 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:17:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:07 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:17:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:07 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:17:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:07 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:17:07 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:08 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:17:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:08 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:17:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:08 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:17:08 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:17:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:17:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:17:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:17:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:17:09 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:09 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:17:10 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:10 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:17:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:10 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:17:10 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:11 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:17:11 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:17:11 on Feb 28,2018, Elapsed time: 0:00:26
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:17:12 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlft1nh973".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1nh973
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test11_Sort.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:46 on Feb 28,2018
# vlog -reportprogress 300 ./ARMCPU.sv 
# -- Compiling module ARMCPU
# -- Compiling module ARMCPU_testbench
# 
# Top level modules:
# 	ARMCPU_testbench
# End time: 00:17:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALUControl.sv 
# -- Compiling module ALUControl
# -- Compiling module ALUControl_testbench
# 
# Top level modules:
# 	ALUControl_testbench
# End time: 00:17:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:46 on Feb 28,2018
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:17:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:46 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:17:46 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:46 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/ARMALU.sv 
# -- Compiling module ARMALU
# 
# Top level modules:
# 	ARMALU
# End time: 00:17:47 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:47 on Feb 28,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 00:17:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:47 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/DECODER.sv 
# -- Compiling module DECODER
# 
# Top level modules:
# 	DECODER
# End time: 00:17:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:47 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/REG_ARRAY.sv 
# -- Compiling module REG_ARRAY
# -- Compiling module REG_FF
# -- Compiling module D_FF
# 
# Top level modules:
# 	REG_ARRAY
# End time: 00:17:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:47 on Feb 28,2018
# vlog -reportprogress 300 ./RegFile/MUX64x32.sv 
# -- Compiling module MUX64x32
# 
# Top level modules:
# 	MUX64x32
# End time: 00:17:47 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:47 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/onebitALU.sv 
# -- Compiling module onebitALU
# 
# Top level modules:
# 	onebitALU
# End time: 00:17:48 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:48 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/overflowDetection.sv 
# -- Compiling module overflowDetection
# 
# Top level modules:
# 	overflowDetection
# End time: 00:17:48 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:48 on Feb 28,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 00:17:49 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:49 on Feb 28,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 00:17:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:49 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 00:17:49 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./ALU/subtractor.sv 
# -- Compiling module subtractor
# 
# Top level modules:
# 	subtractor
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# ** Warning: ./signExtend.sv(8): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module signExtend_testBench
# 
# Top level modules:
# 	signExtend_testBench
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./muxes.sv 
# -- Compiling module mux2
# -- Compiling module muxRegToLoc
# -- Compiling module mux3
# -- Compiling module mux8
# -- Compiling module muxMemToReg
# 
# Top level modules:
# 	mux2
# 	muxRegToLoc
# 	mux3
# 	mux8
# 	muxMemToReg
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./Pipeline_Register.sv 
# -- Compiling module IF_ID
# -- Compiling module ID_EX
# -- Compiling module EX_MEM
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	IF_ID
# 	ID_EX
# 	EX_MEM
# 	MEM_WB
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./Forwarding.sv 
# -- Compiling module Forwarding
# 
# Top level modules:
# 	Forwarding
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:17:50 on Feb 28,2018
# vlog -reportprogress 300 ./delaySlot.sv 
# -- Compiling module delaySlot
# -- Compiling module delayInstr
# 
# Top level modules:
# 	delaySlot
# 	delayInstr
# End time: 00:17:50 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:17:51 on Feb 28,2018, Elapsed time: 0:00:39
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work ARMCPU_testbench 
# Start time: 00:17:51 on Feb 28,2018
# Loading sv_std.std
# Loading work.ARMCPU_testbench
# Loading work.ARMCPU
# Loading work.ARMALU
# Loading work.onebitALU
# Loading work.adder
# Loading work.subtractor
# Loading work.overflowDetection
# Loading work.instructmem
# Loading work.delayInstr
# Loading work.delaySlot
# Loading work.IF_ID
# Loading work.muxRegToLoc
# Loading work.regfile
# Loading work.DECODER
# Loading work.REG_ARRAY
# Loading work.REG_FF
# Loading work.MUX64x32
# Loading work.signExtend
# Loading work.mux3
# Loading work.Forwarding
# Loading work.control
# Loading work.ID_EX
# Loading work.shifter
# Loading work.mux2
# Loading work.mult
# Loading work.mux8
# Loading work.ALUControl
# Loading work.EX_MEM
# Loading work.datamem
# Loading work.MEM_WB
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nikola  Hostname: NIKOLADESKTOP  ProcessID: 7724
#           Attempting to use alternate WLF file "./wlftss1m8v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftss1m8v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test12_Division.arm
# ** Note: $stop    : ./ARMCPU.sv(166)
#    Time: 5007500 ns  Iteration: 1  Instance: /ARMCPU_testbench
# Break in Module ARMCPU_testbench at ./ARMCPU.sv line 166
# End time: 00:18:29 on Feb 28,2018, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
