
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.13

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.07    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v _614_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.04    0.11    0.31 v _614_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _002_ (net)
                  0.04    0.00    0.31 v counter[2]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _536_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.09    0.29 v _536_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _295_ (net)
                  0.14    0.00    0.29 v _807_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.53    0.62    0.91 ^ _807_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _297_ (net)
                  0.53    0.00    0.91 ^ _538_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.29    0.24    1.15 v _538_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _026_ (net)
                  0.29    0.00    1.15 v _539_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.18    1.33 ^ _539_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _027_ (net)
                  0.22    0.00    1.33 ^ _543_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.27    0.17    1.50 v _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.27    0.00    1.50 v _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.24    1.73 v _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    1.73 v _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.18    0.37    2.11 ^ _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.18    0.00    2.11 ^ _860_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.40    2.51 v _860_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _422_ (net)
                  0.17    0.00    2.51 v _729_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.59 ^ _729_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _187_ (net)
                  0.09    0.00    2.59 ^ _731_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.10    0.05    2.64 v _731_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _189_ (net)
                  0.10    0.00    2.64 v _732_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    2.95 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _190_ (net)
                  0.14    0.00    2.95 v _735_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.03    0.37    0.24    3.19 ^ _735_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _193_ (net)
                  0.37    0.00    3.19 ^ _746_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.19    0.13    3.32 v _746_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _204_ (net)
                  0.19    0.00    3.32 v _748_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.37    0.25    3.56 ^ _748_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _206_ (net)
                  0.37    0.00    3.56 ^ _749_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.74 ^ _749_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.74 ^ pwm_n_reg[2]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  6.13   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[3] (input port clocked by core_clock)
Endpoint: pwm_n_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.03    0.00    0.00    0.20 ^ deadtime[3] (in)
                                         deadtime[3] (net)
                  0.00    0.00    0.20 ^ _536_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.14    0.09    0.29 v _536_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _295_ (net)
                  0.14    0.00    0.29 v _807_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.07    0.53    0.62    0.91 ^ _807_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _297_ (net)
                  0.53    0.00    0.91 ^ _538_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.29    0.24    1.15 v _538_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _026_ (net)
                  0.29    0.00    1.15 v _539_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.18    1.33 ^ _539_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _027_ (net)
                  0.22    0.00    1.33 ^ _543_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     2    0.04    0.27    0.17    1.50 v _543_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _031_ (net)
                  0.27    0.00    1.50 v _590_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.24    1.73 v _590_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _069_ (net)
                  0.08    0.00    1.73 v _591_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     3    0.04    0.18    0.37    2.11 ^ _591_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _309_ (net)
                  0.18    0.00    2.11 ^ _860_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.17    0.40    2.51 v _860_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _422_ (net)
                  0.17    0.00    2.51 v _729_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.59 ^ _729_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _187_ (net)
                  0.09    0.00    2.59 ^ _731_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.10    0.05    2.64 v _731_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _189_ (net)
                  0.10    0.00    2.64 v _732_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.03    0.14    0.31    2.95 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _190_ (net)
                  0.14    0.00    2.95 v _735_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     2    0.03    0.37    0.24    3.19 ^ _735_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _193_ (net)
                  0.37    0.00    3.19 ^ _746_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.19    0.13    3.32 v _746_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _204_ (net)
                  0.19    0.00    3.32 v _748_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.37    0.25    3.56 ^ _748_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _206_ (net)
                  0.37    0.00    3.56 ^ _749_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.74 ^ _749_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.74 ^ pwm_n_reg[2]$_SDFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pwm_n_reg[2]$_SDFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.74   data arrival time
-----------------------------------------------------------------------------
                                  6.13   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-03   8.94e-05   8.30e-09   1.34e-03  14.9%
Combinational          4.55e-03   3.11e-03   8.64e-08   7.66e-03  85.1%
Clock                  0.00e+00   0.00e+00   9.01e-09   9.01e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.81e-03   3.20e-03   1.04e-07   9.00e-03 100.0%
                          64.5%      35.5%       0.0%
