# Tiny Tapeout project information
project:
  title:        "Circulating register test"      # Project title
  author:       "Mike Bell"      # Your name
  discord:      "rebelmike"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Test of a manually placed circulating register suitable for TinyQV's register file"      # One line description of what your project does
  language:     "Magic" # other examples include Verilog, Amaranth, VHDL, etc
  clock_hz:     10       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values for analog projects: 1x2, 2x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rebelmike_register"

  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Addr read port A"
  ui[1]: ""
  ui[2]: "Addr read port B"
  ui[3]: ""
  ui[4]: "Data 0"
  ui[5]: "Data 1"
  ui[6]: "Data 2"
  ui[7]: "Data 3"

  # Outputs
  uo[0]: "Data 0 port A"
  uo[1]: "Data 1 port A"
  uo[2]: "Data 2 port A"
  uo[3]: "Data 3 port A"
  uo[4]: "Data 0 port B"
  uo[5]: "Data 1 port B"
  uo[6]: "Data 2 port B"
  uo[7]: "Data 3 port B"

  # Bidirectional pins
  uio[0]: "Write enable reg 0"
  uio[1]: "Write enable reg 1"
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
