Analysis & Elaboration report for DE1_SoC
Mon Nov 21 16:02:24 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Nov 21 16:02:24 2016           ;
; Quartus Prime Version         ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; pipeLinedCPU                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipeLinedCPU       ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Nov 21 16:02:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file codes/pipelinedcpu.sv
    Info (12023): Found entity 1: pipeLinedCPU File: G:/Working Assignments/EE/EE469/Lab4/Codes/pipeLinedCPU.sv Line: 9
    Info (12023): Found entity 2: pipeLinedCPU_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/pipeLinedCPU.sv Line: 118
Info (12021): Found 1 design units, including 1 entities, in source file codes/pipelining.sv
    Info (12023): Found entity 1: pipelining File: G:/Working Assignments/EE/EE469/Lab4/Codes/pipelining.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file codes/math.sv
    Info (12023): Found entity 1: mult File: G:/Working Assignments/EE/EE469/Lab4/Codes/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: G:/Working Assignments/EE/EE469/Lab4/Codes/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file codes/datamem.sv
    Info (12023): Found entity 1: datamem File: G:/Working Assignments/EE/EE469/Lab4/Codes/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file codes/instructmem.sv
    Info (12023): Found entity 1: instructmem File: G:/Working Assignments/EE/EE469/Lab4/Codes/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/instructmem.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file codes/alu.sv
    Info (12023): Found entity 1: alu File: G:/Working Assignments/EE/EE469/Lab4/Codes/alu.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file codes/fulladder.sv
    Info (12023): Found entity 1: fulladder File: G:/Working Assignments/EE/EE469/Lab4/Codes/fulladder.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file codes/regfile.sv
    Info (12023): Found entity 1: regfile File: G:/Working Assignments/EE/EE469/Lab4/Codes/regfile.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file codes/fiveto32dec.sv
    Info (12023): Found entity 1: fiveTo32Dec File: G:/Working Assignments/EE/EE469/Lab4/Codes/fiveTo32Dec.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file codes/three2eightdec.sv
    Info (12023): Found entity 1: three2EightDec File: G:/Working Assignments/EE/EE469/Lab4/Codes/three2EightDec.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file codes/two2fourdec.sv
    Info (12023): Found entity 1: two2FourDec File: G:/Working Assignments/EE/EE469/Lab4/Codes/two2FourDec.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file codes/mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux32_1.sv Line: 10
    Info (12023): Found entity 2: mux32_1_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux32_1.sv Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file codes/mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux8_1.sv Line: 10
    Info (12023): Found entity 2: mux8_1_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux8_1.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file codes/mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux4_1.sv Line: 9
    Info (12023): Found entity 2: mux4_1_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux4_1.sv Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file codes/mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux2_1.sv Line: 14
    Info (12023): Found entity 2: mux2_1_testbench File: G:/Working Assignments/EE/EE469/Lab4/Codes/mux2_1.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file codes/singlereg.sv
    Info (12023): Found entity 1: singleReg File: G:/Working Assignments/EE/EE469/Lab4/Codes/singleReg.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file codes/dff.sv
    Info (12023): Found entity 1: D_FF File: G:/Working Assignments/EE/EE469/Lab4/Codes/DFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file codes/adder_64.sv
    Info (12023): Found entity 1: adder_64 File: G:/Working Assignments/EE/EE469/Lab4/Codes/adder_64.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file codes/programcounter.sv
    Info (12023): Found entity 1: programCounter File: G:/Working Assignments/EE/EE469/Lab4/Codes/programCounter.sv Line: 9
Error (10734): Verilog HDL error at pipelining.sv(8): size is not a constant File: G:/Working Assignments/EE/EE469/Lab4/Codes/pipelining.sv Line: 8
Error (10932): SystemVerilog error at pipelining.sv(9): can't resolve implicit port connection(s) to instance "pipelines" without a module declaration or an extern equivalent File: G:/Working Assignments/EE/EE469/Lab4/Codes/pipelining.sv Line: 9
Info (144001): Generated suppressed messages file G:/Working Assignments/EE/EE469/Lab4/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 887 megabytes
    Error: Processing ended: Mon Nov 21 16:02:24 2016
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in G:/Working Assignments/EE/EE469/Lab4/output_files/DE1_SoC.map.smsg.


