Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  4 13:41:06 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sr_flipflop_timing_summary_routed.rpt -pb sr_flipflop_timing_summary_routed.pb -rpx sr_flipflop_timing_summary_routed.rpx -warn_on_violation
| Design       : sr_flipflop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.931ns  (logic 3.237ns (65.654%)  route 1.694ns (34.346%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_tristate_oe_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q_tristate_oe_reg/Q
                         net (fo=3, routed)           1.694     2.113    q_OBUF
    U13                  OBUFT (Prop_obuft_I_O)       2.818     4.931 r  q_OBUFT_inst/O
                         net (fo=0)                   0.000     4.931    q
    U13                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.879ns  (logic 3.259ns (66.797%)  route 1.620ns (33.203%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_n_OBUFT_inst_i_1/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  q_n_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           1.620     2.039    q_n_TRI
    T13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.840     4.879 r  q_n_OBUFT_inst/O
                         net (fo=0)                   0.000     4.879    q_n
    T13                                                               r  q_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            q_n_OBUFT_inst_i_1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.586ns  (logic 1.138ns (44.000%)  route 1.448ns (56.000%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  ena_IBUF_inst/O
                         net (fo=4, routed)           1.448     2.434    ena_IBUF
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.152     2.586 r  q_n_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.000     2.586    q_n_OBUFT_inst_i_2_n_0
    SLICE_X0Y53          FDRE                                         r  q_n_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            q_OBUFT_inst_i_1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.558ns  (logic 1.110ns (43.387%)  route 1.448ns (56.613%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  ena_IBUF_inst/O
                         net (fo=4, routed)           1.448     2.434    ena_IBUF
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.124     2.558 r  q_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.000     2.558    q_OBUFT_inst_i_2_n_0
    SLICE_X0Y53          FDRE                                         r  q_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            q_tristate_oe_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 1.136ns (44.858%)  route 1.396ns (55.142%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  ena_IBUF_inst/O
                         net (fo=4, routed)           1.396     2.382    ena_IBUF
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.150     2.532 r  q_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     2.532    q_tristate_oe_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  q_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ena
                            (input port)
  Destination:            q_n_tristate_oe_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.506ns  (logic 1.110ns (44.286%)  route 1.396ns (55.714%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  ena (IN)
                         net (fo=0)                   0.000     0.000    ena
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  ena_IBUF_inst/O
                         net (fo=4, routed)           1.396     2.382    ena_IBUF
    SLICE_X0Y53          LUT5 (Prop_lut5_I4_O)        0.124     2.506 r  q_n_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     2.506    q_n_tristate_oe_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  q_n_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_n_tristate_oe_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.137%)  route 0.185ns (49.863%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_OBUFT_inst_i_1/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.185     0.326    q_TRI
    SLICE_X0Y53          LUT5 (Prop_lut5_I0_O)        0.045     0.371 r  q_n_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     0.371    q_n_tristate_oe_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  q_n_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_OBUFT_inst_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_OBUFT_inst_i_1/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.196     0.337    q_TRI
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  q_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.000     0.382    q_OBUFT_inst_i_2_n_0
    SLICE_X0Y53          FDRE                                         r  q_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_tristate_oe_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.226ns (48.079%)  route 0.244ns (51.921%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_tristate_oe_reg/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q_tristate_oe_reg/Q
                         net (fo=3, routed)           0.244     0.372    q_OBUF
    SLICE_X0Y53          LUT4 (Prop_lut4_I0_O)        0.098     0.470 r  q_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     0.470    q_tristate_oe_i_1_n_0
    SLICE_X0Y53          FDRE                                         r  q_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            q_n_OBUFT_inst_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.284ns (41.039%)  route 0.408ns (58.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.408     0.643    reset_IBUF
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.048     0.691 r  q_n_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.000     0.691    q_n_OBUFT_inst_i_2_n_0
    SLICE_X0Y53          FDRE                                         r  q_n_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 1.006ns (63.629%)  route 0.575ns (36.371%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_n_OBUFT_inst_i_1/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q_n_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           0.575     0.703    q_n_TRI
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     1.581 r  q_n_OBUFT_inst/O
                         net (fo=0)                   0.000     1.581    q_n
    T13                                                               r  q_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 0.965ns (60.957%)  route 0.618ns (39.043%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  q_OBUFT_inst_i_1/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.618     0.759    q_TRI
    U13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.583 r  q_OBUFT_inst/O
                         net (fo=0)                   0.000     1.583    q
    U13                                                               r  q (OUT)
  -------------------------------------------------------------------    -------------------





