Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  8 21:54:16 2018
| Host         : DESKTOP-KKHALKC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file implementation_control_sets_placed.rpt
| Design       : implementation
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              76 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | multest/z_e          |                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | multest/state        |                  |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | multest/z_m          |                  |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG | multest/z[7]_i_1_n_0 |                  |                2 |             14 |
|  CLK100MHZ_IBUF_BUFG | multest/s_output_z   |                  |                1 |             16 |
|  CLK100MHZ_IBUF_BUFG | multest/product      |                  |                3 |             20 |
|  CLK100MHZ_IBUF_BUFG |                      |                  |               11 |             58 |
+----------------------+----------------------+------------------+------------------+----------------+


