v 3
file . "fulsub_tb.vhdl" "20220916151614.000" "20220922222225.643":
  entity fullsub_tb at 1( 0) + 0 on 17;
  architecture test of fullsub_tb at 8( 91) + 0 on 18;
file . "fulsub.vhdl" "20220916151538.000" "20220922222217.921":
  entity fulsub at 1( 0) + 0 on 15;
  architecture behave of fulsub at 13( 200) + 0 on 16;
