Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6ed63359fcec4d3cb08bd9fea91ae9b9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_top_behav xil_defaultlib.calc_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.io_ctrl [io_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.calc_ctrl [calc_ctrl_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture struct of entity xil_defaultlib.calc_top
Built simulation snapshot calc_top_behav
