// Seed: 4259108440
macromodule module_0;
  assign id_1 = -1;
  wire id_2;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    module_1,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1  = id_23;
  assign id_29 = id_15;
  id_30(
      1 & 1, -1
  ); id_31(
      1
  );
  wire id_32;
  module_0 modCall_1 ();
  wire id_33;
  assign id_6 = 1;
  or primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_19,
      id_20,
      id_22,
      id_23,
      id_24,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_5,
      id_7
  );
endmodule
