v 20060906 1
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=M17
T 300 3250 5 8 0 1 0 8 1
pinseq=4
T 525 3300 9 8 1 1 0 0 1
pinlabel=IO_L18N_1/RHCLK1
T 525 3300 5 8 0 1 0 2 1
pintype=clk
}
L 500 3300 400 3375 3 0 0 0 -1 -1
L 500 3300 400 3225 3 0 0 0 -1 -1
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=N18
T 300 2850 5 8 0 1 0 8 1
pinseq=7
T 525 2900 9 8 1 1 0 0 1
pinlabel=IO_L18P_1/RHCLK0
T 525 2900 5 8 0 1 0 2 1
pintype=clk
}
L 500 2900 400 2975 3 0 0 0 -1 -1
L 500 2900 400 2825 3 0 0 0 -1 -1
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=M20
T 300 2450 5 8 0 1 0 8 1
pinseq=6
T 525 2500 9 8 1 1 0 0 1
pinlabel=IO_L19N_1/TRDY1/RHCLK3
T 525 2500 5 8 0 1 0 2 1
pintype=clk
}
L 500 2500 400 2575 3 0 0 0 -1 -1
L 500 2500 400 2425 3 0 0 0 -1 -1
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=N21
T 300 2050 5 8 0 1 0 8 1
pinseq=8
T 525 2100 9 8 1 1 0 0 1
pinlabel=IO_L19P_1/RHCLK2
T 525 2100 5 8 0 1 0 2 1
pintype=clk
}
L 500 2100 400 2175 3 0 0 0 -1 -1
L 500 2100 400 2025 3 0 0 0 -1 -1
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=L20
T 300 1650 5 8 0 1 0 8 1
pinseq=2
T 525 1700 9 8 1 1 0 0 1
pinlabel=IO_L20N_1/RHCLK5
T 525 1700 5 8 0 1 0 2 1
pintype=clk
}
L 500 1700 400 1775 3 0 0 0 -1 -1
L 500 1700 400 1625 3 0 0 0 -1 -1
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=L21
T 300 1250 5 8 0 1 0 8 1
pinseq=3
T 525 1300 9 8 1 1 0 0 1
pinlabel=IO_L20P_1/RHCLK4
T 525 1300 5 8 0 1 0 2 1
pintype=clk
}
L 500 1300 400 1375 3 0 0 0 -1 -1
L 500 1300 400 1225 3 0 0 0 -1 -1
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=L17
T 300 850 5 8 0 1 0 8 1
pinseq=1
T 525 900 9 8 1 1 0 0 1
pinlabel=IO_L21N_1/RHCLK7
T 525 900 5 8 0 1 0 2 1
pintype=clk
}
L 500 900 400 975 3 0 0 0 -1 -1
L 500 900 400 825 3 0 0 0 -1 -1
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=M18
T 300 450 5 8 0 1 0 8 1
pinseq=5
T 525 500 9 8 1 1 0 0 1
pinlabel=IO_L21P_1/IRDY1/RHCLK6
T 525 500 5 8 0 1 0 2 1
pintype=clk
}
L 500 500 400 575 3 0 0 0 -1 -1
L 500 500 400 425 3 0 0 0 -1 -1
B 400 100 3200 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3600 3800 8 10 1 1 0 6 1
refdes=U?
T 400 3800 9 10 1 0 0 0 1
XC3SD1800ACS484-RHCLK
T 400 4000 5 10 0 0 0 0 1
device=XC3SD1800ACS484
T 400 4200 5 10 0 0 0 0 1
footprint=CS484
T 400 4400 5 10 0 0 0 0 1
author=xilinxgen.py
T 400 4600 5 10 0 0 0 0 1
documentation=http://www.xilinx.com
T 400 4800 5 10 0 0 0 0 1
description=Xilinx Spartan 3A-DSP 1800 CS484
T 400 5000 5 10 0 0 0 0 1
numslots=0
