
1st_project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e24  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000074c  08008fc4  08008fc4  00009fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009710  08009710  0000b084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009710  08009710  0000a710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009718  08009718  0000b084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009718  08009718  0000a718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800971c  0800971c  0000a71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08009720  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d4c  20000084  080097a4  0000b084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000dd0  080097a4  0000bdd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a6c  00000000  00000000  0000b0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000325e  00000000  00000000  00021b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a8  00000000  00000000  00024d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ff  00000000  00000000  00026328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a614  00000000  00000000  00027427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019aea  00000000  00000000  00041a3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a149b  00000000  00000000  0005b525  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc9c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068cc  00000000  00000000  000fca04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001032d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008fac 	.word	0x08008fac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	08008fac 	.word	0x08008fac

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <LCD_init>:
#include "clcd.h"

uint8_t lcdData = 0;
I2C_HandleTypeDef *phLcdI2C;

void LCD_init(I2C_HandleTypeDef *phI2C) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	phLcdI2C = phI2C;
 80005e4:	4a18      	ldr	r2, [pc, #96]	@ (8000648 <LCD_init+0x6c>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	6013      	str	r3, [r2, #0]

	HAL_Delay(50);
 80005ea:	2032      	movs	r0, #50	@ 0x32
 80005ec:	f002 fb72 	bl	8002cd4 <HAL_Delay>
	LCD_cmdMode();
 80005f0:	f000 f89a 	bl	8000728 <LCD_cmdMode>
	LCD_writeMode();
 80005f4:	f000 f8b8 	bl	8000768 <LCD_writeMode>
	LCD_sendData(0x30);
 80005f8:	2030      	movs	r0, #48	@ 0x30
 80005fa:	f000 f849 	bl	8000690 <LCD_sendData>
	HAL_Delay(5);
 80005fe:	2005      	movs	r0, #5
 8000600:	f002 fb68 	bl	8002cd4 <HAL_Delay>
	LCD_sendData(0x30);
 8000604:	2030      	movs	r0, #48	@ 0x30
 8000606:	f000 f843 	bl	8000690 <LCD_sendData>
	HAL_Delay(1);
 800060a:	2001      	movs	r0, #1
 800060c:	f002 fb62 	bl	8002cd4 <HAL_Delay>
	LCD_sendData(0x30);
 8000610:	2030      	movs	r0, #48	@ 0x30
 8000612:	f000 f83d 	bl	8000690 <LCD_sendData>
	LCD_sendData(0x20);
 8000616:	2020      	movs	r0, #32
 8000618:	f000 f83a 	bl	8000690 <LCD_sendData>
	LCD_sendByte(LCD_4BIT_FUNC_SET);
 800061c:	2028      	movs	r0, #40	@ 0x28
 800061e:	f000 f85f 	bl	80006e0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_OFF);
 8000622:	2008      	movs	r0, #8
 8000624:	f000 f85c 	bl	80006e0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_CLEAR);
 8000628:	2001      	movs	r0, #1
 800062a:	f000 f859 	bl	80006e0 <LCD_sendByte>
	LCD_sendByte(LCD_ENTRY_MODE_SET);
 800062e:	2006      	movs	r0, #6
 8000630:	f000 f856 	bl	80006e0 <LCD_sendByte>
	LCD_sendByte(LCD_DISPLAY_ON);
 8000634:	200c      	movs	r0, #12
 8000636:	f000 f853 	bl	80006e0 <LCD_sendByte>
	LCD_backLightOn();
 800063a:	f000 f865 	bl	8000708 <LCD_backLightOn>
}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	200000a4 	.word	0x200000a4

0800064c <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	LCD_cmdMode();			// RS pin Low
 8000656:	f000 f867 	bl	8000728 <LCD_cmdMode>
	LCD_writeMode();		// R/W pin Low
 800065a:	f000 f885 	bl	8000768 <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	4618      	mov	r0, r3
 8000662:	f000 f83d 	bl	80006e0 <LCD_sendByte>
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}

0800066e <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data) {
 800066e:	b580      	push	{r7, lr}
 8000670:	b082      	sub	sp, #8
 8000672:	af00      	add	r7, sp, #0
 8000674:	4603      	mov	r3, r0
 8000676:	71fb      	strb	r3, [r7, #7]
	LCD_charMode(); 		// RS pin High
 8000678:	f000 f866 	bl	8000748 <LCD_charMode>
	LCD_writeMode(); 		// R/W pin Low
 800067c:	f000 f874 	bl	8000768 <LCD_writeMode>

	LCD_sendByte(data);		// send byte data
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f82c 	bl	80006e0 <LCD_sendByte>
}
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <LCD_sendData>:
void LCD_sendData(uint8_t data) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	71fb      	strb	r3, [r7, #7]
	LCD_enableHigh();		// E pin High
 800069a:	f000 f875 	bl	8000788 <LCD_enableHigh>
	HAL_Delay(2);			// LCD need delay
 800069e:	2002      	movs	r0, #2
 80006a0:	f002 fb18 	bl	8002cd4 <HAL_Delay>
	lcdData = (lcdData & 0x0f) | (data & 0xf0);
 80006a4:	4b0d      	ldr	r3, [pc, #52]	@ (80006dc <LCD_sendData+0x4c>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b25b      	sxtb	r3, r3
 80006aa:	f003 030f 	and.w	r3, r3, #15
 80006ae:	b25a      	sxtb	r2, r3
 80006b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b4:	f023 030f 	bic.w	r3, r3, #15
 80006b8:	b25b      	sxtb	r3, r3
 80006ba:	4313      	orrs	r3, r2
 80006bc:	b25b      	sxtb	r3, r3
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <LCD_sendData+0x4c>)
 80006c2:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80006c4:	f000 f880 	bl	80007c8 <LCD_sendDataToInterface>
	LCD_enableLow();		// E pin Low
 80006c8:	f000 f86e 	bl	80007a8 <LCD_enableLow>
	HAL_Delay(2);			// LCD delay
 80006cc:	2002      	movs	r0, #2
 80006ce:	f002 fb01 	bl	8002cd4 <HAL_Delay>
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200000a0 	.word	0x200000a0

080006e0 <LCD_sendByte>:

void LCD_sendByte(uint8_t data) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send upper data
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ffcf 	bl	8000690 <LCD_sendData>
	data = data << 4;		// 4bit data shift (move to upper bit)
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	011b      	lsls	r3, r3, #4
 80006f6:	71fb      	strb	r3, [r7, #7]
	LCD_sendData(data);		// send lower data
 80006f8:	79fb      	ldrb	r3, [r7, #7]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffc8 	bl	8000690 <LCD_sendData>
}
 8000700:	bf00      	nop
 8000702:	3708      	adds	r7, #8
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <LCD_backLightOn>:
void LCD_backLightOn() {
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_BL);
 800070c:	4b05      	ldr	r3, [pc, #20]	@ (8000724 <LCD_backLightOn+0x1c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	f043 0308 	orr.w	r3, r3, #8
 8000714:	b2da      	uxtb	r2, r3
 8000716:	4b03      	ldr	r3, [pc, #12]	@ (8000724 <LCD_backLightOn+0x1c>)
 8000718:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800071a:	f000 f855 	bl	80007c8 <LCD_sendDataToInterface>
}
 800071e:	bf00      	nop
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200000a0 	.word	0x200000a0

08000728 <LCD_cmdMode>:
void LCD_backLightOff() {
	lcdData &= ~(1 << LCD_BL);
	LCD_sendDataToInterface();
}

void LCD_cmdMode() {
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RS); // 0 bit low
 800072c:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <LCD_cmdMode+0x1c>)
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	f023 0301 	bic.w	r3, r3, #1
 8000734:	b2da      	uxtb	r2, r3
 8000736:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <LCD_cmdMode+0x1c>)
 8000738:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800073a:	f000 f845 	bl	80007c8 <LCD_sendDataToInterface>
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000a0 	.word	0x200000a0

08000748 <LCD_charMode>:

void LCD_charMode() {
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_RS); // 0 bit high
 800074c:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <LCD_charMode+0x1c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	f043 0301 	orr.w	r3, r3, #1
 8000754:	b2da      	uxtb	r2, r3
 8000756:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <LCD_charMode+0x1c>)
 8000758:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800075a:	f000 f835 	bl	80007c8 <LCD_sendDataToInterface>
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200000a0 	.word	0x200000a0

08000768 <LCD_writeMode>:

void LCD_writeMode() {
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_RW); // 1 bit low
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <LCD_writeMode+0x1c>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	f023 0302 	bic.w	r3, r3, #2
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <LCD_writeMode+0x1c>)
 8000778:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800077a:	f000 f825 	bl	80007c8 <LCD_sendDataToInterface>
}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000a0 	.word	0x200000a0

08000788 <LCD_enableHigh>:

void LCD_enableHigh() {
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	lcdData |= (1 << LCD_E); // 2 bit high
 800078c:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <LCD_enableHigh+0x1c>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <LCD_enableHigh+0x1c>)
 8000798:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 800079a:	f000 f815 	bl	80007c8 <LCD_sendDataToInterface>
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200000a0 	.word	0x200000a0

080007a8 <LCD_enableLow>:

void LCD_enableLow() {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	lcdData &= ~(1 << LCD_E); // 2 bit low
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <LCD_enableLow+0x1c>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	f023 0304 	bic.w	r3, r3, #4
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <LCD_enableLow+0x1c>)
 80007b8:	701a      	strb	r2, [r3, #0]
	LCD_sendDataToInterface();
 80007ba:	f000 f805 	bl	80007c8 <LCD_sendDataToInterface>
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200000a0 	.word	0x200000a0

080007c8 <LCD_sendDataToInterface>:


void LCD_sendDataToInterface() {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(phLcdI2C, LCD_DEV_ADDR << 1, &lcdData, 1, 100);
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <LCD_sendDataToInterface+0x20>)
 80007d0:	6818      	ldr	r0, [r3, #0]
 80007d2:	2364      	movs	r3, #100	@ 0x64
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	2301      	movs	r3, #1
 80007d8:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <LCD_sendDataToInterface+0x24>)
 80007da:	214e      	movs	r1, #78	@ 0x4e
 80007dc:	f003 fafe 	bl	8003ddc <HAL_I2C_Master_Transmit>
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200000a4 	.word	0x200000a4
 80007ec:	200000a0 	.word	0x200000a0

080007f0 <LCD_writeString>:

void LCD_writeString(char *str) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	for (int i = 0; str[i]; i++) {
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	e009      	b.n	8000812 <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	4413      	add	r3, r2
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	4618      	mov	r0, r3
 8000808:	f7ff ff31 	bl	800066e <LCD_writeCharData>
	for (int i = 0; str[i]; i++) {
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	3301      	adds	r3, #1
 8000810:	60fb      	str	r3, [r7, #12]
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	4413      	add	r3, r2
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d1ef      	bne.n	80007fe <LCD_writeString+0xe>
	}
}
 800081e:	bf00      	nop
 8000820:	bf00      	nop
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}

08000828 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col) {
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	460a      	mov	r2, r1
 8000832:	71fb      	strb	r3, [r7, #7]
 8000834:	4613      	mov	r3, r2
 8000836:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8000838:	79bb      	ldrb	r3, [r7, #6]
 800083a:	f003 030f 	and.w	r3, r3, #15
 800083e:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = ((0x40 * row) + col);
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	019b      	lsls	r3, r3, #6
 800084c:	b2da      	uxtb	r2, r3
 800084e:	79bb      	ldrb	r3, [r7, #6]
 8000850:	4413      	add	r3, r2
 8000852:	73fb      	strb	r3, [r7, #15]
	uint8_t command = (0x80 + lcdRegAddr);
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	3b80      	subs	r3, #128	@ 0x80
 8000858:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 800085a:	7bbb      	ldrb	r3, [r7, #14]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fef5 	bl	800064c <LCD_writeCmdData>
}
 8000862:	bf00      	nop
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str) {
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	4603      	mov	r3, r0
 8000872:	603a      	str	r2, [r7, #0]
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	460b      	mov	r3, r1
 8000878:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800087a:	79ba      	ldrb	r2, [r7, #6]
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	4611      	mov	r1, r2
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ffd1 	bl	8000828 <LCD_gotoXY>
	LCD_writeString(str);
 8000886:	6838      	ldr	r0, [r7, #0]
 8000888:	f7ff ffb2 	bl	80007f0 <LCD_writeString>
}
 800088c:	bf00      	nop
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <DWT_Delay_Init>:
 *      Author: IoT Main
 */

#include "DHT.h"
uint32_t DWT_Delay_Init(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000898:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <DWT_Delay_Init+0x58>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a13      	ldr	r2, [pc, #76]	@ (80008ec <DWT_Delay_Init+0x58>)
 800089e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80008a2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80008a4:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <DWT_Delay_Init+0x58>)
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <DWT_Delay_Init+0x58>)
 80008aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80008ae:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a0e      	ldr	r2, [pc, #56]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008b6:	f023 0301 	bic.w	r3, r3, #1
 80008ba:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80008bc:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a0b      	ldr	r2, [pc, #44]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008c2:	f043 0301 	orr.w	r3, r3, #1
 80008c6:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80008c8:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 80008ce:	bf00      	nop
  __ASM volatile ("NOP");
 80008d0:	bf00      	nop
  __ASM volatile ("NOP");
 80008d2:	bf00      	nop

  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 80008d4:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <DWT_Delay_Init+0x5c>)
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <DWT_Delay_Init+0x4c>
  {
 	return 0; /*clock cycle counter started*/
 80008dc:	2300      	movs	r3, #0
 80008de:	e000      	b.n	80008e2 <DWT_Delay_Init+0x4e>
  }
  else
  {
  	return 1; /*clock cycle counter not started*/
 80008e0:	2301      	movs	r3, #1
  }

}
 80008e2:	4618      	mov	r0, r3
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	e000edf0 	.word	0xe000edf0
 80008f0:	e0001000 	.word	0xe0001000

080008f4 <Set_Pin_Output>:
  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
}

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b088      	sub	sp, #32
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	460b      	mov	r3, r1
 80008fe:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000910:	887b      	ldrh	r3, [r7, #2]
 8000912:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000914:	2301      	movs	r3, #1
 8000916:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2300      	movs	r3, #0
 800091a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800091c:	f107 030c 	add.w	r3, r7, #12
 8000920:	4619      	mov	r1, r3
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f002 ff48 	bl	80037b8 <HAL_GPIO_Init>
}
 8000928:	bf00      	nop
 800092a:	3720      	adds	r7, #32
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <DHT11_Init>:
}

/*********************************** DHT11 FUNCTIONS ********************************************/

void DHT11_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 8000934:	f7ff ffae 	bl	8000894 <DWT_Delay_Init>
	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 8000938:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800093c:	4807      	ldr	r0, [pc, #28]	@ (800095c <DHT11_Init+0x2c>)
 800093e:	f7ff ffd9 	bl	80008f4 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8000942:	2201      	movs	r2, #1
 8000944:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000948:	4804      	ldr	r0, [pc, #16]	@ (800095c <DHT11_Init+0x2c>)
 800094a:	f003 f8d1 	bl	8003af0 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 800094e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000952:	f002 f9bf 	bl	8002cd4 <HAL_Delay>
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40020800 	.word	0x40020800

08000960 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
 800096c:	807b      	strh	r3, [r7, #2]
    *length = 0;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2200      	movs	r2, #0
 8000972:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8000974:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000978:	2100      	movs	r1, #0
 800097a:	68b8      	ldr	r0, [r7, #8]
 800097c:	f007 fa8c 	bl	8007e98 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8000980:	f240 4202 	movw	r2, #1026	@ 0x402
 8000984:	2100      	movs	r1, #0
 8000986:	4826      	ldr	r0, [pc, #152]	@ (8000a20 <esp_at_command+0xc0>)
 8000988:	f007 fa86 	bl	8007e98 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 800098c:	68f8      	ldr	r0, [r7, #12]
 800098e:	f7ff fc31 	bl	80001f4 <strlen>
 8000992:	4603      	mov	r3, r0
 8000994:	b29a      	uxth	r2, r3
 8000996:	2364      	movs	r3, #100	@ 0x64
 8000998:	68f9      	ldr	r1, [r7, #12]
 800099a:	4822      	ldr	r0, [pc, #136]	@ (8000a24 <esp_at_command+0xc4>)
 800099c:	f006 f82c 	bl	80069f8 <HAL_UART_Transmit>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d032      	beq.n	8000a0c <esp_at_command+0xac>
        return -1;
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	e035      	b.n	8000a18 <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 80009ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <esp_at_command+0xc0>)
 80009ae:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009b6:	d302      	bcc.n	80009be <esp_at_command+0x5e>
            return -2;
 80009b8:	f06f 0301 	mvn.w	r3, #1
 80009bc:	e02c      	b.n	8000a18 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 80009be:	491a      	ldr	r1, [pc, #104]	@ (8000a28 <esp_at_command+0xc8>)
 80009c0:	4817      	ldr	r0, [pc, #92]	@ (8000a20 <esp_at_command+0xc0>)
 80009c2:	f007 faed 	bl	8007fa0 <strstr>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d002      	beq.n	80009d2 <esp_at_command+0x72>
            return -3;
 80009cc:	f06f 0302 	mvn.w	r3, #2
 80009d0:	e022      	b.n	8000a18 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 80009d2:	4916      	ldr	r1, [pc, #88]	@ (8000a2c <esp_at_command+0xcc>)
 80009d4:	4812      	ldr	r0, [pc, #72]	@ (8000a20 <esp_at_command+0xc0>)
 80009d6:	f007 fae3 	bl	8007fa0 <strstr>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d00e      	beq.n	80009fe <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 80009e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a20 <esp_at_command+0xc0>)
 80009e2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80009e6:	461a      	mov	r2, r3
 80009e8:	490d      	ldr	r1, [pc, #52]	@ (8000a20 <esp_at_command+0xc0>)
 80009ea:	68b8      	ldr	r0, [r7, #8]
 80009ec:	f007 fb69 	bl	80080c2 <memcpy>
            *length = cb_data.length;
 80009f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <esp_at_command+0xc0>)
 80009f2:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	801a      	strh	r2, [r3, #0]
            return 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e00c      	b.n	8000a18 <esp_at_command+0xb8>
        }
        time_out -= 10;
 80009fe:	887b      	ldrh	r3, [r7, #2]
 8000a00:	3b0a      	subs	r3, #10
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000a06:	200a      	movs	r0, #10
 8000a08:	f002 f964 	bl	8002cd4 <HAL_Delay>
    while(time_out > 0)
 8000a0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	dccb      	bgt.n	80009ac <esp_at_command+0x4c>
    }
    return -4;
 8000a14:	f06f 0303 	mvn.w	r3, #3
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200004f0 	.word	0x200004f0
 8000a24:	20000b0c 	.word	0x20000b0c
 8000a28:	08008fc4 	.word	0x08008fc4
 8000a2c:	08008fcc 	.word	0x08008fcc

08000a30 <esp_reset>:

static int esp_reset(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000a3a:	1dba      	adds	r2, r7, #6
 8000a3c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a40:	4909      	ldr	r1, [pc, #36]	@ (8000a68 <esp_reset+0x38>)
 8000a42:	480a      	ldr	r0, [pc, #40]	@ (8000a6c <esp_reset+0x3c>)
 8000a44:	f7ff ff8c 	bl	8000960 <esp_at_command>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d002      	beq.n	8000a54 <esp_reset+0x24>
    {
    	return -1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	e004      	b.n	8000a5e <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8000a54:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a58:	f002 f93c 	bl	8002cd4 <HAL_Delay>
    return 0;
 8000a5c:	2300      	movs	r3, #0
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200000b8 	.word	0x200000b8
 8000a6c:	08008fd0 	.word	0x08008fd0

08000a70 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000a7e:	f107 020a 	add.w	r2, r7, #10
 8000a82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a86:	492d      	ldr	r1, [pc, #180]	@ (8000b3c <request_ip_addr+0xcc>)
 8000a88:	482d      	ldr	r0, [pc, #180]	@ (8000b40 <request_ip_addr+0xd0>)
 8000a8a:	f7ff ff69 	bl	8000960 <esp_at_command>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d003      	beq.n	8000a9c <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8000a94:	482b      	ldr	r0, [pc, #172]	@ (8000b44 <request_ip_addr+0xd4>)
 8000a96:	f007 f8fd 	bl	8007c94 <puts>
 8000a9a:	e049      	b.n	8000b30 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8000a9c:	492a      	ldr	r1, [pc, #168]	@ (8000b48 <request_ip_addr+0xd8>)
 8000a9e:	4827      	ldr	r0, [pc, #156]	@ (8000b3c <request_ip_addr+0xcc>)
 8000aa0:	f007 fa22 	bl	8007ee8 <strtok>
 8000aa4:	6178      	str	r0, [r7, #20]

        if(is_debug)
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d03e      	beq.n	8000b2a <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8000aac:	2300      	movs	r3, #0
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	e009      	b.n	8000ac6 <request_ip_addr+0x56>
                printf("%c", response[i]);
 8000ab2:	4a22      	ldr	r2, [pc, #136]	@ (8000b3c <request_ip_addr+0xcc>)
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	4618      	mov	r0, r3
 8000abc:	f007 f88c 	bl	8007bd8 <putchar>
            for(int i = 0 ; i < length ; i++)
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	897b      	ldrh	r3, [r7, #10]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	4293      	cmp	r3, r2
 8000ace:	dbf0      	blt.n	8000ab2 <request_ip_addr+0x42>
        }

        while(line != NULL)
 8000ad0:	e02b      	b.n	8000b2a <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8000ad2:	491e      	ldr	r1, [pc, #120]	@ (8000b4c <request_ip_addr+0xdc>)
 8000ad4:	6978      	ldr	r0, [r7, #20]
 8000ad6:	f007 fa63 	bl	8007fa0 <strstr>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d01f      	beq.n	8000b20 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8000ae0:	491b      	ldr	r1, [pc, #108]	@ (8000b50 <request_ip_addr+0xe0>)
 8000ae2:	6978      	ldr	r0, [r7, #20]
 8000ae4:	f007 fa00 	bl	8007ee8 <strtok>
                ip = strtok(NULL, "\"");
 8000ae8:	4919      	ldr	r1, [pc, #100]	@ (8000b50 <request_ip_addr+0xe0>)
 8000aea:	2000      	movs	r0, #0
 8000aec:	f007 f9fc 	bl	8007ee8 <strtok>
 8000af0:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8000af2:	4918      	ldr	r1, [pc, #96]	@ (8000b54 <request_ip_addr+0xe4>)
 8000af4:	68f8      	ldr	r0, [r7, #12]
 8000af6:	f7ff fb73 	bl	80001e0 <strcmp>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d00f      	beq.n	8000b20 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000b00:	2210      	movs	r2, #16
 8000b02:	2100      	movs	r1, #0
 8000b04:	4814      	ldr	r0, [pc, #80]	@ (8000b58 <request_ip_addr+0xe8>)
 8000b06:	f007 f9c7 	bl	8007e98 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8000b0a:	68f8      	ldr	r0, [r7, #12]
 8000b0c:	f7ff fb72 	bl	80001f4 <strlen>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	68f9      	ldr	r1, [r7, #12]
 8000b16:	4810      	ldr	r0, [pc, #64]	@ (8000b58 <request_ip_addr+0xe8>)
 8000b18:	f007 fad3 	bl	80080c2 <memcpy>
                    return 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e009      	b.n	8000b34 <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8000b20:	4909      	ldr	r1, [pc, #36]	@ (8000b48 <request_ip_addr+0xd8>)
 8000b22:	2000      	movs	r0, #0
 8000b24:	f007 f9e0 	bl	8007ee8 <strtok>
 8000b28:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1d0      	bne.n	8000ad2 <request_ip_addr+0x62>
        }
    }
    return -1;
 8000b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	200000b8 	.word	0x200000b8
 8000b40:	08009018 	.word	0x08009018
 8000b44:	08009024 	.word	0x08009024
 8000b48:	0800900c 	.word	0x0800900c
 8000b4c:	08009044 	.word	0x08009044
 8000b50:	08009014 	.word	0x08009014
 8000b54:	08008fdc 	.word	0x08008fdc
 8000b58:	200000a8 	.word	0x200000a8

08000b5c <esp_client_conn>:
int esp_client_conn()
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b092      	sub	sp, #72	@ 0x48
 8000b60:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000b62:	f107 0308 	add.w	r3, r7, #8
 8000b66:	2240      	movs	r2, #64	@ 0x40
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f007 f994 	bl	8007e98 <memset>
  uint16_t length = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 8000b74:	f107 0008 	add.w	r0, r7, #8
 8000b78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b7c:	4a09      	ldr	r2, [pc, #36]	@ (8000ba4 <esp_client_conn+0x48>)
 8000b7e:	490a      	ldr	r1, [pc, #40]	@ (8000ba8 <esp_client_conn+0x4c>)
 8000b80:	f007 f890 	bl	8007ca4 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8000b84:	1dba      	adds	r2, r7, #6
 8000b86:	f107 0008 	add.w	r0, r7, #8
 8000b8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b8e:	4907      	ldr	r1, [pc, #28]	@ (8000bac <esp_client_conn+0x50>)
 8000b90:	f7ff fee6 	bl	8000960 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8000b94:	4806      	ldr	r0, [pc, #24]	@ (8000bb0 <esp_client_conn+0x54>)
 8000b96:	f000 f909 	bl	8000dac <esp_send_data>
	return 0;
 8000b9a:	2300      	movs	r3, #0
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3748      	adds	r7, #72	@ 0x48
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	08009050 	.word	0x08009050
 8000ba8:	08009060 	.word	0x08009060
 8000bac:	200000b8 	.word	0x200000b8
 8000bb0:	0800907c 	.word	0x0800907c

08000bb4 <esp_get_status>:
int esp_get_status()
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 8000bbe:	1dba      	adds	r2, r7, #6
 8000bc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc4:	4909      	ldr	r1, [pc, #36]	@ (8000bec <esp_get_status+0x38>)
 8000bc6:	480a      	ldr	r0, [pc, #40]	@ (8000bf0 <esp_get_status+0x3c>)
 8000bc8:	f7ff feca 	bl	8000960 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8000bcc:	4909      	ldr	r1, [pc, #36]	@ (8000bf4 <esp_get_status+0x40>)
 8000bce:	4807      	ldr	r0, [pc, #28]	@ (8000bec <esp_get_status+0x38>)
 8000bd0:	f007 f9e6 	bl	8007fa0 <strstr>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <esp_get_status+0x2a>
    {
    	return 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e001      	b.n	8000be2 <esp_get_status+0x2e>
    }
	return -1;
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200000b8 	.word	0x200000b8
 8000bf0:	08009090 	.word	0x08009090
 8000bf4:	080090a0 	.word	0x080090a0

08000bf8 <drv_esp_init>:
int drv_esp_init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000bfc:	2210      	movs	r2, #16
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4806      	ldr	r0, [pc, #24]	@ (8000c1c <drv_esp_init+0x24>)
 8000c02:	f007 f949 	bl	8007e98 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 8000c06:	2201      	movs	r2, #1
 8000c08:	4905      	ldr	r1, [pc, #20]	@ (8000c20 <drv_esp_init+0x28>)
 8000c0a:	4806      	ldr	r0, [pc, #24]	@ (8000c24 <drv_esp_init+0x2c>)
 8000c0c:	f005 ff7f 	bl	8006b0e <HAL_UART_Receive_IT>

    return esp_reset();
 8000c10:	f7ff ff0e 	bl	8000a30 <esp_reset>
 8000c14:	4603      	mov	r3, r0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200000a8 	.word	0x200000a8
 8000c20:	200004ef 	.word	0x200004ef
 8000c24:	20000b0c 	.word	0x20000b0c

08000c28 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b094      	sub	sp, #80	@ 0x50
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2240      	movs	r2, #64	@ 0x40
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f007 f929 	bl	8007e98 <memset>
  if(ssid == NULL || passwd == NULL)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d002      	beq.n	8000c52 <ap_conn_func+0x2a>
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d103      	bne.n	8000c5a <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 8000c52:	4817      	ldr	r0, [pc, #92]	@ (8000cb0 <ap_conn_func+0x88>)
 8000c54:	f007 f81e 	bl	8007c94 <puts>
 8000c58:	e026      	b.n	8000ca8 <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000c5a:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8000c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c62:	4914      	ldr	r1, [pc, #80]	@ (8000cb4 <ap_conn_func+0x8c>)
 8000c64:	4814      	ldr	r0, [pc, #80]	@ (8000cb8 <ap_conn_func+0x90>)
 8000c66:	f7ff fe7b 	bl	8000960 <esp_at_command>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d002      	beq.n	8000c76 <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 8000c70:	4812      	ldr	r0, [pc, #72]	@ (8000cbc <ap_conn_func+0x94>)
 8000c72:	f007 f80f 	bl	8007c94 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 8000c76:	f107 000c 	add.w	r0, r7, #12
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	4910      	ldr	r1, [pc, #64]	@ (8000cc0 <ap_conn_func+0x98>)
 8000c80:	f007 f810 	bl	8007ca4 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 8000c84:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 8000c88:	f107 000c 	add.w	r0, r7, #12
 8000c8c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000c90:	4908      	ldr	r1, [pc, #32]	@ (8000cb4 <ap_conn_func+0x8c>)
 8000c92:	f7ff fe65 	bl	8000960 <esp_at_command>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d005      	beq.n	8000ca8 <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	4808      	ldr	r0, [pc, #32]	@ (8000cc4 <ap_conn_func+0x9c>)
 8000ca4:	f006 ff86 	bl	8007bb4 <iprintf>
}
 8000ca8:	3750      	adds	r7, #80	@ 0x50
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	08009104 	.word	0x08009104
 8000cb4:	200000b8 	.word	0x200000b8
 8000cb8:	08009130 	.word	0x08009130
 8000cbc:	08009140 	.word	0x08009140
 8000cc0:	08009154 	.word	0x08009154
 8000cc4:	0800916c 	.word	0x0800916c

08000cc8 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a23      	ldr	r2, [pc, #140]	@ (8000d64 <HAL_UART_RxCpltCallback+0x9c>)
 8000cd6:	4293      	cmp	r3, r2
 8000cd8:	d117      	bne.n	8000d0a <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8000cda:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <HAL_UART_RxCpltCallback+0xa0>)
 8000cdc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000ce0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ce4:	d20c      	bcs.n	8000d00 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <HAL_UART_RxCpltCallback+0xa0>)
 8000ce8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000cec:	1c5a      	adds	r2, r3, #1
 8000cee:	b291      	uxth	r1, r2
 8000cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d68 <HAL_UART_RxCpltCallback+0xa0>)
 8000cf2:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d6c <HAL_UART_RxCpltCallback+0xa4>)
 8000cfa:	7819      	ldrb	r1, [r3, #0]
 8000cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <HAL_UART_RxCpltCallback+0xa0>)
 8000cfe:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8000d00:	2201      	movs	r2, #1
 8000d02:	491a      	ldr	r1, [pc, #104]	@ (8000d6c <HAL_UART_RxCpltCallback+0xa4>)
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f005 ff02 	bl	8006b0e <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a18      	ldr	r2, [pc, #96]	@ (8000d70 <HAL_UART_RxCpltCallback+0xa8>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d122      	bne.n	8000d5a <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 8000d14:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a17      	ldr	r2, [pc, #92]	@ (8000d78 <HAL_UART_RxCpltCallback+0xb0>)
 8000d1a:	7811      	ldrb	r1, [r2, #0]
 8000d1c:	4a17      	ldr	r2, [pc, #92]	@ (8000d7c <HAL_UART_RxCpltCallback+0xb4>)
 8000d1e:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a15      	ldr	r2, [pc, #84]	@ (8000d7c <HAL_UART_RxCpltCallback+0xb4>)
 8000d26:	5cd3      	ldrb	r3, [r2, r3]
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	2b0d      	cmp	r3, #13
 8000d2c:	d10b      	bne.n	8000d46 <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <HAL_UART_RxCpltCallback+0xb4>)
 8000d34:	2100      	movs	r1, #0
 8000d36:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8000d38:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <HAL_UART_RxCpltCallback+0xb8>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	e004      	b.n	8000d50 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	4a09      	ldr	r2, [pc, #36]	@ (8000d74 <HAL_UART_RxCpltCallback+0xac>)
 8000d4e:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 8000d50:	2201      	movs	r2, #1
 8000d52:	4909      	ldr	r1, [pc, #36]	@ (8000d78 <HAL_UART_RxCpltCallback+0xb0>)
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f005 feda 	bl	8006b0e <HAL_UART_Receive_IT>
    }
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40011400 	.word	0x40011400
 8000d68:	200004f0 	.word	0x200004f0
 8000d6c:	200004ef 	.word	0x200004ef
 8000d70:	40004400 	.word	0x40004400
 8000d74:	200008f4 	.word	0x200008f4
 8000d78:	200004ee 	.word	0x200004ee
 8000d7c:	200004bc 	.word	0x200004bc
 8000d80:	200004b8 	.word	0x200004b8

08000d84 <AiotClient_Init>:


void AiotClient_Init()
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 8000d88:	4906      	ldr	r1, [pc, #24]	@ (8000da4 <AiotClient_Init+0x20>)
 8000d8a:	4807      	ldr	r0, [pc, #28]	@ (8000da8 <AiotClient_Init+0x24>)
 8000d8c:	f7ff ff4c 	bl	8000c28 <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 8000d90:	2001      	movs	r0, #1
 8000d92:	f7ff fe6d 	bl	8000a70 <request_ip_addr>
	esp_client_conn();
 8000d96:	f7ff fee1 	bl	8000b5c <esp_client_conn>
	esp_get_status();
 8000d9a:	f7ff ff0b 	bl	8000bb4 <esp_get_status>
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	080091cc 	.word	0x080091cc
 8000da8:	080091d8 	.word	0x080091d8

08000dac <esp_send_data>:

void esp_send_data(char *data)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b094      	sub	sp, #80	@ 0x50
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000db4:	f107 0310 	add.w	r3, r7, #16
 8000db8:	2240      	movs	r2, #64	@ 0x40
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f007 f86b 	bl	8007e98 <memset>
	uint16_t length = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff fa14 	bl	80001f4 <strlen>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	f107 0310 	add.w	r3, r7, #16
 8000dd2:	490e      	ldr	r1, [pc, #56]	@ (8000e0c <esp_send_data+0x60>)
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f006 ff65 	bl	8007ca4 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 8000dda:	f107 020e 	add.w	r2, r7, #14
 8000dde:	f107 0010 	add.w	r0, r7, #16
 8000de2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de6:	490a      	ldr	r1, [pc, #40]	@ (8000e10 <esp_send_data+0x64>)
 8000de8:	f7ff fdba 	bl	8000960 <esp_at_command>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d107      	bne.n	8000e02 <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 8000df2:	f107 020e 	add.w	r2, r7, #14
 8000df6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dfa:	4905      	ldr	r1, [pc, #20]	@ (8000e10 <esp_send_data+0x64>)
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff fdaf 	bl	8000960 <esp_at_command>
	}
}
 8000e02:	bf00      	nop
 8000e04:	3750      	adds	r7, #80	@ 0x50
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	080091e0 	.word	0x080091e0
 8000e10:	200000b8 	.word	0x200000b8

08000e14 <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	4903      	ldr	r1, [pc, #12]	@ (8000e28 <drv_uart_init+0x14>)
 8000e1c:	4803      	ldr	r0, [pc, #12]	@ (8000e2c <drv_uart_init+0x18>)
 8000e1e:	f005 fe76 	bl	8006b0e <HAL_UART_Receive_IT>
    return 0;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200004ee 	.word	0x200004ee
 8000e2c:	20000ac4 	.word	0x20000ac4

08000e30 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000e38:	1d39      	adds	r1, r7, #4
 8000e3a:	230a      	movs	r3, #10
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	4807      	ldr	r0, [pc, #28]	@ (8000e5c <__io_putchar+0x2c>)
 8000e40:	f005 fdda 	bl	80069f8 <HAL_UART_Transmit>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d101      	bne.n	8000e4e <__io_putchar+0x1e>
        return ch;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	e001      	b.n	8000e52 <__io_putchar+0x22>
    return -1;
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000ac4 	.word	0x20000ac4

08000e60 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e66:	f001 fec3 	bl	8002bf0 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e6a:	f000 f93b 	bl	80010e4 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e6e:	f000 fbe3 	bl	8001638 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000e72:	f000 fb8d 	bl	8001590 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000e76:	f000 f99f 	bl	80011b8 <MX_ADC1_Init>
	MX_TIM1_Init();
 8000e7a:	f000 fa53 	bl	8001324 <MX_TIM1_Init>
	MX_TIM3_Init();
 8000e7e:	f000 fad5 	bl	800142c <MX_TIM3_Init>
	MX_USART6_UART_Init();
 8000e82:	f000 fbaf 	bl	80015e4 <MX_USART6_UART_Init>
	MX_I2C1_Init();
 8000e86:	f000 f9e9 	bl	800125c <MX_I2C1_Init>
	MX_SPI1_Init();
 8000e8a:	f000 fa15 	bl	80012b8 <MX_SPI1_Init>
	MX_TIM4_Init();
 8000e8e:	f000 fb1b 	bl	80014c8 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */

	// TIMER 4
	if (HAL_TIM_Base_Start_IT(&htim4) != HAL_OK)
 8000e92:	4875      	ldr	r0, [pc, #468]	@ (8001068 <main+0x208>)
 8000e94:	f004 fdb6 	bl	8005a04 <HAL_TIM_Base_Start_IT>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <main+0x42>
		Error_Handler();
 8000e9e:	f001 f8b7 	bl	8002010 <Error_Handler>
	if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1) != HAL_OK)
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	4870      	ldr	r0, [pc, #448]	@ (8001068 <main+0x208>)
 8000ea6:	f004 fe5f 	bl	8005b68 <HAL_TIM_PWM_Start>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <main+0x54>
		Error_Handler();
 8000eb0:	f001 f8ae 	bl	8002010 <Error_Handler>
	if (HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2) != HAL_OK)
 8000eb4:	2104      	movs	r1, #4
 8000eb6:	486c      	ldr	r0, [pc, #432]	@ (8001068 <main+0x208>)
 8000eb8:	f004 fe56 	bl	8005b68 <HAL_TIM_PWM_Start>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <main+0x66>
		Error_Handler();
 8000ec2:	f001 f8a5 	bl	8002010 <Error_Handler>

	// ESP
	printf("Start main() - wifi\r\n");
 8000ec6:	4869      	ldr	r0, [pc, #420]	@ (800106c <main+0x20c>)
 8000ec8:	f006 fee4 	bl	8007c94 <puts>
	ret |= drv_uart_init();
 8000ecc:	f7ff ffa2 	bl	8000e14 <drv_uart_init>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	4b67      	ldr	r3, [pc, #412]	@ (8001070 <main+0x210>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	4a65      	ldr	r2, [pc, #404]	@ (8001070 <main+0x210>)
 8000eda:	6013      	str	r3, [r2, #0]
	ret |= drv_esp_init();
 8000edc:	f7ff fe8c 	bl	8000bf8 <drv_esp_init>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	4b63      	ldr	r3, [pc, #396]	@ (8001070 <main+0x210>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	4a61      	ldr	r2, [pc, #388]	@ (8001070 <main+0x210>)
 8000eea:	6013      	str	r3, [r2, #0]
	if (ret != 0) {
 8000eec:	4b60      	ldr	r3, [pc, #384]	@ (8001070 <main+0x210>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d004      	beq.n	8000efe <main+0x9e>
		printf("Esp response error\r\n");
 8000ef4:	485f      	ldr	r0, [pc, #380]	@ (8001074 <main+0x214>)
 8000ef6:	f006 fecd 	bl	8007c94 <puts>
		Error_Handler();
 8000efa:	f001 f889 	bl	8002010 <Error_Handler>
	}

	AiotClient_Init();
 8000efe:	f7ff ff41 	bl	8000d84 <AiotClient_Init>
	// DHT
	DHT11_Init();
 8000f02:	f7ff fd15 	bl	8000930 <DHT11_Init>

	if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000f06:	485c      	ldr	r0, [pc, #368]	@ (8001078 <main+0x218>)
 8000f08:	f004 fd7c 	bl	8005a04 <HAL_TIM_Base_Start_IT>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <main+0xb6>
		Error_Handler();
 8000f12:	f001 f87d 	bl	8002010 <Error_Handler>
	// LCD
	LCD_init(&hi2c1);
 8000f16:	4859      	ldr	r0, [pc, #356]	@ (800107c <main+0x21c>)
 8000f18:	f7ff fb60 	bl	80005dc <LCD_init>
	LCD_writeStringXY(0, 0, "hello lcd");
 8000f1c:	4a58      	ldr	r2, [pc, #352]	@ (8001080 <main+0x220>)
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff fca2 	bl	800086a <LCD_writeStringXY>

	// RFID
	MFRC522_Init();                               // RC522 
 8000f26:	f001 f93f 	bl	80021a8 <MFRC522_Init>
	uint8_t version = MFRC522_ReadRegister(0x37); // VersionReg
 8000f2a:	2037      	movs	r0, #55	@ 0x37
 8000f2c:	f001 f8b0 	bl	8002090 <MFRC522_ReadRegister>
 8000f30:	4603      	mov	r3, r0
 8000f32:	71fb      	strb	r3, [r7, #7]
	printf("RC522 Version: 0x%02X\r\n", version);
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	4619      	mov	r1, r3
 8000f38:	4852      	ldr	r0, [pc, #328]	@ (8001084 <main+0x224>)
 8000f3a:	f006 fe3b 	bl	8007bb4 <iprintf>
	printf(" \r\n");
 8000f3e:	4852      	ldr	r0, [pc, #328]	@ (8001088 <main+0x228>)
 8000f40:	f006 fea8 	bl	8007c94 <puts>

	//PIR
	PIR_Init();
 8000f44:	f001 f830 	bl	8001fa8 <PIR_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		if (strstr((char*) cb_data.buf, "+IPD")
 8000f48:	4950      	ldr	r1, [pc, #320]	@ (800108c <main+0x22c>)
 8000f4a:	4851      	ldr	r0, [pc, #324]	@ (8001090 <main+0x230>)
 8000f4c:	f007 f828 	bl	8007fa0 <strstr>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d01d      	beq.n	8000f92 <main+0x132>
				&& cb_data.buf[cb_data.length - 1] == '\n') {
 8000f56:	4b4e      	ldr	r3, [pc, #312]	@ (8001090 <main+0x230>)
 8000f58:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	4a4c      	ldr	r2, [pc, #304]	@ (8001090 <main+0x230>)
 8000f60:	5cd3      	ldrb	r3, [r2, r3]
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d115      	bne.n	8000f92 <main+0x132>
			//?????  \r\n+IPD,15:[KSH_LIN]HELLO\n
			strcpy(strBuff, strchr((char*) cb_data.buf, '['));
 8000f66:	215b      	movs	r1, #91	@ 0x5b
 8000f68:	4849      	ldr	r0, [pc, #292]	@ (8001090 <main+0x230>)
 8000f6a:	f006 ff9d 	bl	8007ea8 <strchr>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4619      	mov	r1, r3
 8000f72:	4848      	ldr	r0, [pc, #288]	@ (8001094 <main+0x234>)
 8000f74:	f007 f89d 	bl	80080b2 <strcpy>
			memset(cb_data.buf, 0x0, sizeof(cb_data.buf));
 8000f78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4844      	ldr	r0, [pc, #272]	@ (8001090 <main+0x230>)
 8000f80:	f006 ff8a 	bl	8007e98 <memset>
			cb_data.length = 0;
 8000f84:	4b42      	ldr	r3, [pc, #264]	@ (8001090 <main+0x230>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 8000f8c:	4841      	ldr	r0, [pc, #260]	@ (8001094 <main+0x234>)
 8000f8e:	f000 fe45 	bl	8001c1c <esp_event>
		}
		if (rx2Flag) {
 8000f92:	4b41      	ldr	r3, [pc, #260]	@ (8001098 <main+0x238>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d006      	beq.n	8000faa <main+0x14a>
			printf("recv2 : %s\r\n", rx2Data);
 8000f9c:	493f      	ldr	r1, [pc, #252]	@ (800109c <main+0x23c>)
 8000f9e:	4840      	ldr	r0, [pc, #256]	@ (80010a0 <main+0x240>)
 8000fa0:	f006 fe08 	bl	8007bb4 <iprintf>
			rx2Flag = 0;
 8000fa4:	4b3c      	ldr	r3, [pc, #240]	@ (8001098 <main+0x238>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
		}
		room_status_display();
 8000faa:	f000 fd4d 	bl	8001a48 <room_status_display>
		user_authentication();
 8000fae:	f000 fd73 	bl	8001a98 <user_authentication>

		// 10  
		if (authentication_flag == 1 && (tim3Sec - auth_start_time >= 10)) {
 8000fb2:	4b3c      	ldr	r3, [pc, #240]	@ (80010a4 <main+0x244>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d11a      	bne.n	8000ff0 <main+0x190>
 8000fba:	4b3b      	ldr	r3, [pc, #236]	@ (80010a8 <main+0x248>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a3b      	ldr	r2, [pc, #236]	@ (80010ac <main+0x24c>)
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	1a9b      	subs	r3, r3, r2
 8000fc4:	2b09      	cmp	r3, #9
 8000fc6:	d913      	bls.n	8000ff0 <main+0x190>
			authentication_flag = 0;
 8000fc8:	4b36      	ldr	r3, [pc, #216]	@ (80010a4 <main+0x244>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
			auth_start_time = -1;
 8000fce:	4b37      	ldr	r3, [pc, #220]	@ (80010ac <main+0x24c>)
 8000fd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd4:	601a      	str	r2, [r3, #0]
			printf(" \r\n");
 8000fd6:	4836      	ldr	r0, [pc, #216]	@ (80010b0 <main+0x250>)
 8000fd8:	f006 fe5c 	bl	8007c94 <puts>
			sprintf(line2, "%s", "Time Over");
 8000fdc:	4a35      	ldr	r2, [pc, #212]	@ (80010b4 <main+0x254>)
 8000fde:	4936      	ldr	r1, [pc, #216]	@ (80010b8 <main+0x258>)
 8000fe0:	4836      	ldr	r0, [pc, #216]	@ (80010bc <main+0x25c>)
 8000fe2:	f006 fe5f 	bl	8007ca4 <siprintf>
			LCD_writeStringXY(1, 0, line2);
 8000fe6:	4a35      	ldr	r2, [pc, #212]	@ (80010bc <main+0x25c>)
 8000fe8:	2100      	movs	r1, #0
 8000fea:	2001      	movs	r0, #1
 8000fec:	f7ff fc3d 	bl	800086a <LCD_writeStringXY>
		}

		static int last_door_state = -1;  //     

		if (door_state != last_door_state) {
 8000ff0:	4b33      	ldr	r3, [pc, #204]	@ (80010c0 <main+0x260>)
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	4b33      	ldr	r3, [pc, #204]	@ (80010c4 <main+0x264>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d016      	beq.n	800102a <main+0x1ca>
			if (door_state == 1) {
 8000ffc:	4b30      	ldr	r3, [pc, #192]	@ (80010c0 <main+0x260>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d107      	bne.n	8001014 <main+0x1b4>
				pluse = 500;
 8001004:	4b30      	ldr	r3, [pc, #192]	@ (80010c8 <main+0x268>)
 8001006:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800100a:	601a      	str	r2, [r3, #0]
				printf("UNLOCK!!\r\n");
 800100c:	482f      	ldr	r0, [pc, #188]	@ (80010cc <main+0x26c>)
 800100e:	f006 fe41 	bl	8007c94 <puts>
 8001012:	e006      	b.n	8001022 <main+0x1c2>
			} else {
				pluse = 1500;
 8001014:	4b2c      	ldr	r3, [pc, #176]	@ (80010c8 <main+0x268>)
 8001016:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800101a:	601a      	str	r2, [r3, #0]
				printf("LOCK!!\r\n");
 800101c:	482c      	ldr	r0, [pc, #176]	@ (80010d0 <main+0x270>)
 800101e:	f006 fe39 	bl	8007c94 <puts>
			}
			last_door_state = door_state;
 8001022:	4b27      	ldr	r3, [pc, #156]	@ (80010c0 <main+0x260>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a27      	ldr	r2, [pc, #156]	@ (80010c4 <main+0x264>)
 8001028:	6013      	str	r3, [r2, #0]
		}
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pluse - 1);
 800102a:	4b27      	ldr	r3, [pc, #156]	@ (80010c8 <main+0x268>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	1e5a      	subs	r2, r3, #1
 8001030:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <main+0x208>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	639a      	str	r2, [r3, #56]	@ 0x38

		room_status_set();
 8001036:	f000 fbef 	bl	8001818 <room_status_set>

		if (pir_flag == 1 && door_state == 0) {
 800103a:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <main+0x274>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d182      	bne.n	8000f48 <main+0xe8>
 8001042:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <main+0x260>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	f47f af7e 	bne.w	8000f48 <main+0xe8>
			pir_flag = 0;
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <main+0x274>)
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
			printf(" !\r\n");
 8001052:	4821      	ldr	r0, [pc, #132]	@ (80010d8 <main+0x278>)
 8001054:	f006 fe1e 	bl	8007c94 <puts>
			sprintf(sendBuf, "[PRJ_CEN]DETECTED@101\r\n");
 8001058:	4920      	ldr	r1, [pc, #128]	@ (80010dc <main+0x27c>)
 800105a:	4821      	ldr	r0, [pc, #132]	@ (80010e0 <main+0x280>)
 800105c:	f006 fe22 	bl	8007ca4 <siprintf>
			esp_send_data(sendBuf);
 8001060:	481f      	ldr	r0, [pc, #124]	@ (80010e0 <main+0x280>)
 8001062:	f7ff fea3 	bl	8000dac <esp_send_data>
	while (1) {
 8001066:	e76f      	b.n	8000f48 <main+0xe8>
 8001068:	20000a7c 	.word	0x20000a7c
 800106c:	080091f0 	.word	0x080091f0
 8001070:	20000b54 	.word	0x20000b54
 8001074:	08009208 	.word	0x08009208
 8001078:	20000a34 	.word	0x20000a34
 800107c:	20000940 	.word	0x20000940
 8001080:	0800921c 	.word	0x0800921c
 8001084:	08009228 	.word	0x08009228
 8001088:	08009240 	.word	0x08009240
 800108c:	08009260 	.word	0x08009260
 8001090:	200004f0 	.word	0x200004f0
 8001094:	20000c38 	.word	0x20000c38
 8001098:	200004b8 	.word	0x200004b8
 800109c:	200004bc 	.word	0x200004bc
 80010a0:	08009268 	.word	0x08009268
 80010a4:	20000bd0 	.word	0x20000bd0
 80010a8:	20000bb4 	.word	0x20000bb4
 80010ac:	20000014 	.word	0x20000014
 80010b0:	08009278 	.word	0x08009278
 80010b4:	08009290 	.word	0x08009290
 80010b8:	0800929c 	.word	0x0800929c
 80010bc:	20000b9c 	.word	0x20000b9c
 80010c0:	20000c30 	.word	0x20000c30
 80010c4:	20000018 	.word	0x20000018
 80010c8:	20000c2c 	.word	0x20000c2c
 80010cc:	080092a0 	.word	0x080092a0
 80010d0:	080092ac 	.word	0x080092ac
 80010d4:	20000c34 	.word	0x20000c34
 80010d8:	080092b4 	.word	0x080092b4
 80010dc:	080092cc 	.word	0x080092cc
 80010e0:	20000bd4 	.word	0x20000bd4

080010e4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b094      	sub	sp, #80	@ 0x50
 80010e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	2230      	movs	r2, #48	@ 0x30
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f006 fed0 	bl	8007e98 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <SystemClock_Config+0xcc>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	4a27      	ldr	r2, [pc, #156]	@ (80011b0 <SystemClock_Config+0xcc>)
 8001112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001116:	6413      	str	r3, [r2, #64]	@ 0x40
 8001118:	4b25      	ldr	r3, [pc, #148]	@ (80011b0 <SystemClock_Config+0xcc>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	4b22      	ldr	r3, [pc, #136]	@ (80011b4 <SystemClock_Config+0xd0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a21      	ldr	r2, [pc, #132]	@ (80011b4 <SystemClock_Config+0xd0>)
 800112e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b1f      	ldr	r3, [pc, #124]	@ (80011b4 <SystemClock_Config+0xd0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800113c:	607b      	str	r3, [r7, #4]
 800113e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001140:	2302      	movs	r3, #2
 8001142:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001144:	2301      	movs	r3, #1
 8001146:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001148:	2310      	movs	r3, #16
 800114a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114c:	2302      	movs	r3, #2
 800114e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001150:	2300      	movs	r3, #0
 8001152:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001154:	2310      	movs	r3, #16
 8001156:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001158:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800115c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800115e:	2304      	movs	r3, #4
 8001160:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001162:	2304      	movs	r3, #4
 8001164:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001166:	f107 0320 	add.w	r3, r7, #32
 800116a:	4618      	mov	r0, r3
 800116c:	f003 f990 	bl	8004490 <HAL_RCC_OscConfig>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <SystemClock_Config+0x96>
		Error_Handler();
 8001176:	f000 ff4b 	bl	8002010 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800117a:	230f      	movs	r3, #15
 800117c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800117e:	2302      	movs	r3, #2
 8001180:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001190:	f107 030c 	add.w	r3, r7, #12
 8001194:	2102      	movs	r1, #2
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fbf2 	bl	8004980 <HAL_RCC_ClockConfig>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0xc2>
		Error_Handler();
 80011a2:	f000 ff35 	bl	8002010 <Error_Handler>
	}
}
 80011a6:	bf00      	nop
 80011a8:	3750      	adds	r7, #80	@ 0x50
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000

080011b8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */
	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80011be:	463b      	mov	r3, r7
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */
	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80011ca:	4b21      	ldr	r3, [pc, #132]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011cc:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <MX_ADC1_Init+0x9c>)
 80011ce:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011d6:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ea:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <MX_ADC1_Init+0x98>)
 80011fa:	4a17      	ldr	r2, [pc, #92]	@ (8001258 <MX_ADC1_Init+0xa0>)
 80011fc:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_ADC1_Init+0x98>)
 8001200:	2200      	movs	r2, #0
 8001202:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <MX_ADC1_Init+0x98>)
 8001206:	2201      	movs	r2, #1
 8001208:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_ADC1_Init+0x98>)
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001212:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_ADC1_Init+0x98>)
 8001214:	2201      	movs	r2, #1
 8001216:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001218:	480d      	ldr	r0, [pc, #52]	@ (8001250 <MX_ADC1_Init+0x98>)
 800121a:	f001 fd7f 	bl	8002d1c <HAL_ADC_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_ADC1_Init+0x70>
		Error_Handler();
 8001224:	f000 fef4 	bl	8002010 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8001228:	2300      	movs	r3, #0
 800122a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800122c:	2301      	movs	r3, #1
 800122e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001234:	463b      	mov	r3, r7
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_ADC1_Init+0x98>)
 800123a:	f001 fee1 	bl	8003000 <HAL_ADC_ConfigChannel>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_ADC1_Init+0x90>
		Error_Handler();
 8001244:	f000 fee4 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */
	/* USER CODE END ADC1_Init 2 */

}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200008f8 	.word	0x200008f8
 8001254:	40012000 	.word	0x40012000
 8001258:	0f000001 	.word	0x0f000001

0800125c <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_Init 0 */
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */
	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001262:	4a13      	ldr	r2, [pc, #76]	@ (80012b0 <MX_I2C1_Init+0x54>)
 8001264:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001268:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <MX_I2C1_Init+0x58>)
 800126a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_I2C1_Init+0x50>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001274:	2200      	movs	r2, #0
 8001276:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_I2C1_Init+0x50>)
 800127a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800127e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001280:	4b0a      	ldr	r3, [pc, #40]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800128c:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <MX_I2C1_Init+0x50>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001292:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_I2C1_Init+0x50>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001298:	4804      	ldr	r0, [pc, #16]	@ (80012ac <MX_I2C1_Init+0x50>)
 800129a:	f002 fc5b 	bl	8003b54 <HAL_I2C_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80012a4:	f000 feb4 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */
	/* USER CODE END I2C1_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000940 	.word	0x20000940
 80012b0:	40005400 	.word	0x40005400
 80012b4:	000186a0 	.word	0x000186a0

080012b8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80012bc:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_SPI1_Init+0x64>)
 80012be:	4a18      	ldr	r2, [pc, #96]	@ (8001320 <MX_SPI1_Init+0x68>)
 80012c0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80012c2:	4b16      	ldr	r3, [pc, #88]	@ (800131c <MX_SPI1_Init+0x64>)
 80012c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012c8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ca:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_SPI1_Init+0x64>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012d0:	4b12      	ldr	r3, [pc, #72]	@ (800131c <MX_SPI1_Init+0x64>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012d6:	4b11      	ldr	r3, [pc, #68]	@ (800131c <MX_SPI1_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_SPI1_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	@ (800131c <MX_SPI1_Init+0x64>)
 80012e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80012ea:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <MX_SPI1_Init+0x64>)
 80012ec:	2210      	movs	r2, #16
 80012ee:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	@ (800131c <MX_SPI1_Init+0x64>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012f6:	4b09      	ldr	r3, [pc, #36]	@ (800131c <MX_SPI1_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012fc:	4b07      	ldr	r3, [pc, #28]	@ (800131c <MX_SPI1_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <MX_SPI1_Init+0x64>)
 8001304:	220a      	movs	r2, #10
 8001306:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001308:	4804      	ldr	r0, [pc, #16]	@ (800131c <MX_SPI1_Init+0x64>)
 800130a:	f003 fd59 	bl	8004dc0 <HAL_SPI_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_SPI1_Init+0x60>
		Error_Handler();
 8001314:	f000 fe7c 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000994 	.word	0x20000994
 8001320:	40013000 	.word	0x40013000

08001324 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b092      	sub	sp, #72	@ 0x48
 8001328:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */
	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800132a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001334:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
 8001344:	615a      	str	r2, [r3, #20]
 8001346:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001348:	1d3b      	adds	r3, r7, #4
 800134a:	2220      	movs	r2, #32
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f006 fda2 	bl	8007e98 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */
	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001354:	4b33      	ldr	r3, [pc, #204]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001356:	4a34      	ldr	r2, [pc, #208]	@ (8001428 <MX_TIM1_Init+0x104>)
 8001358:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 84 - 1;
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <MX_TIM1_Init+0x100>)
 800135c:	2253      	movs	r2, #83	@ 0x53
 800135e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001360:	4b30      	ldr	r3, [pc, #192]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001362:	2200      	movs	r2, #0
 8001364:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 20000 - 1;
 8001366:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001368:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800136c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800136e:	4b2d      	ldr	r3, [pc, #180]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001374:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137a:	4b2a      	ldr	r3, [pc, #168]	@ (8001424 <MX_TIM1_Init+0x100>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001380:	4828      	ldr	r0, [pc, #160]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001382:	f004 fba1 	bl	8005ac8 <HAL_TIM_PWM_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM1_Init+0x6c>
		Error_Handler();
 800138c:	f000 fe40 	bl	8002010 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001398:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800139c:	4619      	mov	r1, r3
 800139e:	4821      	ldr	r0, [pc, #132]	@ (8001424 <MX_TIM1_Init+0x100>)
 80013a0:	f005 fa06 	bl	80067b0 <HAL_TIMEx_MasterConfigSynchronization>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80013aa:	f000 fe31 	bl	8002010 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ae:	2360      	movs	r3, #96	@ 0x60
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b6:	2300      	movs	r3, #0
 80013b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013ba:	2300      	movs	r3, #0
 80013bc:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80013ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ce:	2200      	movs	r2, #0
 80013d0:	4619      	mov	r1, r3
 80013d2:	4814      	ldr	r0, [pc, #80]	@ (8001424 <MX_TIM1_Init+0x100>)
 80013d4:	f004 fd68 	bl	8005ea8 <HAL_TIM_PWM_ConfigChannel>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 80013de:	f000 fe17 	bl	8002010 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013fa:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	4619      	mov	r1, r3
 8001404:	4807      	ldr	r0, [pc, #28]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001406:	f005 fa41 	bl	800688c <HAL_TIMEx_ConfigBreakDeadTime>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8001410:	f000 fdfe 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */
	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001414:	4803      	ldr	r0, [pc, #12]	@ (8001424 <MX_TIM1_Init+0x100>)
 8001416:	f001 f9a5 	bl	8002764 <HAL_TIM_MspPostInit>

}
 800141a:	bf00      	nop
 800141c:	3748      	adds	r7, #72	@ 0x48
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200009ec 	.word	0x200009ec
 8001428:	40010000 	.word	0x40010000

0800142c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */
	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001432:	f107 0308 	add.w	r3, r7, #8
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001440:	463b      	mov	r3, r7
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */
	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <MX_TIM3_Init+0x94>)
 800144a:	4a1e      	ldr	r2, [pc, #120]	@ (80014c4 <MX_TIM3_Init+0x98>)
 800144c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 84 - 1;
 800144e:	4b1c      	ldr	r3, [pc, #112]	@ (80014c0 <MX_TIM3_Init+0x94>)
 8001450:	2253      	movs	r2, #83	@ 0x53
 8001452:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001454:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <MX_TIM3_Init+0x94>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 800145a:	4b19      	ldr	r3, [pc, #100]	@ (80014c0 <MX_TIM3_Init+0x94>)
 800145c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001460:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001462:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <MX_TIM3_Init+0x94>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_TIM3_Init+0x94>)
 800146a:	2200      	movs	r2, #0
 800146c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 800146e:	4814      	ldr	r0, [pc, #80]	@ (80014c0 <MX_TIM3_Init+0x94>)
 8001470:	f004 fa78 	bl	8005964 <HAL_TIM_Base_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM3_Init+0x52>
		Error_Handler();
 800147a:	f000 fdc9 	bl	8002010 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800147e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001482:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	4619      	mov	r1, r3
 800148a:	480d      	ldr	r0, [pc, #52]	@ (80014c0 <MX_TIM3_Init+0x94>)
 800148c:	f004 fdce 	bl	800602c <HAL_TIM_ConfigClockSource>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001496:	f000 fdbb 	bl	8002010 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800149a:	2300      	movs	r3, #0
 800149c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80014a2:	463b      	mov	r3, r7
 80014a4:	4619      	mov	r1, r3
 80014a6:	4806      	ldr	r0, [pc, #24]	@ (80014c0 <MX_TIM3_Init+0x94>)
 80014a8:	f005 f982 	bl	80067b0 <HAL_TIMEx_MasterConfigSynchronization>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80014b2:	f000 fdad 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */
	/* USER CODE END TIM3_Init 2 */

}
 80014b6:	bf00      	nop
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000a34 	.word	0x20000a34
 80014c4:	40000400 	.word	0x40000400

080014c8 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
 80014e4:	611a      	str	r2, [r3, #16]
 80014e6:	615a      	str	r2, [r3, #20]
 80014e8:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80014ea:	4b27      	ldr	r3, [pc, #156]	@ (8001588 <MX_TIM4_Init+0xc0>)
 80014ec:	4a27      	ldr	r2, [pc, #156]	@ (800158c <MX_TIM4_Init+0xc4>)
 80014ee:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 84 - 1;
 80014f0:	4b25      	ldr	r3, [pc, #148]	@ (8001588 <MX_TIM4_Init+0xc0>)
 80014f2:	2253      	movs	r2, #83	@ 0x53
 80014f4:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f6:	4b24      	ldr	r3, [pc, #144]	@ (8001588 <MX_TIM4_Init+0xc0>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 20000 - 1;
 80014fc:	4b22      	ldr	r3, [pc, #136]	@ (8001588 <MX_TIM4_Init+0xc0>)
 80014fe:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001502:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001504:	4b20      	ldr	r3, [pc, #128]	@ (8001588 <MX_TIM4_Init+0xc0>)
 8001506:	2200      	movs	r2, #0
 8001508:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150a:	4b1f      	ldr	r3, [pc, #124]	@ (8001588 <MX_TIM4_Init+0xc0>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8001510:	481d      	ldr	r0, [pc, #116]	@ (8001588 <MX_TIM4_Init+0xc0>)
 8001512:	f004 fad9 	bl	8005ac8 <HAL_TIM_PWM_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM4_Init+0x58>
		Error_Handler();
 800151c:	f000 fd78 	bl	8002010 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001528:	f107 0320 	add.w	r3, r7, #32
 800152c:	4619      	mov	r1, r3
 800152e:	4816      	ldr	r0, [pc, #88]	@ (8001588 <MX_TIM4_Init+0xc0>)
 8001530:	f005 f93e 	bl	80067b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM4_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 800153a:	f000 fd69 	bl	8002010 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800153e:	2360      	movs	r3, #96	@ 0x60
 8001540:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	2200      	movs	r2, #0
 8001552:	4619      	mov	r1, r3
 8001554:	480c      	ldr	r0, [pc, #48]	@ (8001588 <MX_TIM4_Init+0xc0>)
 8001556:	f004 fca7 	bl	8005ea8 <HAL_TIM_PWM_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM4_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8001560:	f000 fd56 	bl	8002010 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2204      	movs	r2, #4
 8001568:	4619      	mov	r1, r3
 800156a:	4807      	ldr	r0, [pc, #28]	@ (8001588 <MX_TIM4_Init+0xc0>)
 800156c:	f004 fc9c 	bl	8005ea8 <HAL_TIM_PWM_ConfigChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_TIM4_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001576:	f000 fd4b 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 800157a:	4803      	ldr	r0, [pc, #12]	@ (8001588 <MX_TIM4_Init+0xc0>)
 800157c:	f001 f8f2 	bl	8002764 <HAL_TIM_MspPostInit>

}
 8001580:	bf00      	nop
 8001582:	3728      	adds	r7, #40	@ 0x28
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000a7c 	.word	0x20000a7c
 800158c:	40000800 	.word	0x40000800

08001590 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_Init 0 */
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */
	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <MX_USART2_UART_Init+0x50>)
 8001598:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 800159c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015a0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80015b4:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015b6:	220c      	movs	r2, #12
 80015b8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ba:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80015c6:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_USART2_UART_Init+0x4c>)
 80015c8:	f005 f9c6 	bl	8006958 <HAL_UART_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80015d2:	f000 fd1d 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
	/* USER CODE END USART2_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20000ac4 	.word	0x20000ac4
 80015e0:	40004400 	.word	0x40004400

080015e4 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART6_Init 0 */
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */
	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <MX_USART6_UART_Init+0x50>)
 80015ec:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 38400;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015f0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80015f4:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 800161a:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 800161c:	f005 f99c 	bl	8006958 <HAL_UART_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_USART6_UART_Init+0x46>
		Error_Handler();
 8001626:	f000 fcf3 	bl	8002010 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */
	/* USER CODE END USART6_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000b0c 	.word	0x20000b0c
 8001634:	40011400 	.word	0x40011400

08001638 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
 8001652:	4b5a      	ldr	r3, [pc, #360]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	4a59      	ldr	r2, [pc, #356]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6313      	str	r3, [r2, #48]	@ 0x30
 800165e:	4b57      	ldr	r3, [pc, #348]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	4b53      	ldr	r3, [pc, #332]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a52      	ldr	r2, [pc, #328]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b50      	ldr	r3, [pc, #320]	@ (80017bc <MX_GPIO_Init+0x184>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	4b4c      	ldr	r3, [pc, #304]	@ (80017bc <MX_GPIO_Init+0x184>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a4b      	ldr	r2, [pc, #300]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b49      	ldr	r3, [pc, #292]	@ (80017bc <MX_GPIO_Init+0x184>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
 80016a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	4b45      	ldr	r3, [pc, #276]	@ (80017bc <MX_GPIO_Init+0x184>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a44      	ldr	r2, [pc, #272]	@ (80017bc <MX_GPIO_Init+0x184>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b42      	ldr	r3, [pc, #264]	@ (80017bc <MX_GPIO_Init+0x184>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80016be:	2200      	movs	r2, #0
 80016c0:	2110      	movs	r1, #16
 80016c2:	483f      	ldr	r0, [pc, #252]	@ (80017c0 <MX_GPIO_Init+0x188>)
 80016c4:	f002 fa14 	bl	8003af0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, ESP_RST_Pin | RC522_RST_Pin, GPIO_PIN_RESET);
 80016c8:	2200      	movs	r2, #0
 80016ca:	2105      	movs	r1, #5
 80016cc:	483d      	ldr	r0, [pc, #244]	@ (80017c4 <MX_GPIO_Init+0x18c>)
 80016ce:	f002 fa0f 	bl	8003af0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2180      	movs	r1, #128	@ 0x80
 80016d6:	483c      	ldr	r0, [pc, #240]	@ (80017c8 <MX_GPIO_Init+0x190>)
 80016d8:	f002 fa0a 	bl	8003af0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80016dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	4835      	ldr	r0, [pc, #212]	@ (80017c8 <MX_GPIO_Init+0x190>)
 80016f4:	f002 f860 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin
	 BUTTON4_Pin BUTTON5_Pin BUTTON6_Pin DHT_Pin */
	GPIO_InitStruct.Pin = BUTTON0_Pin | BUTTON1_Pin | BUTTON2_Pin | BUTTON3_Pin
 80016f8:	f240 437f 	movw	r3, #1151	@ 0x47f
 80016fc:	617b      	str	r3, [r7, #20]
			| BUTTON4_Pin | BUTTON5_Pin | BUTTON6_Pin | DHT_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016fe:	2300      	movs	r3, #0
 8001700:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	482e      	ldr	r0, [pc, #184]	@ (80017c8 <MX_GPIO_Init+0x190>)
 800170e:	f002 f853 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001712:	2310      	movs	r3, #16
 8001714:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001716:	2301      	movs	r3, #1
 8001718:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	4825      	ldr	r0, [pc, #148]	@ (80017c0 <MX_GPIO_Init+0x188>)
 800172a:	f002 f845 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ESP_RST_Pin RC522_RST_Pin */
	GPIO_InitStruct.Pin = ESP_RST_Pin | RC522_RST_Pin;
 800172e:	2305      	movs	r3, #5
 8001730:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001732:	2301      	movs	r3, #1
 8001734:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	2300      	movs	r3, #0
 8001738:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173a:	2300      	movs	r3, #0
 800173c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	481f      	ldr	r0, [pc, #124]	@ (80017c4 <MX_GPIO_Init+0x18c>)
 8001746:	f002 f837 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : PIR_Pin */
	GPIO_InitStruct.Pin = PIR_Pin;
 800174a:	2302      	movs	r3, #2
 800174c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800174e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001752:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 8001758:	f107 0314 	add.w	r3, r7, #20
 800175c:	4619      	mov	r1, r3
 800175e:	4819      	ldr	r0, [pc, #100]	@ (80017c4 <MX_GPIO_Init+0x18c>)
 8001760:	f002 f82a 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001764:	2380      	movs	r3, #128	@ 0x80
 8001766:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	2301      	movs	r3, #1
 800176a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	2300      	movs	r3, #0
 8001772:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 0314 	add.w	r3, r7, #20
 8001778:	4619      	mov	r1, r3
 800177a:	4813      	ldr	r0, [pc, #76]	@ (80017c8 <MX_GPIO_Init+0x190>)
 800177c:	f002 f81c 	bl	80037b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA9 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8001780:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001784:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001786:	2302      	movs	r3, #2
 8001788:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178e:	2303      	movs	r3, #3
 8001790:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001792:	2307      	movs	r3, #7
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 0314 	add.w	r3, r7, #20
 800179a:	4619      	mov	r1, r3
 800179c:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <MX_GPIO_Init+0x188>)
 800179e:	f002 f80b 	bl	80037b8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	2007      	movs	r0, #7
 80017a8:	f001 ff3d 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80017ac:	2007      	movs	r0, #7
 80017ae:	f001 ff56 	bl	800365e <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40020000 	.word	0x40020000
 80017c4:	40020400 	.word	0x40020400
 80017c8:	40020800 	.word	0x40020800

080017cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // 1ms  
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	static int tim3Cnt = 0;
	tim3Cnt++;
 80017d4:	4b0d      	ldr	r3, [pc, #52]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	3301      	adds	r3, #1
 80017da:	4a0c      	ldr	r2, [pc, #48]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017dc:	6013      	str	r3, [r2, #0]
	if (tim3Cnt >= 1000) { // 1ms * 1000 = 1Sec
 80017de:	4b0b      	ldr	r3, [pc, #44]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017e6:	db0a      	blt.n	80017fe <HAL_TIM_PeriodElapsedCallback+0x32>
		tim3Flag1Sec = 1;
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	601a      	str	r2, [r3, #0]
		tim3Sec++;
 80017ee:	4b09      	ldr	r3, [pc, #36]	@ (8001814 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	3301      	adds	r3, #1
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80017f6:	6013      	str	r3, [r2, #0]
		tim3Cnt = 0;
 80017f8:	4b04      	ldr	r3, [pc, #16]	@ (800180c <HAL_TIM_PeriodElapsedCallback+0x40>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
	}
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	20000c78 	.word	0x20000c78
 8001810:	20000bb0 	.word	0x20000bb0
 8001814:	20000bb4 	.word	0x20000bb4

08001818 <room_status_set>:

void room_status_set() {
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	e0da      	b.n	80019da <room_status_set+0x1c2>
		button_state[i] = HAL_GPIO_ReadPin(GPIOC, button_pins[i]);
 8001824:	4a71      	ldr	r2, [pc, #452]	@ (80019ec <room_status_set+0x1d4>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800182c:	4619      	mov	r1, r3
 800182e:	4870      	ldr	r0, [pc, #448]	@ (80019f0 <room_status_set+0x1d8>)
 8001830:	f002 f946 	bl	8003ac0 <HAL_GPIO_ReadPin>
 8001834:	4603      	mov	r3, r0
 8001836:	4619      	mov	r1, r3
 8001838:	4a6e      	ldr	r2, [pc, #440]	@ (80019f4 <room_status_set+0x1dc>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if (last_button_state[i] == 0 && button_state[i] == 1
 8001840:	4a6d      	ldr	r2, [pc, #436]	@ (80019f8 <room_status_set+0x1e0>)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001848:	2b00      	cmp	r3, #0
 800184a:	f040 80bb 	bne.w	80019c4 <room_status_set+0x1ac>
 800184e:	4a69      	ldr	r2, [pc, #420]	@ (80019f4 <room_status_set+0x1dc>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001856:	2b01      	cmp	r3, #1
 8001858:	f040 80b4 	bne.w	80019c4 <room_status_set+0x1ac>
				&& authentication_flag == 1) {
 800185c:	4b67      	ldr	r3, [pc, #412]	@ (80019fc <room_status_set+0x1e4>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b01      	cmp	r3, #1
 8001862:	f040 80af 	bne.w	80019c4 <room_status_set+0x1ac>
			switch (i) {
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2b05      	cmp	r3, #5
 800186a:	f200 80ab 	bhi.w	80019c4 <room_status_set+0x1ac>
 800186e:	a201      	add	r2, pc, #4	@ (adr r2, 8001874 <room_status_set+0x5c>)
 8001870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001874:	0800188d 	.word	0x0800188d
 8001878:	080018c1 	.word	0x080018c1
 800187c:	080018f5 	.word	0x080018f5
 8001880:	08001929 	.word	0x08001929
 8001884:	0800195d 	.word	0x0800195d
 8001888:	08001991 	.word	0x08001991
			case 0:
				printf("button : %d\r\n", i);
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	485c      	ldr	r0, [pc, #368]	@ (8001a00 <room_status_set+0x1e8>)
 8001890:	f006 f990 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "IN        ");
 8001894:	4a5b      	ldr	r2, [pc, #364]	@ (8001a04 <room_status_set+0x1ec>)
 8001896:	495c      	ldr	r1, [pc, #368]	@ (8001a08 <room_status_set+0x1f0>)
 8001898:	485c      	ldr	r0, [pc, #368]	@ (8001a0c <room_status_set+0x1f4>)
 800189a:	f006 fa03 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@IN\n", ROOM_NUMBER);
 800189e:	4a5c      	ldr	r2, [pc, #368]	@ (8001a10 <room_status_set+0x1f8>)
 80018a0:	495c      	ldr	r1, [pc, #368]	@ (8001a14 <room_status_set+0x1fc>)
 80018a2:	485d      	ldr	r0, [pc, #372]	@ (8001a18 <room_status_set+0x200>)
 80018a4:	f006 f9fe 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 80018a8:	485b      	ldr	r0, [pc, #364]	@ (8001a18 <room_status_set+0x200>)
 80018aa:	f7ff fa7f 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80018ae:	2201      	movs	r2, #1
 80018b0:	2180      	movs	r1, #128	@ 0x80
 80018b2:	484f      	ldr	r0, [pc, #316]	@ (80019f0 <room_status_set+0x1d8>)
 80018b4:	f002 f91c 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 1;
 80018b8:	4b58      	ldr	r3, [pc, #352]	@ (8001a1c <room_status_set+0x204>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	601a      	str	r2, [r3, #0]
				break;
 80018be:	e081      	b.n	80019c4 <room_status_set+0x1ac>
			case 1:
				printf("button : %d\r\n", i);
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	484f      	ldr	r0, [pc, #316]	@ (8001a00 <room_status_set+0x1e8>)
 80018c4:	f006 f976 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "LEC       ");
 80018c8:	4a55      	ldr	r2, [pc, #340]	@ (8001a20 <room_status_set+0x208>)
 80018ca:	494f      	ldr	r1, [pc, #316]	@ (8001a08 <room_status_set+0x1f0>)
 80018cc:	484f      	ldr	r0, [pc, #316]	@ (8001a0c <room_status_set+0x1f4>)
 80018ce:	f006 f9e9 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@LEC\n", ROOM_NUMBER);
 80018d2:	4a4f      	ldr	r2, [pc, #316]	@ (8001a10 <room_status_set+0x1f8>)
 80018d4:	4953      	ldr	r1, [pc, #332]	@ (8001a24 <room_status_set+0x20c>)
 80018d6:	4850      	ldr	r0, [pc, #320]	@ (8001a18 <room_status_set+0x200>)
 80018d8:	f006 f9e4 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 80018dc:	484e      	ldr	r0, [pc, #312]	@ (8001a18 <room_status_set+0x200>)
 80018de:	f7ff fa65 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2180      	movs	r1, #128	@ 0x80
 80018e6:	4842      	ldr	r0, [pc, #264]	@ (80019f0 <room_status_set+0x1d8>)
 80018e8:	f002 f902 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 80018ec:	4b4b      	ldr	r3, [pc, #300]	@ (8001a1c <room_status_set+0x204>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
				break;
 80018f2:	e067      	b.n	80019c4 <room_status_set+0x1ac>
			case 2:
				printf("button : %d\r\n", i);
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4842      	ldr	r0, [pc, #264]	@ (8001a00 <room_status_set+0x1e8>)
 80018f8:	f006 f95c 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "VAC       ");
 80018fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001a28 <room_status_set+0x210>)
 80018fe:	4942      	ldr	r1, [pc, #264]	@ (8001a08 <room_status_set+0x1f0>)
 8001900:	4842      	ldr	r0, [pc, #264]	@ (8001a0c <room_status_set+0x1f4>)
 8001902:	f006 f9cf 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@VAC\n", ROOM_NUMBER);
 8001906:	4a42      	ldr	r2, [pc, #264]	@ (8001a10 <room_status_set+0x1f8>)
 8001908:	4948      	ldr	r1, [pc, #288]	@ (8001a2c <room_status_set+0x214>)
 800190a:	4843      	ldr	r0, [pc, #268]	@ (8001a18 <room_status_set+0x200>)
 800190c:	f006 f9ca 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 8001910:	4841      	ldr	r0, [pc, #260]	@ (8001a18 <room_status_set+0x200>)
 8001912:	f7ff fa4b 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001916:	2200      	movs	r2, #0
 8001918:	2180      	movs	r1, #128	@ 0x80
 800191a:	4835      	ldr	r0, [pc, #212]	@ (80019f0 <room_status_set+0x1d8>)
 800191c:	f002 f8e8 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001920:	4b3e      	ldr	r3, [pc, #248]	@ (8001a1c <room_status_set+0x204>)
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
				break;
 8001926:	e04d      	b.n	80019c4 <room_status_set+0x1ac>
			case 3:
				printf("button : %d\r\n", i);
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	4835      	ldr	r0, [pc, #212]	@ (8001a00 <room_status_set+0x1e8>)
 800192c:	f006 f942 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "MTG       ");
 8001930:	4a3f      	ldr	r2, [pc, #252]	@ (8001a30 <room_status_set+0x218>)
 8001932:	4935      	ldr	r1, [pc, #212]	@ (8001a08 <room_status_set+0x1f0>)
 8001934:	4835      	ldr	r0, [pc, #212]	@ (8001a0c <room_status_set+0x1f4>)
 8001936:	f006 f9b5 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@MTG\n", ROOM_NUMBER);
 800193a:	4a35      	ldr	r2, [pc, #212]	@ (8001a10 <room_status_set+0x1f8>)
 800193c:	493d      	ldr	r1, [pc, #244]	@ (8001a34 <room_status_set+0x21c>)
 800193e:	4836      	ldr	r0, [pc, #216]	@ (8001a18 <room_status_set+0x200>)
 8001940:	f006 f9b0 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 8001944:	4834      	ldr	r0, [pc, #208]	@ (8001a18 <room_status_set+0x200>)
 8001946:	f7ff fa31 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800194a:	2200      	movs	r2, #0
 800194c:	2180      	movs	r1, #128	@ 0x80
 800194e:	4828      	ldr	r0, [pc, #160]	@ (80019f0 <room_status_set+0x1d8>)
 8001950:	f002 f8ce 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001954:	4b31      	ldr	r3, [pc, #196]	@ (8001a1c <room_status_set+0x204>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
				break;
 800195a:	e033      	b.n	80019c4 <room_status_set+0x1ac>
			case 4:
				printf("button : %d\r\n", i);
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	4828      	ldr	r0, [pc, #160]	@ (8001a00 <room_status_set+0x1e8>)
 8001960:	f006 f928 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "BRK       ");
 8001964:	4a34      	ldr	r2, [pc, #208]	@ (8001a38 <room_status_set+0x220>)
 8001966:	4928      	ldr	r1, [pc, #160]	@ (8001a08 <room_status_set+0x1f0>)
 8001968:	4828      	ldr	r0, [pc, #160]	@ (8001a0c <room_status_set+0x1f4>)
 800196a:	f006 f99b 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@BRK\n", ROOM_NUMBER);
 800196e:	4a28      	ldr	r2, [pc, #160]	@ (8001a10 <room_status_set+0x1f8>)
 8001970:	4932      	ldr	r1, [pc, #200]	@ (8001a3c <room_status_set+0x224>)
 8001972:	4829      	ldr	r0, [pc, #164]	@ (8001a18 <room_status_set+0x200>)
 8001974:	f006 f996 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 8001978:	4827      	ldr	r0, [pc, #156]	@ (8001a18 <room_status_set+0x200>)
 800197a:	f7ff fa17 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2180      	movs	r1, #128	@ 0x80
 8001982:	481b      	ldr	r0, [pc, #108]	@ (80019f0 <room_status_set+0x1d8>)
 8001984:	f002 f8b4 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001988:	4b24      	ldr	r3, [pc, #144]	@ (8001a1c <room_status_set+0x204>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
				break;
 800198e:	e019      	b.n	80019c4 <room_status_set+0x1ac>
			case 5:
				printf("button : %d\r\n", i);
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	481b      	ldr	r0, [pc, #108]	@ (8001a00 <room_status_set+0x1e8>)
 8001994:	f006 f90e 	bl	8007bb4 <iprintf>
				sprintf(current_room_status.room_status, "%s", "OUT       ");
 8001998:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <room_status_set+0x228>)
 800199a:	491b      	ldr	r1, [pc, #108]	@ (8001a08 <room_status_set+0x1f0>)
 800199c:	481b      	ldr	r0, [pc, #108]	@ (8001a0c <room_status_set+0x1f4>)
 800199e:	f006 f981 	bl	8007ca4 <siprintf>
				sprintf(sendBuf, "[PRJ_SQL]SETROOM@%s@OUT\n", ROOM_NUMBER);
 80019a2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a10 <room_status_set+0x1f8>)
 80019a4:	4927      	ldr	r1, [pc, #156]	@ (8001a44 <room_status_set+0x22c>)
 80019a6:	481c      	ldr	r0, [pc, #112]	@ (8001a18 <room_status_set+0x200>)
 80019a8:	f006 f97c 	bl	8007ca4 <siprintf>
				esp_send_data(sendBuf);
 80019ac:	481a      	ldr	r0, [pc, #104]	@ (8001a18 <room_status_set+0x200>)
 80019ae:	f7ff f9fd 	bl	8000dac <esp_send_data>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2180      	movs	r1, #128	@ 0x80
 80019b6:	480e      	ldr	r0, [pc, #56]	@ (80019f0 <room_status_set+0x1d8>)
 80019b8:	f002 f89a 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 80019bc:	4b17      	ldr	r3, [pc, #92]	@ (8001a1c <room_status_set+0x204>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
				break;
 80019c2:	bf00      	nop
			}
		}

		last_button_state[i] = button_state[i];
 80019c4:	4a0b      	ldr	r2, [pc, #44]	@ (80019f4 <room_status_set+0x1dc>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019cc:	490a      	ldr	r1, [pc, #40]	@ (80019f8 <room_status_set+0x1e0>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 6; i++) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3301      	adds	r3, #1
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b05      	cmp	r3, #5
 80019de:	f77f af21 	ble.w	8001824 <room_status_set+0xc>
	}
}
 80019e2:	bf00      	nop
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	0800960c 	.word	0x0800960c
 80019f0:	40020800 	.word	0x40020800
 80019f4:	20000b58 	.word	0x20000b58
 80019f8:	20000b70 	.word	0x20000b70
 80019fc:	20000bd0 	.word	0x20000bd0
 8001a00:	080092e4 	.word	0x080092e4
 8001a04:	080092f4 	.word	0x080092f4
 8001a08:	0800929c 	.word	0x0800929c
 8001a0c:	20000000 	.word	0x20000000
 8001a10:	08009300 	.word	0x08009300
 8001a14:	08009304 	.word	0x08009304
 8001a18:	20000bd4 	.word	0x20000bd4
 8001a1c:	20000c30 	.word	0x20000c30
 8001a20:	0800931c 	.word	0x0800931c
 8001a24:	08009328 	.word	0x08009328
 8001a28:	08009344 	.word	0x08009344
 8001a2c:	08009350 	.word	0x08009350
 8001a30:	0800936c 	.word	0x0800936c
 8001a34:	08009378 	.word	0x08009378
 8001a38:	08009394 	.word	0x08009394
 8001a3c:	080093a0 	.word	0x080093a0
 8001a40:	080093bc 	.word	0x080093bc
 8001a44:	080093c8 	.word	0x080093c8

08001a48 <room_status_display>:

void room_status_display() {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0

	sprintf(line1, "%s - %s", ROOM_NUMBER, USER_NAME);
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <room_status_display+0x34>)
 8001a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a80 <room_status_display+0x38>)
 8001a50:	490c      	ldr	r1, [pc, #48]	@ (8001a84 <room_status_display+0x3c>)
 8001a52:	480d      	ldr	r0, [pc, #52]	@ (8001a88 <room_status_display+0x40>)
 8001a54:	f006 f926 	bl	8007ca4 <siprintf>
	// sprintf(line2, "%s", "LEC");
	sprintf(line2, "%s", current_room_status.room_status);
 8001a58:	4a0c      	ldr	r2, [pc, #48]	@ (8001a8c <room_status_display+0x44>)
 8001a5a:	490d      	ldr	r1, [pc, #52]	@ (8001a90 <room_status_display+0x48>)
 8001a5c:	480d      	ldr	r0, [pc, #52]	@ (8001a94 <room_status_display+0x4c>)
 8001a5e:	f006 f921 	bl	8007ca4 <siprintf>

	LCD_writeStringXY(0, 0, line1);
 8001a62:	4a09      	ldr	r2, [pc, #36]	@ (8001a88 <room_status_display+0x40>)
 8001a64:	2100      	movs	r1, #0
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7fe feff 	bl	800086a <LCD_writeStringXY>
	LCD_writeStringXY(1, 0, line2);
 8001a6c:	4a09      	ldr	r2, [pc, #36]	@ (8001a94 <room_status_display+0x4c>)
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2001      	movs	r0, #1
 8001a72:	f7fe fefa 	bl	800086a <LCD_writeStringXY>
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	080093e4 	.word	0x080093e4
 8001a80:	08009300 	.word	0x08009300
 8001a84:	080093ec 	.word	0x080093ec
 8001a88:	20000b88 	.word	0x20000b88
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	0800929c 	.word	0x0800929c
 8001a94:	20000b9c 	.word	0x20000b9c

08001a98 <user_authentication>:
//			LCD_writeStringXY(1, 0, line2);
//		}
//	}
//}

void user_authentication() {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af02      	add	r7, sp, #8
	if (MFRC522_Check(cardID) == MI_OK) {
 8001a9e:	4849      	ldr	r0, [pc, #292]	@ (8001bc4 <user_authentication+0x12c>)
 8001aa0:	f000 fcd6 	bl	8002450 <MFRC522_Check>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f040 8088 	bne.w	8001bbc <user_authentication+0x124>
		sprintf(uid_str, "%02X%02X%02X%02X", cardID[0], cardID[1], cardID[2],
 8001aac:	4b45      	ldr	r3, [pc, #276]	@ (8001bc4 <user_authentication+0x12c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4b44      	ldr	r3, [pc, #272]	@ (8001bc4 <user_authentication+0x12c>)
 8001ab4:	785b      	ldrb	r3, [r3, #1]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	4b42      	ldr	r3, [pc, #264]	@ (8001bc4 <user_authentication+0x12c>)
 8001aba:	789b      	ldrb	r3, [r3, #2]
 8001abc:	461a      	mov	r2, r3
				cardID[3]);
 8001abe:	4b41      	ldr	r3, [pc, #260]	@ (8001bc4 <user_authentication+0x12c>)
 8001ac0:	78db      	ldrb	r3, [r3, #3]
		sprintf(uid_str, "%02X%02X%02X%02X", cardID[0], cardID[1], cardID[2],
 8001ac2:	9301      	str	r3, [sp, #4]
 8001ac4:	9200      	str	r2, [sp, #0]
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	460a      	mov	r2, r1
 8001aca:	493f      	ldr	r1, [pc, #252]	@ (8001bc8 <user_authentication+0x130>)
 8001acc:	483f      	ldr	r0, [pc, #252]	@ (8001bcc <user_authentication+0x134>)
 8001ace:	f006 f8e9 	bl	8007ca4 <siprintf>
		printf("Card UID: %s\r\n", uid_str);
 8001ad2:	493e      	ldr	r1, [pc, #248]	@ (8001bcc <user_authentication+0x134>)
 8001ad4:	483e      	ldr	r0, [pc, #248]	@ (8001bd0 <user_authentication+0x138>)
 8001ad6:	f006 f86d 	bl	8007bb4 <iprintf>

		// SQL    
		sprintf(sendBuf, "[PRJ_SQL]CERT@%s@%s\n", ROOM_NUMBER, uid_str);
 8001ada:	4b3c      	ldr	r3, [pc, #240]	@ (8001bcc <user_authentication+0x134>)
 8001adc:	4a3d      	ldr	r2, [pc, #244]	@ (8001bd4 <user_authentication+0x13c>)
 8001ade:	493e      	ldr	r1, [pc, #248]	@ (8001bd8 <user_authentication+0x140>)
 8001ae0:	483e      	ldr	r0, [pc, #248]	@ (8001bdc <user_authentication+0x144>)
 8001ae2:	f006 f8df 	bl	8007ca4 <siprintf>
		esp_send_data(sendBuf);
 8001ae6:	483d      	ldr	r0, [pc, #244]	@ (8001bdc <user_authentication+0x144>)
 8001ae8:	f7ff f960 	bl	8000dac <esp_send_data>
		printf("Send to SQL client: %s\r\n", sendBuf);
 8001aec:	493b      	ldr	r1, [pc, #236]	@ (8001bdc <user_authentication+0x144>)
 8001aee:	483c      	ldr	r0, [pc, #240]	@ (8001be0 <user_authentication+0x148>)
 8001af0:	f006 f860 	bl	8007bb4 <iprintf>

		//    
		int wait_start_time = tim3Sec;
 8001af4:	4b3b      	ldr	r3, [pc, #236]	@ (8001be4 <user_authentication+0x14c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	607b      	str	r3, [r7, #4]
		int timeout_sec = 2;  //    ()
 8001afa:	2302      	movs	r3, #2
 8001afc:	603b      	str	r3, [r7, #0]

		while ((tim3Sec - wait_start_time) < timeout_sec) {
 8001afe:	e038      	b.n	8001b72 <user_authentication+0xda>
			if (strstr((char*) cb_data.buf, "[PRJ_SQL]CERT@OK")) {
 8001b00:	4939      	ldr	r1, [pc, #228]	@ (8001be8 <user_authentication+0x150>)
 8001b02:	483a      	ldr	r0, [pc, #232]	@ (8001bec <user_authentication+0x154>)
 8001b04:	f006 fa4c 	bl	8007fa0 <strstr>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d015      	beq.n	8001b3a <user_authentication+0xa2>
				authentication_flag = 1;
 8001b0e:	4b38      	ldr	r3, [pc, #224]	@ (8001bf0 <user_authentication+0x158>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
				auth_start_time = tim3Sec;
 8001b14:	4b33      	ldr	r3, [pc, #204]	@ (8001be4 <user_authentication+0x14c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b36      	ldr	r3, [pc, #216]	@ (8001bf4 <user_authentication+0x15c>)
 8001b1c:	601a      	str	r2, [r3, #0]
				printf("!\r\n");
 8001b1e:	4836      	ldr	r0, [pc, #216]	@ (8001bf8 <user_authentication+0x160>)
 8001b20:	f006 f8b8 	bl	8007c94 <puts>
				sprintf(line2, "%s", "Success!!");
 8001b24:	4a35      	ldr	r2, [pc, #212]	@ (8001bfc <user_authentication+0x164>)
 8001b26:	4936      	ldr	r1, [pc, #216]	@ (8001c00 <user_authentication+0x168>)
 8001b28:	4836      	ldr	r0, [pc, #216]	@ (8001c04 <user_authentication+0x16c>)
 8001b2a:	f006 f8bb 	bl	8007ca4 <siprintf>
				LCD_writeStringXY(1, 0, line2);
 8001b2e:	4a35      	ldr	r2, [pc, #212]	@ (8001c04 <user_authentication+0x16c>)
 8001b30:	2100      	movs	r1, #0
 8001b32:	2001      	movs	r0, #1
 8001b34:	f7fe fe99 	bl	800086a <LCD_writeStringXY>

				goto auth_done;
 8001b38:	e036      	b.n	8001ba8 <user_authentication+0x110>
			} else if (strstr((char*) cb_data.buf, "[PRJ_SQL]CERT@NO")) {
 8001b3a:	4933      	ldr	r1, [pc, #204]	@ (8001c08 <user_authentication+0x170>)
 8001b3c:	482b      	ldr	r0, [pc, #172]	@ (8001bec <user_authentication+0x154>)
 8001b3e:	f006 fa2f 	bl	8007fa0 <strstr>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d014      	beq.n	8001b72 <user_authentication+0xda>
				authentication_flag = 0;
 8001b48:	4b29      	ldr	r3, [pc, #164]	@ (8001bf0 <user_authentication+0x158>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
				auth_start_time = -1;
 8001b4e:	4b29      	ldr	r3, [pc, #164]	@ (8001bf4 <user_authentication+0x15c>)
 8001b50:	f04f 32ff 	mov.w	r2, #4294967295
 8001b54:	601a      	str	r2, [r3, #0]
				printf("!\r\n");
 8001b56:	482d      	ldr	r0, [pc, #180]	@ (8001c0c <user_authentication+0x174>)
 8001b58:	f006 f89c 	bl	8007c94 <puts>
				sprintf(line2, "%s", "Failed!!");
 8001b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8001c10 <user_authentication+0x178>)
 8001b5e:	4928      	ldr	r1, [pc, #160]	@ (8001c00 <user_authentication+0x168>)
 8001b60:	4828      	ldr	r0, [pc, #160]	@ (8001c04 <user_authentication+0x16c>)
 8001b62:	f006 f89f 	bl	8007ca4 <siprintf>
				LCD_writeStringXY(1, 0, line2);
 8001b66:	4a27      	ldr	r2, [pc, #156]	@ (8001c04 <user_authentication+0x16c>)
 8001b68:	2100      	movs	r1, #0
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	f7fe fe7d 	bl	800086a <LCD_writeStringXY>

				goto auth_done;
 8001b70:	e01a      	b.n	8001ba8 <user_authentication+0x110>
		while ((tim3Sec - wait_start_time) < timeout_sec) {
 8001b72:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <user_authentication+0x14c>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	1ad2      	subs	r2, r2, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d3bf      	bcc.n	8001b00 <user_authentication+0x68>
			}
		}

		//   ()
		authentication_flag = 0;
 8001b80:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf0 <user_authentication+0x158>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
		auth_start_time = -1;
 8001b86:	4b1b      	ldr	r3, [pc, #108]	@ (8001bf4 <user_authentication+0x15c>)
 8001b88:	f04f 32ff 	mov.w	r2, #4294967295
 8001b8c:	601a      	str	r2, [r3, #0]
		printf(" !\r\n");
 8001b8e:	4821      	ldr	r0, [pc, #132]	@ (8001c14 <user_authentication+0x17c>)
 8001b90:	f006 f880 	bl	8007c94 <puts>
		sprintf(line2, "%s", "No Resp!!");
 8001b94:	4a20      	ldr	r2, [pc, #128]	@ (8001c18 <user_authentication+0x180>)
 8001b96:	491a      	ldr	r1, [pc, #104]	@ (8001c00 <user_authentication+0x168>)
 8001b98:	481a      	ldr	r0, [pc, #104]	@ (8001c04 <user_authentication+0x16c>)
 8001b9a:	f006 f883 	bl	8007ca4 <siprintf>
		LCD_writeStringXY(1, 0, line2);
 8001b9e:	4a19      	ldr	r2, [pc, #100]	@ (8001c04 <user_authentication+0x16c>)
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	2001      	movs	r0, #1
 8001ba4:	f7fe fe61 	bl	800086a <LCD_writeStringXY>

		auth_done:
		//   
		memset(cb_data.buf, 0, sizeof(cb_data.buf));
 8001ba8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bac:	2100      	movs	r1, #0
 8001bae:	480f      	ldr	r0, [pc, #60]	@ (8001bec <user_authentication+0x154>)
 8001bb0:	f006 f972 	bl	8007e98 <memset>
		cb_data.length = 0;
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <user_authentication+0x154>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
	}
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000bb8 	.word	0x20000bb8
 8001bc8:	080093f4 	.word	0x080093f4
 8001bcc:	20000bc0 	.word	0x20000bc0
 8001bd0:	08009408 	.word	0x08009408
 8001bd4:	08009300 	.word	0x08009300
 8001bd8:	08009418 	.word	0x08009418
 8001bdc:	20000bd4 	.word	0x20000bd4
 8001be0:	08009430 	.word	0x08009430
 8001be4:	20000bb4 	.word	0x20000bb4
 8001be8:	0800944c 	.word	0x0800944c
 8001bec:	200004f0 	.word	0x200004f0
 8001bf0:	20000bd0 	.word	0x20000bd0
 8001bf4:	20000014 	.word	0x20000014
 8001bf8:	08009460 	.word	0x08009460
 8001bfc:	08009470 	.word	0x08009470
 8001c00:	0800929c 	.word	0x0800929c
 8001c04:	20000b9c 	.word	0x20000b9c
 8001c08:	0800947c 	.word	0x0800947c
 8001c0c:	08009490 	.word	0x08009490
 8001c10:	080094a0 	.word	0x080094a0
 8001c14:	080094ac 	.word	0x080094ac
 8001c18:	080094c4 	.word	0x080094c4

08001c1c <esp_event>:

void esp_event(char *recvBuf) {
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b09d      	sub	sp, #116	@ 0x74
 8001c20:	af02      	add	r7, sp, #8
 8001c22:	6078      	str	r0, [r7, #4]
	int i = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	667b      	str	r3, [r7, #100]	@ 0x64
	char *pToken;
	char *pArray[ARR_CNT] = { 0 };
 8001c28:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
	char sendBuf[MAX_UART_COMMAND_LEN] = { 0 };
 8001c38:	f107 0308 	add.w	r3, r7, #8
 8001c3c:	2240      	movs	r2, #64	@ 0x40
 8001c3e:	2100      	movs	r1, #0
 8001c40:	4618      	mov	r0, r3
 8001c42:	f006 f929 	bl	8007e98 <memset>

	strBuff[strlen(recvBuf) - 1] = '\0'; //'\n' cut
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7fe fad4 	bl	80001f4 <strlen>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	4a9f      	ldr	r2, [pc, #636]	@ (8001ed0 <esp_event+0x2b4>)
 8001c52:	2100      	movs	r1, #0
 8001c54:	54d1      	strb	r1, [r2, r3]
	printf("\r\nDebug recv : %s\r\n", recvBuf);
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	489e      	ldr	r0, [pc, #632]	@ (8001ed4 <esp_event+0x2b8>)
 8001c5a:	f005 ffab 	bl	8007bb4 <iprintf>

	pToken = strtok(recvBuf, "[@]");
 8001c5e:	499e      	ldr	r1, [pc, #632]	@ (8001ed8 <esp_event+0x2bc>)
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f006 f941 	bl	8007ee8 <strtok>
 8001c66:	6638      	str	r0, [r7, #96]	@ 0x60
	while (pToken != NULL) {
 8001c68:	e011      	b.n	8001c8e <esp_event+0x72>
		pArray[i] = pToken;
 8001c6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	3368      	adds	r3, #104	@ 0x68
 8001c70:	443b      	add	r3, r7
 8001c72:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001c74:	f843 2c20 	str.w	r2, [r3, #-32]
		if (++i >= ARR_CNT)
 8001c78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	dc08      	bgt.n	8001c96 <esp_event+0x7a>
			break;
		pToken = strtok(NULL, "[@]");
 8001c84:	4994      	ldr	r1, [pc, #592]	@ (8001ed8 <esp_event+0x2bc>)
 8001c86:	2000      	movs	r0, #0
 8001c88:	f006 f92e 	bl	8007ee8 <strtok>
 8001c8c:	6638      	str	r0, [r7, #96]	@ 0x60
	while (pToken != NULL) {
 8001c8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d1ea      	bne.n	8001c6a <esp_event+0x4e>
 8001c94:	e000      	b.n	8001c98 <esp_event+0x7c>
			break;
 8001c96:	bf00      	nop
	}

	for (int j = 0; j < i; j++) {
 8001c98:	2300      	movs	r3, #0
 8001c9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c9c:	e00f      	b.n	8001cbe <esp_event+0xa2>
		if (pArray[j] == NULL) {
 8001c9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	3368      	adds	r3, #104	@ 0x68
 8001ca4:	443b      	add	r3, r7
 8001ca6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d104      	bne.n	8001cb8 <esp_event+0x9c>
			printf("Warning: NULL in pArray[%d]\r\n", j);
 8001cae:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001cb0:	488a      	ldr	r0, [pc, #552]	@ (8001edc <esp_event+0x2c0>)
 8001cb2:	f005 ff7f 	bl	8007bb4 <iprintf>
			return;
 8001cb6:	e15e      	b.n	8001f76 <esp_event+0x35a>
	for (int j = 0; j < i; j++) {
 8001cb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cba:	3301      	adds	r3, #1
 8001cbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cbe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dbeb      	blt.n	8001c9e <esp_event+0x82>
		}
	}

	if (i < 2) {
 8001cc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	dc04      	bgt.n	8001cd6 <esp_event+0xba>
		printf("Parsing error: too few tokens (%d)\r\n", i);
 8001ccc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8001cce:	4884      	ldr	r0, [pc, #528]	@ (8001ee0 <esp_event+0x2c4>)
 8001cd0:	f005 ff70 	bl	8007bb4 <iprintf>
		return;
 8001cd4:	e14f      	b.n	8001f76 <esp_event+0x35a>
	}

	if (i == 2) {
 8001cd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d11a      	bne.n	8001d12 <esp_event+0xf6>
		ppAArray.client = pArray[0];
 8001cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cde:	4a81      	ldr	r2, [pc, #516]	@ (8001ee4 <esp_event+0x2c8>)
 8001ce0:	6013      	str	r3, [r2, #0]
		ppAArray.door = pArray[1];
 8001ce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ce4:	4a7f      	ldr	r2, [pc, #508]	@ (8001ee4 <esp_event+0x2c8>)
 8001ce6:	6053      	str	r3, [r2, #4]

		if (!strcmp(pArray[1], "UNLOCK")) {
 8001ce8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cea:	497f      	ldr	r1, [pc, #508]	@ (8001ee8 <esp_event+0x2cc>)
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fa77 	bl	80001e0 <strcmp>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f040 812d 	bne.w	8001f54 <esp_event+0x338>
			sprintf(sendBuf, "[%s]%s\r\n", "PRJ_SQL", ppAArray.door);
 8001cfa:	4b7a      	ldr	r3, [pc, #488]	@ (8001ee4 <esp_event+0x2c8>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f107 0008 	add.w	r0, r7, #8
 8001d02:	4a7a      	ldr	r2, [pc, #488]	@ (8001eec <esp_event+0x2d0>)
 8001d04:	497a      	ldr	r1, [pc, #488]	@ (8001ef0 <esp_event+0x2d4>)
 8001d06:	f005 ffcd 	bl	8007ca4 <siprintf>
			door_state = 1;
 8001d0a:	4b7a      	ldr	r3, [pc, #488]	@ (8001ef4 <esp_event+0x2d8>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	e120      	b.n	8001f54 <esp_event+0x338>
		}
	}

	else if (i == 4) {
 8001d12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d14:	2b04      	cmp	r3, #4
 8001d16:	f040 80c5 	bne.w	8001ea4 <esp_event+0x288>

		pppAAArray.cclient = pArray[0];
 8001d1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d1c:	4a76      	ldr	r2, [pc, #472]	@ (8001ef8 <esp_event+0x2dc>)
 8001d1e:	6013      	str	r3, [r2, #0]
		pppAAArray.ssetroom = pArray[1];
 8001d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d22:	4a75      	ldr	r2, [pc, #468]	@ (8001ef8 <esp_event+0x2dc>)
 8001d24:	6053      	str	r3, [r2, #4]
		pppAAArray.rroom = pArray[2];
 8001d26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d28:	4a73      	ldr	r2, [pc, #460]	@ (8001ef8 <esp_event+0x2dc>)
 8001d2a:	6093      	str	r3, [r2, #8]
		pppAAArray.sstatus = pArray[3];
 8001d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d2e:	4a72      	ldr	r2, [pc, #456]	@ (8001ef8 <esp_event+0x2dc>)
 8001d30:	60d3      	str	r3, [r2, #12]

		if (!strcmp(pppAAArray.ssetroom, "SETROOM")
 8001d32:	4b71      	ldr	r3, [pc, #452]	@ (8001ef8 <esp_event+0x2dc>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	4971      	ldr	r1, [pc, #452]	@ (8001efc <esp_event+0x2e0>)
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fa51 	bl	80001e0 <strcmp>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f040 8107 	bne.w	8001f54 <esp_event+0x338>
				&& !strcmp(pppAAArray.rroom, ROOM_NUMBER)) {
 8001d46:	4b6c      	ldr	r3, [pc, #432]	@ (8001ef8 <esp_event+0x2dc>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	496d      	ldr	r1, [pc, #436]	@ (8001f00 <esp_event+0x2e4>)
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fa47 	bl	80001e0 <strcmp>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f040 80fd 	bne.w	8001f54 <esp_event+0x338>

			if (!strcmp(pppAAArray.sstatus, "IN")) {
 8001d5a:	4b67      	ldr	r3, [pc, #412]	@ (8001ef8 <esp_event+0x2dc>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	4969      	ldr	r1, [pc, #420]	@ (8001f04 <esp_event+0x2e8>)
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fa3d 	bl	80001e0 <strcmp>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10d      	bne.n	8001d88 <esp_event+0x16c>
				sprintf(current_room_status.room_status, "%s", "IN        ");
 8001d6c:	4a66      	ldr	r2, [pc, #408]	@ (8001f08 <esp_event+0x2ec>)
 8001d6e:	4967      	ldr	r1, [pc, #412]	@ (8001f0c <esp_event+0x2f0>)
 8001d70:	4867      	ldr	r0, [pc, #412]	@ (8001f10 <esp_event+0x2f4>)
 8001d72:	f005 ff97 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	4866      	ldr	r0, [pc, #408]	@ (8001f14 <esp_event+0x2f8>)
 8001d7c:	f001 feb8 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 1;
 8001d80:	4b5c      	ldr	r3, [pc, #368]	@ (8001ef4 <esp_event+0x2d8>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	e075      	b.n	8001e74 <esp_event+0x258>

			} else if (!strcmp(pppAAArray.sstatus, "LEC")) {
 8001d88:	4b5b      	ldr	r3, [pc, #364]	@ (8001ef8 <esp_event+0x2dc>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	4962      	ldr	r1, [pc, #392]	@ (8001f18 <esp_event+0x2fc>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fa26 	bl	80001e0 <strcmp>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10d      	bne.n	8001db6 <esp_event+0x19a>
				sprintf(current_room_status.room_status, "%s", "LEC        ");
 8001d9a:	4a60      	ldr	r2, [pc, #384]	@ (8001f1c <esp_event+0x300>)
 8001d9c:	495b      	ldr	r1, [pc, #364]	@ (8001f0c <esp_event+0x2f0>)
 8001d9e:	485c      	ldr	r0, [pc, #368]	@ (8001f10 <esp_event+0x2f4>)
 8001da0:	f005 ff80 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2180      	movs	r1, #128	@ 0x80
 8001da8:	485a      	ldr	r0, [pc, #360]	@ (8001f14 <esp_event+0x2f8>)
 8001daa:	f001 fea1 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001dae:	4b51      	ldr	r3, [pc, #324]	@ (8001ef4 <esp_event+0x2d8>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e05e      	b.n	8001e74 <esp_event+0x258>

			} else if (!strcmp(pppAAArray.sstatus, "VAC")) {
 8001db6:	4b50      	ldr	r3, [pc, #320]	@ (8001ef8 <esp_event+0x2dc>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	4959      	ldr	r1, [pc, #356]	@ (8001f20 <esp_event+0x304>)
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fa0f 	bl	80001e0 <strcmp>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10d      	bne.n	8001de4 <esp_event+0x1c8>
				sprintf(current_room_status.room_status, "%s", "VAC        ");
 8001dc8:	4a56      	ldr	r2, [pc, #344]	@ (8001f24 <esp_event+0x308>)
 8001dca:	4950      	ldr	r1, [pc, #320]	@ (8001f0c <esp_event+0x2f0>)
 8001dcc:	4850      	ldr	r0, [pc, #320]	@ (8001f10 <esp_event+0x2f4>)
 8001dce:	f005 ff69 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2180      	movs	r1, #128	@ 0x80
 8001dd6:	484f      	ldr	r0, [pc, #316]	@ (8001f14 <esp_event+0x2f8>)
 8001dd8:	f001 fe8a 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001ddc:	4b45      	ldr	r3, [pc, #276]	@ (8001ef4 <esp_event+0x2d8>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	e047      	b.n	8001e74 <esp_event+0x258>

			} else if (!strcmp(pppAAArray.sstatus, "MTG")) {
 8001de4:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <esp_event+0x2dc>)
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	494f      	ldr	r1, [pc, #316]	@ (8001f28 <esp_event+0x30c>)
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe f9f8 	bl	80001e0 <strcmp>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10d      	bne.n	8001e12 <esp_event+0x1f6>
				sprintf(current_room_status.room_status, "%s", "MTG        ");
 8001df6:	4a4d      	ldr	r2, [pc, #308]	@ (8001f2c <esp_event+0x310>)
 8001df8:	4944      	ldr	r1, [pc, #272]	@ (8001f0c <esp_event+0x2f0>)
 8001dfa:	4845      	ldr	r0, [pc, #276]	@ (8001f10 <esp_event+0x2f4>)
 8001dfc:	f005 ff52 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e00:	2200      	movs	r2, #0
 8001e02:	2180      	movs	r1, #128	@ 0x80
 8001e04:	4843      	ldr	r0, [pc, #268]	@ (8001f14 <esp_event+0x2f8>)
 8001e06:	f001 fe73 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8001ef4 <esp_event+0x2d8>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	e030      	b.n	8001e74 <esp_event+0x258>

			} else if (!strcmp(pppAAArray.sstatus, "BRK")) {
 8001e12:	4b39      	ldr	r3, [pc, #228]	@ (8001ef8 <esp_event+0x2dc>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	4946      	ldr	r1, [pc, #280]	@ (8001f30 <esp_event+0x314>)
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe f9e1 	bl	80001e0 <strcmp>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d10d      	bne.n	8001e40 <esp_event+0x224>
				sprintf(current_room_status.room_status, "%s", "BRK        ");
 8001e24:	4a43      	ldr	r2, [pc, #268]	@ (8001f34 <esp_event+0x318>)
 8001e26:	4939      	ldr	r1, [pc, #228]	@ (8001f0c <esp_event+0x2f0>)
 8001e28:	4839      	ldr	r0, [pc, #228]	@ (8001f10 <esp_event+0x2f4>)
 8001e2a:	f005 ff3b 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2180      	movs	r1, #128	@ 0x80
 8001e32:	4838      	ldr	r0, [pc, #224]	@ (8001f14 <esp_event+0x2f8>)
 8001e34:	f001 fe5c 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001e38:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef4 <esp_event+0x2d8>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	e019      	b.n	8001e74 <esp_event+0x258>

			} else if (!strcmp(pppAAArray.sstatus, "OUT")) {
 8001e40:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef8 <esp_event+0x2dc>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	493c      	ldr	r1, [pc, #240]	@ (8001f38 <esp_event+0x31c>)
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe f9ca 	bl	80001e0 <strcmp>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f040 808c 	bne.w	8001f6c <esp_event+0x350>
				printf("out!!!!!!!\r\n");
 8001e54:	4839      	ldr	r0, [pc, #228]	@ (8001f3c <esp_event+0x320>)
 8001e56:	f005 ff1d 	bl	8007c94 <puts>
				sprintf(current_room_status.room_status, "%s", "OUT        ");
 8001e5a:	4a39      	ldr	r2, [pc, #228]	@ (8001f40 <esp_event+0x324>)
 8001e5c:	492b      	ldr	r1, [pc, #172]	@ (8001f0c <esp_event+0x2f0>)
 8001e5e:	482c      	ldr	r0, [pc, #176]	@ (8001f10 <esp_event+0x2f4>)
 8001e60:	f005 ff20 	bl	8007ca4 <siprintf>
				HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2180      	movs	r1, #128	@ 0x80
 8001e68:	482a      	ldr	r0, [pc, #168]	@ (8001f14 <esp_event+0x2f8>)
 8001e6a:	f001 fe41 	bl	8003af0 <HAL_GPIO_WritePin>
				door_state = 0;
 8001e6e:	4b21      	ldr	r3, [pc, #132]	@ (8001ef4 <esp_event+0x2d8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
			} else {
				//      
				return;
			}

			sprintf(sendBuf, "[PRJ_SQL]%s@%s@%s@%s\r\n", pppAAArray.ssetroom,
 8001e74:	4b20      	ldr	r3, [pc, #128]	@ (8001ef8 <esp_event+0x2dc>)
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef8 <esp_event+0x2dc>)
 8001e7a:	689c      	ldr	r4, [r3, #8]
 8001e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef8 <esp_event+0x2dc>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef8 <esp_event+0x2dc>)
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	f107 0008 	add.w	r0, r7, #8
 8001e88:	9201      	str	r2, [sp, #4]
 8001e8a:	9300      	str	r3, [sp, #0]
 8001e8c:	4623      	mov	r3, r4
 8001e8e:	460a      	mov	r2, r1
 8001e90:	492c      	ldr	r1, [pc, #176]	@ (8001f44 <esp_event+0x328>)
 8001e92:	f005 ff07 	bl	8007ca4 <siprintf>
					pppAAArray.rroom, pppAAArray.sstatus, pppAAArray.cclient);
			printf("client = %s\r\n", pppAAArray.cclient);
 8001e96:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <esp_event+0x2dc>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	482a      	ldr	r0, [pc, #168]	@ (8001f48 <esp_event+0x32c>)
 8001e9e:	f005 fe89 	bl	8007bb4 <iprintf>
 8001ea2:	e057      	b.n	8001f54 <esp_event+0x338>
		}

	}

	else if (!strncmp(pArray[1], " New conn", 8)) {
 8001ea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	4928      	ldr	r1, [pc, #160]	@ (8001f4c <esp_event+0x330>)
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f006 f809 	bl	8007ec2 <strncmp>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d05c      	beq.n	8001f70 <esp_event+0x354>
		//	   printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
		return;
	} else if (!strncmp(pArray[1], " Already log", 8)) {
 8001eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001eb8:	2208      	movs	r2, #8
 8001eba:	4925      	ldr	r1, [pc, #148]	@ (8001f50 <esp_event+0x334>)
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f006 f800 	bl	8007ec2 <strncmp>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d155      	bne.n	8001f74 <esp_event+0x358>
		// 	    printf("Debug : %s, %s\r\n",pArray[0],pArray[1]);
		esp_client_conn();
 8001ec8:	f7fe fe48 	bl	8000b5c <esp_client_conn>
		return;
 8001ecc:	e053      	b.n	8001f76 <esp_event+0x35a>
 8001ece:	bf00      	nop
 8001ed0:	20000c38 	.word	0x20000c38
 8001ed4:	080094d0 	.word	0x080094d0
 8001ed8:	080094e4 	.word	0x080094e4
 8001edc:	080094e8 	.word	0x080094e8
 8001ee0:	08009508 	.word	0x08009508
 8001ee4:	20000c14 	.word	0x20000c14
 8001ee8:	08009530 	.word	0x08009530
 8001eec:	08009538 	.word	0x08009538
 8001ef0:	08009540 	.word	0x08009540
 8001ef4:	20000c30 	.word	0x20000c30
 8001ef8:	20000c1c 	.word	0x20000c1c
 8001efc:	0800954c 	.word	0x0800954c
 8001f00:	08009300 	.word	0x08009300
 8001f04:	08009554 	.word	0x08009554
 8001f08:	080092f4 	.word	0x080092f4
 8001f0c:	0800929c 	.word	0x0800929c
 8001f10:	20000000 	.word	0x20000000
 8001f14:	40020800 	.word	0x40020800
 8001f18:	08009558 	.word	0x08009558
 8001f1c:	0800955c 	.word	0x0800955c
 8001f20:	08009568 	.word	0x08009568
 8001f24:	0800956c 	.word	0x0800956c
 8001f28:	08009578 	.word	0x08009578
 8001f2c:	0800957c 	.word	0x0800957c
 8001f30:	08009588 	.word	0x08009588
 8001f34:	0800958c 	.word	0x0800958c
 8001f38:	08009598 	.word	0x08009598
 8001f3c:	0800959c 	.word	0x0800959c
 8001f40:	080095a8 	.word	0x080095a8
 8001f44:	080095b4 	.word	0x080095b4
 8001f48:	080095cc 	.word	0x080095cc
 8001f4c:	080095dc 	.word	0x080095dc
 8001f50:	080095e8 	.word	0x080095e8
	} else
		return;

	esp_send_data(sendBuf);
 8001f54:	f107 0308 	add.w	r3, r7, #8
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe ff27 	bl	8000dac <esp_send_data>
	printf("Debug send : %s\r\n", sendBuf);
 8001f5e:	f107 0308 	add.w	r3, r7, #8
 8001f62:	4619      	mov	r1, r3
 8001f64:	4805      	ldr	r0, [pc, #20]	@ (8001f7c <esp_event+0x360>)
 8001f66:	f005 fe25 	bl	8007bb4 <iprintf>
 8001f6a:	e004      	b.n	8001f76 <esp_event+0x35a>
				return;
 8001f6c:	bf00      	nop
 8001f6e:	e002      	b.n	8001f76 <esp_event+0x35a>
		return;
 8001f70:	bf00      	nop
 8001f72:	e000      	b.n	8001f76 <esp_event+0x35a>
		return;
 8001f74:	bf00      	nop
}
 8001f76:	376c      	adds	r7, #108	@ 0x6c
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd90      	pop	{r4, r7, pc}
 8001f7c:	080095f8 	.word	0x080095f8

08001f80 <HAL_GPIO_EXTI_Callback>:

// pir
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == PIR_Pin) {
 8001f8a:	88fb      	ldrh	r3, [r7, #6]
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d102      	bne.n	8001f96 <HAL_GPIO_EXTI_Callback+0x16>

		pir_flag = 1;
 8001f90:	4b04      	ldr	r3, [pc, #16]	@ (8001fa4 <HAL_GPIO_EXTI_Callback+0x24>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

	}
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000c34 	.word	0x20000c34

08001fa8 <PIR_Init>:

void PIR_Init(void) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001fae:	1d3b      	adds	r3, r7, #4
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	603b      	str	r3, [r7, #0]
 8001fc0:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <PIR_Init+0x60>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc4:	4a10      	ldr	r2, [pc, #64]	@ (8002008 <PIR_Init+0x60>)
 8001fc6:	f043 0302 	orr.w	r3, r3, #2
 8001fca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <PIR_Init+0x60>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	603b      	str	r3, [r7, #0]
 8001fd6:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = PIR_Pin;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fdc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fe0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4808      	ldr	r0, [pc, #32]	@ (800200c <PIR_Init+0x64>)
 8001fec:	f001 fbe4 	bl	80037b8 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	2007      	movs	r0, #7
 8001ff6:	f001 fb16 	bl	8003626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001ffa:	2007      	movs	r0, #7
 8001ffc:	f001 fb2f 	bl	800365e <HAL_NVIC_EnableIRQ>
}
 8002000:	bf00      	nop
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40023800 	.word	0x40023800
 800200c:	40020400 	.word	0x40020400

08002010 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* USER CODE END Error_Handler_Debug */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <MFRC522_WriteRegister>:
#include "string.h"
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	460a      	mov	r2, r1
 800202a:	71fb      	strb	r3, [r7, #7]
 800202c:	4613      	mov	r3, r2
 800202e:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = (addr << 1) & 0x7E;
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800203a:	b2db      	uxtb	r3, r3
 800203c:	733b      	strb	r3, [r7, #12]
	data[1] = val;
 800203e:	79bb      	ldrb	r3, [r7, #6]
 8002040:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 8002042:	2200      	movs	r2, #0
 8002044:	2104      	movs	r1, #4
 8002046:	480f      	ldr	r0, [pc, #60]	@ (8002084 <MFRC522_WriteRegister+0x64>)
 8002048:	f001 fd52 	bl	8003af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 800204c:	2201      	movs	r2, #1
 800204e:	2104      	movs	r1, #4
 8002050:	480c      	ldr	r0, [pc, #48]	@ (8002084 <MFRC522_WriteRegister+0x64>)
 8002052:	f001 fd4d 	bl	8003af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // NSS = LOW
 8002056:	2200      	movs	r2, #0
 8002058:	2110      	movs	r1, #16
 800205a:	480b      	ldr	r0, [pc, #44]	@ (8002088 <MFRC522_WriteRegister+0x68>)
 800205c:	f001 fd48 	bl	8003af0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, 2, HAL_MAX_DELAY);
 8002060:	f107 010c 	add.w	r1, r7, #12
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
 8002068:	2202      	movs	r2, #2
 800206a:	4808      	ldr	r0, [pc, #32]	@ (800208c <MFRC522_WriteRegister+0x6c>)
 800206c:	f002 ff31 	bl	8004ed2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // NSS = HIGH
 8002070:	2201      	movs	r2, #1
 8002072:	2110      	movs	r1, #16
 8002074:	4804      	ldr	r0, [pc, #16]	@ (8002088 <MFRC522_WriteRegister+0x68>)
 8002076:	f001 fd3b 	bl	8003af0 <HAL_GPIO_WritePin>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40020400 	.word	0x40020400
 8002088:	40020000 	.word	0x40020000
 800208c:	20000994 	.word	0x20000994

08002090 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
	uint8_t tx = ((addr << 1) & 0x7E) | 0x80;
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	b25b      	sxtb	r3, r3
 80020a2:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80020a6:	b25b      	sxtb	r3, r3
 80020a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	73fb      	strb	r3, [r7, #15]
	uint8_t rx;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80020b2:	2200      	movs	r2, #0
 80020b4:	2110      	movs	r1, #16
 80020b6:	480e      	ldr	r0, [pc, #56]	@ (80020f0 <MFRC522_ReadRegister+0x60>)
 80020b8:	f001 fd1a 	bl	8003af0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 80020bc:	f107 010f 	add.w	r1, r7, #15
 80020c0:	f04f 33ff 	mov.w	r3, #4294967295
 80020c4:	2201      	movs	r2, #1
 80020c6:	480b      	ldr	r0, [pc, #44]	@ (80020f4 <MFRC522_ReadRegister+0x64>)
 80020c8:	f002 ff03 	bl	8004ed2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 80020cc:	f107 010e 	add.w	r1, r7, #14
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	2201      	movs	r2, #1
 80020d6:	4807      	ldr	r0, [pc, #28]	@ (80020f4 <MFRC522_ReadRegister+0x64>)
 80020d8:	f003 f83f 	bl	800515a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	2110      	movs	r1, #16
 80020e0:	4803      	ldr	r0, [pc, #12]	@ (80020f0 <MFRC522_ReadRegister+0x60>)
 80020e2:	f001 fd05 	bl	8003af0 <HAL_GPIO_WritePin>
	return rx;
 80020e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	40020000 	.word	0x40020000
 80020f4:	20000994 	.word	0x20000994

080020f8 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	460a      	mov	r2, r1
 8002102:	71fb      	strb	r3, [r7, #7]
 8002104:	4613      	mov	r3, r2
 8002106:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff ffc0 	bl	8002090 <MFRC522_ReadRegister>
 8002110:	4603      	mov	r3, r0
 8002112:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp | mask);
 8002114:	7bfa      	ldrb	r2, [r7, #15]
 8002116:	79bb      	ldrb	r3, [r7, #6]
 8002118:	4313      	orrs	r3, r2
 800211a:	b2da      	uxtb	r2, r3
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	4611      	mov	r1, r2
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff7d 	bl	8002020 <MFRC522_WriteRegister>
}
 8002126:	bf00      	nop
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 800212e:	b580      	push	{r7, lr}
 8002130:	b084      	sub	sp, #16
 8002132:	af00      	add	r7, sp, #0
 8002134:	4603      	mov	r3, r0
 8002136:	460a      	mov	r2, r1
 8002138:	71fb      	strb	r3, [r7, #7]
 800213a:	4613      	mov	r3, r2
 800213c:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff ffa5 	bl	8002090 <MFRC522_ReadRegister>
 8002146:	4603      	mov	r3, r0
 8002148:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp & (~mask));
 800214a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800214e:	43db      	mvns	r3, r3
 8002150:	b25a      	sxtb	r2, r3
 8002152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002156:	4013      	ands	r3, r2
 8002158:	b25b      	sxtb	r3, r3
 800215a:	b2da      	uxtb	r2, r3
 800215c:	79fb      	ldrb	r3, [r7, #7]
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff5d 	bl	8002020 <MFRC522_WriteRegister>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
	uint8_t temp = MFRC522_ReadRegister(TxControlReg);
 8002174:	2014      	movs	r0, #20
 8002176:	f7ff ff8b 	bl	8002090 <MFRC522_ReadRegister>
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d103      	bne.n	8002190 <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(TxControlReg, 0x03);
 8002188:	2103      	movs	r1, #3
 800218a:	2014      	movs	r0, #20
 800218c:	f7ff ffb4 	bl	80020f8 <MFRC522_SetBitMask>
	}
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(CommandReg, PCD_RESETPHASE);
 800219c:	210f      	movs	r1, #15
 800219e:	2001      	movs	r0, #1
 80021a0:	f7ff ff3e 	bl	8002020 <MFRC522_WriteRegister>
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <MFRC522_Init>:

void MFRC522_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
    //  RST    
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2104      	movs	r1, #4
 80021b0:	4815      	ldr	r0, [pc, #84]	@ (8002208 <MFRC522_Init+0x60>)
 80021b2:	f001 fc9d 	bl	8003af0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80021b6:	2032      	movs	r0, #50	@ 0x32
 80021b8:	f000 fd8c 	bl	8002cd4 <HAL_Delay>
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 80021bc:	2201      	movs	r2, #1
 80021be:	2104      	movs	r1, #4
 80021c0:	4811      	ldr	r0, [pc, #68]	@ (8002208 <MFRC522_Init+0x60>)
 80021c2:	f001 fc95 	bl	8003af0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80021c6:	2032      	movs	r0, #50	@ 0x32
 80021c8:	f000 fd84 	bl	8002cd4 <HAL_Delay>

    //   
    MFRC522_Reset();
 80021cc:	f7ff ffe4 	bl	8002198 <MFRC522_Reset>

    MFRC522_WriteRegister(TModeReg, 0x8D);
 80021d0:	218d      	movs	r1, #141	@ 0x8d
 80021d2:	202a      	movs	r0, #42	@ 0x2a
 80021d4:	f7ff ff24 	bl	8002020 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TPrescalerReg, 0x3E);
 80021d8:	213e      	movs	r1, #62	@ 0x3e
 80021da:	202b      	movs	r0, #43	@ 0x2b
 80021dc:	f7ff ff20 	bl	8002020 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegL, 30);
 80021e0:	211e      	movs	r1, #30
 80021e2:	202d      	movs	r0, #45	@ 0x2d
 80021e4:	f7ff ff1c 	bl	8002020 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegH, 0);
 80021e8:	2100      	movs	r1, #0
 80021ea:	202c      	movs	r0, #44	@ 0x2c
 80021ec:	f7ff ff18 	bl	8002020 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TxASKReg, 0x40);
 80021f0:	2140      	movs	r1, #64	@ 0x40
 80021f2:	2015      	movs	r0, #21
 80021f4:	f7ff ff14 	bl	8002020 <MFRC522_WriteRegister>
    MFRC522_WriteRegister(ModeReg, 0x3D);
 80021f8:	213d      	movs	r1, #61	@ 0x3d
 80021fa:	2011      	movs	r0, #17
 80021fc:	f7ff ff10 	bl	8002020 <MFRC522_WriteRegister>

    //   
    MFRC522_AntennaOn();
 8002200:	f7ff ffb5 	bl	800216e <MFRC522_AntennaOn>
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40020400 	.word	0x40020400

0800220c <MFRC522_Request>:


char MFRC522_Request(uint8_t reqMode, uint8_t *TagType) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af02      	add	r7, sp, #8
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
	char status;
	uint16_t backBits;

	MFRC522_WriteRegister(BitFramingReg, 0x07);
 8002218:	2107      	movs	r1, #7
 800221a:	200d      	movs	r0, #13
 800221c:	f7ff ff00 	bl	8002020 <MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	79fa      	ldrb	r2, [r7, #7]
 8002224:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002226:	f107 030c 	add.w	r3, r7, #12
 800222a:	9300      	str	r3, [sp, #0]
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	2201      	movs	r2, #1
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	200c      	movs	r0, #12
 8002234:	f000 f80f 	bl	8002256 <MFRC522_ToCard>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 800223c:	7bfb      	ldrb	r3, [r7, #15]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d102      	bne.n	8002248 <MFRC522_Request+0x3c>
 8002242:	89bb      	ldrh	r3, [r7, #12]
 8002244:	2b10      	cmp	r3, #16
 8002246:	d001      	beq.n	800224c <MFRC522_Request+0x40>
		status = MI_ERR;
 8002248:	2302      	movs	r3, #2
 800224a:	73fb      	strb	r3, [r7, #15]

	return status;
 800224c:	7bfb      	ldrb	r3, [r7, #15]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <MFRC522_ToCard>:

char MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen,
					uint8_t *backData, uint16_t *backLen) {
 8002256:	b590      	push	{r4, r7, lr}
 8002258:	b087      	sub	sp, #28
 800225a:	af00      	add	r7, sp, #0
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607b      	str	r3, [r7, #4]
 8002260:	4603      	mov	r3, r0
 8002262:	73fb      	strb	r3, [r7, #15]
 8002264:	4613      	mov	r3, r2
 8002266:	73bb      	strb	r3, [r7, #14]
	char status = MI_ERR;
 8002268:	2302      	movs	r3, #2
 800226a:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 800226c:	2300      	movs	r3, #0
 800226e:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8002270:	2300      	movs	r3, #0
 8002272:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8002274:	7bfb      	ldrb	r3, [r7, #15]
 8002276:	2b0c      	cmp	r3, #12
 8002278:	d006      	beq.n	8002288 <MFRC522_ToCard+0x32>
 800227a:	2b0e      	cmp	r3, #14
 800227c:	d109      	bne.n	8002292 <MFRC522_ToCard+0x3c>
	case PCD_AUTHENT:
		irqEn = 0x12;
 800227e:	2312      	movs	r3, #18
 8002280:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 8002282:	2310      	movs	r3, #16
 8002284:	757b      	strb	r3, [r7, #21]
		break;
 8002286:	e004      	b.n	8002292 <MFRC522_ToCard+0x3c>
	case PCD_TRANSCEIVE:
		irqEn = 0x77;
 8002288:	2377      	movs	r3, #119	@ 0x77
 800228a:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 800228c:	2330      	movs	r3, #48	@ 0x30
 800228e:	757b      	strb	r3, [r7, #21]
		break;
 8002290:	bf00      	nop
	}

	MFRC522_WriteRegister(CommIEnReg, irqEn | 0x80);
 8002292:	7dbb      	ldrb	r3, [r7, #22]
 8002294:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002298:	b2db      	uxtb	r3, r3
 800229a:	4619      	mov	r1, r3
 800229c:	2002      	movs	r0, #2
 800229e:	f7ff febf 	bl	8002020 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(CommIrqReg, 0x80);
 80022a2:	2180      	movs	r1, #128	@ 0x80
 80022a4:	2004      	movs	r0, #4
 80022a6:	f7ff ff42 	bl	800212e <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(FIFOLevelReg, 0x80);
 80022aa:	2180      	movs	r1, #128	@ 0x80
 80022ac:	200a      	movs	r0, #10
 80022ae:	f7ff ff23 	bl	80020f8 <MFRC522_SetBitMask>

	MFRC522_WriteRegister(CommandReg, PCD_IDLE);
 80022b2:	2100      	movs	r1, #0
 80022b4:	2001      	movs	r0, #1
 80022b6:	f7ff feb3 	bl	8002020 <MFRC522_WriteRegister>

	for (i = 0; i < sendLen; i++) {
 80022ba:	2300      	movs	r3, #0
 80022bc:	827b      	strh	r3, [r7, #18]
 80022be:	e00a      	b.n	80022d6 <MFRC522_ToCard+0x80>
		MFRC522_WriteRegister(FIFODataReg, sendData[i]);
 80022c0:	8a7b      	ldrh	r3, [r7, #18]
 80022c2:	68ba      	ldr	r2, [r7, #8]
 80022c4:	4413      	add	r3, r2
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	2009      	movs	r0, #9
 80022cc:	f7ff fea8 	bl	8002020 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 80022d0:	8a7b      	ldrh	r3, [r7, #18]
 80022d2:	3301      	adds	r3, #1
 80022d4:	827b      	strh	r3, [r7, #18]
 80022d6:	7bbb      	ldrb	r3, [r7, #14]
 80022d8:	b29b      	uxth	r3, r3
 80022da:	8a7a      	ldrh	r2, [r7, #18]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3ef      	bcc.n	80022c0 <MFRC522_ToCard+0x6a>
	}
	MFRC522_WriteRegister(CommandReg, command);
 80022e0:	7bfb      	ldrb	r3, [r7, #15]
 80022e2:	4619      	mov	r1, r3
 80022e4:	2001      	movs	r0, #1
 80022e6:	f7ff fe9b 	bl	8002020 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d103      	bne.n	80022f8 <MFRC522_ToCard+0xa2>
		MFRC522_SetBitMask(BitFramingReg, 0x80);
 80022f0:	2180      	movs	r1, #128	@ 0x80
 80022f2:	200d      	movs	r0, #13
 80022f4:	f7ff ff00 	bl	80020f8 <MFRC522_SetBitMask>
	}

	i = 2000;
 80022f8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80022fc:	827b      	strh	r3, [r7, #18]
	do {
		n = MFRC522_ReadRegister(CommIrqReg);
 80022fe:	2004      	movs	r0, #4
 8002300:	f7ff fec6 	bl	8002090 <MFRC522_ReadRegister>
 8002304:	4603      	mov	r3, r0
 8002306:	747b      	strb	r3, [r7, #17]
		i--;
 8002308:	8a7b      	ldrh	r3, [r7, #18]
 800230a:	3b01      	subs	r3, #1
 800230c:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 800230e:	8a7b      	ldrh	r3, [r7, #18]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00a      	beq.n	800232a <MFRC522_ToCard+0xd4>
 8002314:	7c7b      	ldrb	r3, [r7, #17]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d105      	bne.n	800232a <MFRC522_ToCard+0xd4>
 800231e:	7c7a      	ldrb	r2, [r7, #17]
 8002320:	7d7b      	ldrb	r3, [r7, #21]
 8002322:	4013      	ands	r3, r2
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d0e9      	beq.n	80022fe <MFRC522_ToCard+0xa8>

	MFRC522_ClearBitMask(BitFramingReg, 0x80);
 800232a:	2180      	movs	r1, #128	@ 0x80
 800232c:	200d      	movs	r0, #13
 800232e:	f7ff fefe 	bl	800212e <MFRC522_ClearBitMask>

	if (i != 0) {
 8002332:	8a7b      	ldrh	r3, [r7, #18]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d04a      	beq.n	80023ce <MFRC522_ToCard+0x178>
		if (!(MFRC522_ReadRegister(ErrorReg) & 0x1B)) {
 8002338:	2006      	movs	r0, #6
 800233a:	f7ff fea9 	bl	8002090 <MFRC522_ReadRegister>
 800233e:	4603      	mov	r3, r0
 8002340:	f003 031b 	and.w	r3, r3, #27
 8002344:	2b00      	cmp	r3, #0
 8002346:	d142      	bne.n	80023ce <MFRC522_ToCard+0x178>
			status = MI_OK;
 8002348:	2300      	movs	r3, #0
 800234a:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 800234c:	7c7a      	ldrb	r2, [r7, #17]
 800234e:	7dbb      	ldrb	r3, [r7, #22]
 8002350:	4013      	ands	r3, r2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MFRC522_ToCard+0x10a>
				status = MI_NOTAGERR;
 800235c:	2301      	movs	r3, #1
 800235e:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	2b0c      	cmp	r3, #12
 8002364:	d133      	bne.n	80023ce <MFRC522_ToCard+0x178>
				n = MFRC522_ReadRegister(FIFOLevelReg);
 8002366:	200a      	movs	r0, #10
 8002368:	f7ff fe92 	bl	8002090 <MFRC522_ReadRegister>
 800236c:	4603      	mov	r3, r0
 800236e:	747b      	strb	r3, [r7, #17]
				lastBits = MFRC522_ReadRegister(ControlReg) & 0x07;
 8002370:	200c      	movs	r0, #12
 8002372:	f7ff fe8d 	bl	8002090 <MFRC522_ReadRegister>
 8002376:	4603      	mov	r3, r0
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	743b      	strb	r3, [r7, #16]
				if (lastBits)
 800237e:	7c3b      	ldrb	r3, [r7, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00b      	beq.n	800239c <MFRC522_ToCard+0x146>
					*backLen = (n - 1) * 8 + lastBits;
 8002384:	7c7b      	ldrb	r3, [r7, #17]
 8002386:	3b01      	subs	r3, #1
 8002388:	b29b      	uxth	r3, r3
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	b29a      	uxth	r2, r3
 800238e:	7c3b      	ldrb	r3, [r7, #16]
 8002390:	b29b      	uxth	r3, r3
 8002392:	4413      	add	r3, r2
 8002394:	b29a      	uxth	r2, r3
 8002396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002398:	801a      	strh	r2, [r3, #0]
 800239a:	e005      	b.n	80023a8 <MFRC522_ToCard+0x152>
				else
					*backLen = n * 8;
 800239c:	7c7b      	ldrb	r3, [r7, #17]
 800239e:	b29b      	uxth	r3, r3
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a6:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < n; i++) {
 80023a8:	2300      	movs	r3, #0
 80023aa:	827b      	strh	r3, [r7, #18]
 80023ac:	e00a      	b.n	80023c4 <MFRC522_ToCard+0x16e>
					backData[i] = MFRC522_ReadRegister(FIFODataReg);
 80023ae:	8a7b      	ldrh	r3, [r7, #18]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	18d4      	adds	r4, r2, r3
 80023b4:	2009      	movs	r0, #9
 80023b6:	f7ff fe6b 	bl	8002090 <MFRC522_ReadRegister>
 80023ba:	4603      	mov	r3, r0
 80023bc:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80023be:	8a7b      	ldrh	r3, [r7, #18]
 80023c0:	3301      	adds	r3, #1
 80023c2:	827b      	strh	r3, [r7, #18]
 80023c4:	7c7b      	ldrb	r3, [r7, #17]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	8a7a      	ldrh	r2, [r7, #18]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d3ef      	bcc.n	80023ae <MFRC522_ToCard+0x158>
				}
			}
		}
	}
	return status;
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	371c      	adds	r7, #28
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd90      	pop	{r4, r7, pc}

080023d8 <MFRC522_Anticoll>:

char MFRC522_Anticoll(uint8_t *serNum) {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af02      	add	r7, sp, #8
 80023de:	6078      	str	r0, [r7, #4]
	char status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 80023e0:	2300      	movs	r3, #0
 80023e2:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(BitFramingReg, 0x00);
 80023e4:	2100      	movs	r1, #0
 80023e6:	200d      	movs	r0, #13
 80023e8:	f7ff fe1a 	bl	8002020 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2293      	movs	r2, #147	@ 0x93
 80023f0:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3301      	adds	r3, #1
 80023f6:	2220      	movs	r2, #32
 80023f8:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 80023fa:	f107 030a 	add.w	r3, r7, #10
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	200c      	movs	r0, #12
 8002408:	f7ff ff25 	bl	8002256 <MFRC522_ToCard>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d117      	bne.n	8002446 <MFRC522_Anticoll+0x6e>
		for (i = 0; i < 4; i++) {
 8002416:	2300      	movs	r3, #0
 8002418:	73bb      	strb	r3, [r7, #14]
 800241a:	e009      	b.n	8002430 <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 800241c:	7bbb      	ldrb	r3, [r7, #14]
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	781a      	ldrb	r2, [r3, #0]
 8002424:	7b7b      	ldrb	r3, [r7, #13]
 8002426:	4053      	eors	r3, r2
 8002428:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 800242a:	7bbb      	ldrb	r3, [r7, #14]
 800242c:	3301      	adds	r3, #1
 800242e:	73bb      	strb	r3, [r7, #14]
 8002430:	7bbb      	ldrb	r3, [r7, #14]
 8002432:	2b03      	cmp	r3, #3
 8002434:	d9f2      	bls.n	800241c <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[4])
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	7b7a      	ldrb	r2, [r7, #13]
 800243e:	429a      	cmp	r2, r3
 8002440:	d001      	beq.n	8002446 <MFRC522_Anticoll+0x6e>
			status = MI_ERR;
 8002442:	2302      	movs	r3, #2
 8002444:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3710      	adds	r7, #16
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <MFRC522_Check>:

char MFRC522_Check(uint8_t *id)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
    char status;
    uint8_t type[2];

    //      (Request)
    status = MFRC522_Request(PICC_REQIDL, type);
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	4619      	mov	r1, r3
 800245e:	2026      	movs	r0, #38	@ 0x26
 8002460:	f7ff fed4 	bl	800220c <MFRC522_Request>
 8002464:	4603      	mov	r3, r0
 8002466:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MFRC522_Check+0x22>
        return MI_ERR; //  
 800246e:	2302      	movs	r3, #2
 8002470:	e00a      	b.n	8002488 <MFRC522_Check+0x38>

    //  UID  (Anti-collision)
    status = MFRC522_Anticoll(id);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff ffb0 	bl	80023d8 <MFRC522_Anticoll>
 8002478:	4603      	mov	r3, r0
 800247a:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MFRC522_Check+0x36>
        return MI_ERR; // UID  
 8002482:	2302      	movs	r3, #2
 8002484:	e000      	b.n	8002488 <MFRC522_Check+0x38>

    return MI_OK; // 
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <HAL_MspInit+0x4c>)
 800249c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249e:	4a0f      	ldr	r2, [pc, #60]	@ (80024dc <HAL_MspInit+0x4c>)
 80024a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024a6:	4b0d      	ldr	r3, [pc, #52]	@ (80024dc <HAL_MspInit+0x4c>)
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	603b      	str	r3, [r7, #0]
 80024b6:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <HAL_MspInit+0x4c>)
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	4a08      	ldr	r2, [pc, #32]	@ (80024dc <HAL_MspInit+0x4c>)
 80024bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c2:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <HAL_MspInit+0x4c>)
 80024c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ca:	603b      	str	r3, [r7, #0]
 80024cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024ce:	2007      	movs	r0, #7
 80024d0:	f001 f89e 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024d4:	bf00      	nop
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40023800 	.word	0x40023800

080024e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	@ 0x28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a1b      	ldr	r2, [pc, #108]	@ (800256c <HAL_ADC_MspInit+0x8c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d12f      	bne.n	8002562 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002502:	2300      	movs	r3, #0
 8002504:	613b      	str	r3, [r7, #16]
 8002506:	4b1a      	ldr	r3, [pc, #104]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	4a19      	ldr	r2, [pc, #100]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 800250c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002510:	6453      	str	r3, [r2, #68]	@ 0x44
 8002512:	4b17      	ldr	r3, [pc, #92]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 8002514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	4b13      	ldr	r3, [pc, #76]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002526:	4a12      	ldr	r2, [pc, #72]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6313      	str	r3, [r2, #48]	@ 0x30
 800252e:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <HAL_ADC_MspInit+0x90>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800253a:	2301      	movs	r3, #1
 800253c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800253e:	2303      	movs	r3, #3
 8002540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002542:	2300      	movs	r3, #0
 8002544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002546:	f107 0314 	add.w	r3, r7, #20
 800254a:	4619      	mov	r1, r3
 800254c:	4809      	ldr	r0, [pc, #36]	@ (8002574 <HAL_ADC_MspInit+0x94>)
 800254e:	f001 f933 	bl	80037b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002552:	2200      	movs	r2, #0
 8002554:	2100      	movs	r1, #0
 8002556:	2012      	movs	r0, #18
 8002558:	f001 f865 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800255c:	2012      	movs	r0, #18
 800255e:	f001 f87e 	bl	800365e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002562:	bf00      	nop
 8002564:	3728      	adds	r7, #40	@ 0x28
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40012000 	.word	0x40012000
 8002570:	40023800 	.word	0x40023800
 8002574:	40020000 	.word	0x40020000

08002578 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08a      	sub	sp, #40	@ 0x28
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 0314 	add.w	r3, r7, #20
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a19      	ldr	r2, [pc, #100]	@ (80025fc <HAL_I2C_MspInit+0x84>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d12c      	bne.n	80025f4 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	4a17      	ldr	r2, [pc, #92]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025bc:	2312      	movs	r3, #18
 80025be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c4:	2303      	movs	r3, #3
 80025c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025c8:	2304      	movs	r3, #4
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	4619      	mov	r1, r3
 80025d2:	480c      	ldr	r0, [pc, #48]	@ (8002604 <HAL_I2C_MspInit+0x8c>)
 80025d4:	f001 f8f0 	bl	80037b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025d8:	2300      	movs	r3, #0
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e0:	4a07      	ldr	r2, [pc, #28]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <HAL_I2C_MspInit+0x88>)
 80025ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80025f4:	bf00      	nop
 80025f6:	3728      	adds	r7, #40	@ 0x28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40005400 	.word	0x40005400
 8002600:	40023800 	.word	0x40023800
 8002604:	40020400 	.word	0x40020400

08002608 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	@ 0x28
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	2200      	movs	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	605a      	str	r2, [r3, #4]
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	60da      	str	r2, [r3, #12]
 800261e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a19      	ldr	r2, [pc, #100]	@ (800268c <HAL_SPI_MspInit+0x84>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d12b      	bne.n	8002682 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	613b      	str	r3, [r7, #16]
 800262e:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002632:	4a17      	ldr	r2, [pc, #92]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 8002634:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002638:	6453      	str	r3, [r2, #68]	@ 0x44
 800263a:	4b15      	ldr	r3, [pc, #84]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 800263c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002642:	613b      	str	r3, [r7, #16]
 8002644:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	4a10      	ldr	r2, [pc, #64]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	6313      	str	r3, [r2, #48]	@ 0x30
 8002656:	4b0e      	ldr	r3, [pc, #56]	@ (8002690 <HAL_SPI_MspInit+0x88>)
 8002658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	60fb      	str	r3, [r7, #12]
 8002660:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002662:	23e0      	movs	r3, #224	@ 0xe0
 8002664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002666:	2302      	movs	r3, #2
 8002668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	2300      	movs	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800266e:	2303      	movs	r3, #3
 8002670:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002672:	2305      	movs	r3, #5
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	4619      	mov	r1, r3
 800267c:	4805      	ldr	r0, [pc, #20]	@ (8002694 <HAL_SPI_MspInit+0x8c>)
 800267e:	f001 f89b 	bl	80037b8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002682:	bf00      	nop
 8002684:	3728      	adds	r7, #40	@ 0x28
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40013000 	.word	0x40013000
 8002690:	40023800 	.word	0x40023800
 8002694:	40020000 	.word	0x40020000

08002698 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a18      	ldr	r2, [pc, #96]	@ (8002708 <HAL_TIM_PWM_MspInit+0x70>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d10e      	bne.n	80026c8 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	4b17      	ldr	r3, [pc, #92]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b2:	4a16      	ldr	r2, [pc, #88]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ba:	4b14      	ldr	r3, [pc, #80]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80026c6:	e01a      	b.n	80026fe <HAL_TIM_PWM_MspInit+0x66>
  else if(htim_pwm->Instance==TIM4)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a10      	ldr	r2, [pc, #64]	@ (8002710 <HAL_TIM_PWM_MspInit+0x78>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d115      	bne.n	80026fe <HAL_TIM_PWM_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	4a0c      	ldr	r2, [pc, #48]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026dc:	f043 0304 	orr.w	r3, r3, #4
 80026e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_TIM_PWM_MspInit+0x74>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f003 0304 	and.w	r3, r3, #4
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2100      	movs	r1, #0
 80026f2:	201e      	movs	r0, #30
 80026f4:	f000 ff97 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026f8:	201e      	movs	r0, #30
 80026fa:	f000 ffb0 	bl	800365e <HAL_NVIC_EnableIRQ>
}
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40010000 	.word	0x40010000
 800270c:	40023800 	.word	0x40023800
 8002710:	40000800 	.word	0x40000800

08002714 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0e      	ldr	r2, [pc, #56]	@ (800275c <HAL_TIM_Base_MspInit+0x48>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d115      	bne.n	8002752 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b0d      	ldr	r3, [pc, #52]	@ (8002760 <HAL_TIM_Base_MspInit+0x4c>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	4a0c      	ldr	r2, [pc, #48]	@ (8002760 <HAL_TIM_Base_MspInit+0x4c>)
 8002730:	f043 0302 	orr.w	r3, r3, #2
 8002734:	6413      	str	r3, [r2, #64]	@ 0x40
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_TIM_Base_MspInit+0x4c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2100      	movs	r1, #0
 8002746:	201d      	movs	r0, #29
 8002748:	f000 ff6d 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800274c:	201d      	movs	r0, #29
 800274e:	f000 ff86 	bl	800365e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002752:	bf00      	nop
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40000400 	.word	0x40000400
 8002760:	40023800 	.word	0x40023800

08002764 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08a      	sub	sp, #40	@ 0x28
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a24      	ldr	r2, [pc, #144]	@ (8002814 <HAL_TIM_MspPostInit+0xb0>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d11f      	bne.n	80027c6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	4b23      	ldr	r3, [pc, #140]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a22      	ldr	r2, [pc, #136]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 80027a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a8:	2302      	movs	r3, #2
 80027aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80027b4:	2301      	movs	r3, #1
 80027b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4817      	ldr	r0, [pc, #92]	@ (800281c <HAL_TIM_MspPostInit+0xb8>)
 80027c0:	f000 fffa 	bl	80037b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80027c4:	e022      	b.n	800280c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM4)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a15      	ldr	r2, [pc, #84]	@ (8002820 <HAL_TIM_MspPostInit+0xbc>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d11d      	bne.n	800280c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	4b10      	ldr	r3, [pc, #64]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 80027da:	f043 0302 	orr.w	r3, r3, #2
 80027de:	6313      	str	r3, [r2, #48]	@ 0x30
 80027e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002818 <HAL_TIM_MspPostInit+0xb4>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	60fb      	str	r3, [r7, #12]
 80027ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_PWM1_MOTOR_Pin|TIM4_PWM2_SERVO_Pin;
 80027ec:	23c0      	movs	r3, #192	@ 0xc0
 80027ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f8:	2300      	movs	r3, #0
 80027fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027fc:	2302      	movs	r3, #2
 80027fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f107 0314 	add.w	r3, r7, #20
 8002804:	4619      	mov	r1, r3
 8002806:	4807      	ldr	r0, [pc, #28]	@ (8002824 <HAL_TIM_MspPostInit+0xc0>)
 8002808:	f000 ffd6 	bl	80037b8 <HAL_GPIO_Init>
}
 800280c:	bf00      	nop
 800280e:	3728      	adds	r7, #40	@ 0x28
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40010000 	.word	0x40010000
 8002818:	40023800 	.word	0x40023800
 800281c:	40020000 	.word	0x40020000
 8002820:	40000800 	.word	0x40000800
 8002824:	40020400 	.word	0x40020400

08002828 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08c      	sub	sp, #48	@ 0x30
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a36      	ldr	r2, [pc, #216]	@ (8002920 <HAL_UART_MspInit+0xf8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d12c      	bne.n	80028a4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	4b35      	ldr	r3, [pc, #212]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a34      	ldr	r2, [pc, #208]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 8002854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b32      	ldr	r3, [pc, #200]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	4b2e      	ldr	r3, [pc, #184]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a2d      	ldr	r2, [pc, #180]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b2b      	ldr	r3, [pc, #172]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002882:	230c      	movs	r3, #12
 8002884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002892:	2307      	movs	r3, #7
 8002894:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	f107 031c 	add.w	r3, r7, #28
 800289a:	4619      	mov	r1, r3
 800289c:	4822      	ldr	r0, [pc, #136]	@ (8002928 <HAL_UART_MspInit+0x100>)
 800289e:	f000 ff8b 	bl	80037b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 80028a2:	e039      	b.n	8002918 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a20      	ldr	r2, [pc, #128]	@ (800292c <HAL_UART_MspInit+0x104>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d134      	bne.n	8002918 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028b6:	4a1b      	ldr	r2, [pc, #108]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028b8:	f043 0320 	orr.w	r3, r3, #32
 80028bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80028be:	4b19      	ldr	r3, [pc, #100]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f003 0320 	and.w	r3, r3, #32
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	4b15      	ldr	r3, [pc, #84]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a14      	ldr	r2, [pc, #80]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028d4:	f043 0301 	orr.w	r3, r3, #1
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b12      	ldr	r3, [pc, #72]	@ (8002924 <HAL_UART_MspInit+0xfc>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80028e6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80028ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ec:	2302      	movs	r3, #2
 80028ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f0:	2300      	movs	r3, #0
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f4:	2303      	movs	r3, #3
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80028f8:	2308      	movs	r3, #8
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	4619      	mov	r1, r3
 8002902:	4809      	ldr	r0, [pc, #36]	@ (8002928 <HAL_UART_MspInit+0x100>)
 8002904:	f000 ff58 	bl	80037b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002908:	2200      	movs	r2, #0
 800290a:	2100      	movs	r1, #0
 800290c:	2047      	movs	r0, #71	@ 0x47
 800290e:	f000 fe8a 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002912:	2047      	movs	r0, #71	@ 0x47
 8002914:	f000 fea3 	bl	800365e <HAL_NVIC_EnableIRQ>
}
 8002918:	bf00      	nop
 800291a:	3730      	adds	r7, #48	@ 0x30
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40004400 	.word	0x40004400
 8002924:	40023800 	.word	0x40023800
 8002928:	40020000 	.word	0x40020000
 800292c:	40011400 	.word	0x40011400

08002930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <NMI_Handler+0x4>

08002938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <HardFault_Handler+0x4>

08002940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <MemManage_Handler+0x4>

08002948 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <BusFault_Handler+0x4>

08002950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <UsageFault_Handler+0x4>

08002958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800295c:	bf00      	nop
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002966:	b480      	push	{r7}
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800296a:	bf00      	nop
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002986:	f000 f985 	bl	8002c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}

0800298e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIR_Pin);
 8002992:	2002      	movs	r0, #2
 8002994:	f001 f8c6 	bl	8003b24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}

0800299c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029a0:	4802      	ldr	r0, [pc, #8]	@ (80029ac <ADC_IRQHandler+0x10>)
 80029a2:	f000 f9fe 	bl	8002da2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200008f8 	.word	0x200008f8

080029b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029b4:	4802      	ldr	r0, [pc, #8]	@ (80029c0 <TIM3_IRQHandler+0x10>)
 80029b6:	f003 f987 	bl	8005cc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000a34 	.word	0x20000a34

080029c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80029c8:	4802      	ldr	r0, [pc, #8]	@ (80029d4 <TIM4_IRQHandler+0x10>)
 80029ca:	f003 f97d 	bl	8005cc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000a7c 	.word	0x20000a7c

080029d8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80029dc:	4802      	ldr	r0, [pc, #8]	@ (80029e8 <USART6_IRQHandler+0x10>)
 80029de:	f004 f8bb 	bl	8006b58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000b0c 	.word	0x20000b0c

080029ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return 1;
 80029f0:	2301      	movs	r3, #1
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <_kill>:

int _kill(int pid, int sig)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a06:	f005 fb27 	bl	8008058 <__errno>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2216      	movs	r2, #22
 8002a0e:	601a      	str	r2, [r3, #0]
  return -1;
 8002a10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <_exit>:

void _exit (int status)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a24:	f04f 31ff 	mov.w	r1, #4294967295
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	f7ff ffe7 	bl	80029fc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a2e:	bf00      	nop
 8002a30:	e7fd      	b.n	8002a2e <_exit+0x12>

08002a32 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	60f8      	str	r0, [r7, #12]
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	e00a      	b.n	8002a5a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a44:	f3af 8000 	nop.w
 8002a48:	4601      	mov	r1, r0
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	1c5a      	adds	r2, r3, #1
 8002a4e:	60ba      	str	r2, [r7, #8]
 8002a50:	b2ca      	uxtb	r2, r1
 8002a52:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3301      	adds	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	dbf0      	blt.n	8002a44 <_read+0x12>
  }

  return len;
 8002a62:	687b      	ldr	r3, [r7, #4]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b086      	sub	sp, #24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	e009      	b.n	8002a92 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	1c5a      	adds	r2, r3, #1
 8002a82:	60ba      	str	r2, [r7, #8]
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe f9d2 	bl	8000e30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	dbf1      	blt.n	8002a7e <_write+0x12>
  }
  return len;
 8002a9a:	687b      	ldr	r3, [r7, #4]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3718      	adds	r7, #24
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_close>:

int _close(int file)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002acc:	605a      	str	r2, [r3, #4]
  return 0;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_isatty>:

int _isatty(int file)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ae4:	2301      	movs	r3, #1
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b085      	sub	sp, #20
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b14:	4a14      	ldr	r2, [pc, #80]	@ (8002b68 <_sbrk+0x5c>)
 8002b16:	4b15      	ldr	r3, [pc, #84]	@ (8002b6c <_sbrk+0x60>)
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b20:	4b13      	ldr	r3, [pc, #76]	@ (8002b70 <_sbrk+0x64>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d102      	bne.n	8002b2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b28:	4b11      	ldr	r3, [pc, #68]	@ (8002b70 <_sbrk+0x64>)
 8002b2a:	4a12      	ldr	r2, [pc, #72]	@ (8002b74 <_sbrk+0x68>)
 8002b2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b2e:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <_sbrk+0x64>)
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4413      	add	r3, r2
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d207      	bcs.n	8002b4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b3c:	f005 fa8c 	bl	8008058 <__errno>
 8002b40:	4603      	mov	r3, r0
 8002b42:	220c      	movs	r2, #12
 8002b44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b46:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4a:	e009      	b.n	8002b60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b4c:	4b08      	ldr	r3, [pc, #32]	@ (8002b70 <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <_sbrk+0x64>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4413      	add	r3, r2
 8002b5a:	4a05      	ldr	r2, [pc, #20]	@ (8002b70 <_sbrk+0x64>)
 8002b5c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	20020000 	.word	0x20020000
 8002b6c:	00000400 	.word	0x00000400
 8002b70:	20000c7c 	.word	0x20000c7c
 8002b74:	20000dd0 	.word	0x20000dd0

08002b78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b7c:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <SystemInit+0x20>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b82:	4a05      	ldr	r2, [pc, #20]	@ (8002b98 <SystemInit+0x20>)
 8002b84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b9c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bd4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ba0:	f7ff ffea 	bl	8002b78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ba4:	480c      	ldr	r0, [pc, #48]	@ (8002bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ba6:	490d      	ldr	r1, [pc, #52]	@ (8002bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8002be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bac:	e002      	b.n	8002bb4 <LoopCopyDataInit>

08002bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb2:	3304      	adds	r3, #4

08002bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb8:	d3f9      	bcc.n	8002bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bba:	4a0a      	ldr	r2, [pc, #40]	@ (8002be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc0:	e001      	b.n	8002bc6 <LoopFillZerobss>

08002bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc4:	3204      	adds	r2, #4

08002bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc8:	d3fb      	bcc.n	8002bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bca:	f005 fa4b 	bl	8008064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bce:	f7fe f947 	bl	8000e60 <main>
  bx  lr    
 8002bd2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002bd4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bdc:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8002be0:	08009720 	.word	0x08009720
  ldr r2, =_sbss
 8002be4:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8002be8:	20000dd0 	.word	0x20000dd0

08002bec <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bec:	e7fe      	b.n	8002bec <DMA1_Stream0_IRQHandler>
	...

08002bf0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c30 <HAL_Init+0x40>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c30 <HAL_Init+0x40>)
 8002bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bfe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c00:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <HAL_Init+0x40>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a0a      	ldr	r2, [pc, #40]	@ (8002c30 <HAL_Init+0x40>)
 8002c06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c0a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c0c:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <HAL_Init+0x40>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a07      	ldr	r2, [pc, #28]	@ (8002c30 <HAL_Init+0x40>)
 8002c12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f000 fcf9 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c1e:	2000      	movs	r0, #0
 8002c20:	f000 f808 	bl	8002c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c24:	f7ff fc34 	bl	8002490 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40023c00 	.word	0x40023c00

08002c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c3c:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <HAL_InitTick+0x54>)
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b12      	ldr	r3, [pc, #72]	@ (8002c8c <HAL_InitTick+0x58>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fd11 	bl	800367a <HAL_SYSTICK_Config>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e00e      	b.n	8002c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b0f      	cmp	r3, #15
 8002c66:	d80a      	bhi.n	8002c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c70:	f000 fcd9 	bl	8003626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c74:	4a06      	ldr	r2, [pc, #24]	@ (8002c90 <HAL_InitTick+0x5c>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e000      	b.n	8002c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3708      	adds	r7, #8
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	2000001c 	.word	0x2000001c
 8002c8c:	20000024 	.word	0x20000024
 8002c90:	20000020 	.word	0x20000020

08002c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c98:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_IncTick+0x20>)
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <HAL_IncTick+0x24>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	4a04      	ldr	r2, [pc, #16]	@ (8002cb8 <HAL_IncTick+0x24>)
 8002ca6:	6013      	str	r3, [r2, #0]
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000024 	.word	0x20000024
 8002cb8:	20000c80 	.word	0x20000c80

08002cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc0:	4b03      	ldr	r3, [pc, #12]	@ (8002cd0 <HAL_GetTick+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	20000c80 	.word	0x20000c80

08002cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cdc:	f7ff ffee 	bl	8002cbc <HAL_GetTick>
 8002ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cec:	d005      	beq.n	8002cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cee:	4b0a      	ldr	r3, [pc, #40]	@ (8002d18 <HAL_Delay+0x44>)
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cfa:	bf00      	nop
 8002cfc:	f7ff ffde 	bl	8002cbc <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d8f7      	bhi.n	8002cfc <HAL_Delay+0x28>
  {
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000024 	.word	0x20000024

08002d1c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d24:	2300      	movs	r3, #0
 8002d26:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e033      	b.n	8002d9a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d109      	bne.n	8002d4e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff fbd0 	bl	80024e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2200      	movs	r2, #0
 8002d44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d118      	bne.n	8002d8c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d62:	f023 0302 	bic.w	r3, r3, #2
 8002d66:	f043 0202 	orr.w	r2, r3, #2
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fa78 	bl	8003264 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f023 0303 	bic.w	r3, r3, #3
 8002d82:	f043 0201 	orr.w	r2, r3, #1
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d8a:	e001      	b.n	8002d90 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b086      	sub	sp, #24
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
 8002dae:	2300      	movs	r3, #0
 8002db0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	f003 0320 	and.w	r3, r3, #32
 8002dd0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d049      	beq.n	8002e6c <HAL_ADC_IRQHandler+0xca>
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d046      	beq.n	8002e6c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d105      	bne.n	8002df6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d12b      	bne.n	8002e5c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d127      	bne.n	8002e5c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e12:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d006      	beq.n	8002e28 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d119      	bne.n	8002e5c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685a      	ldr	r2, [r3, #4]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0220 	bic.w	r2, r2, #32
 8002e36:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d105      	bne.n	8002e5c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e54:	f043 0201 	orr.w	r2, r3, #1
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f000 f8b0 	bl	8002fc2 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f06f 0212 	mvn.w	r2, #18
 8002e6a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f003 0304 	and.w	r3, r3, #4
 8002e72:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d057      	beq.n	8002f32 <HAL_ADC_IRQHandler+0x190>
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d054      	beq.n	8002f32 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f003 0310 	and.w	r3, r3, #16
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d105      	bne.n	8002ea0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e98:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d139      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d006      	beq.n	8002eca <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d12b      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d124      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d11d      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d119      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002efc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f02:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fa9a 	bl	800345c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 020c 	mvn.w	r2, #12
 8002f30:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f40:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d017      	beq.n	8002f78 <HAL_ADC_IRQHandler+0x1d6>
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d014      	beq.n	8002f78 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d10d      	bne.n	8002f78 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f834 	bl	8002fd6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f06f 0201 	mvn.w	r2, #1
 8002f76:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 0320 	and.w	r3, r3, #32
 8002f7e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f86:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d015      	beq.n	8002fba <HAL_ADC_IRQHandler+0x218>
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d012      	beq.n	8002fba <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f98:	f043 0202 	orr.w	r2, r3, #2
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f06f 0220 	mvn.w	r2, #32
 8002fa8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f81d 	bl	8002fea <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f06f 0220 	mvn.w	r2, #32
 8002fb8:	601a      	str	r2, [r3, #0]
  }
}
 8002fba:	bf00      	nop
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b083      	sub	sp, #12
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ff2:	bf00      	nop
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
	...

08003000 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_ADC_ConfigChannel+0x1c>
 8003018:	2302      	movs	r3, #2
 800301a:	e113      	b.n	8003244 <HAL_ADC_ConfigChannel+0x244>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b09      	cmp	r3, #9
 800302a:	d925      	bls.n	8003078 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68d9      	ldr	r1, [r3, #12]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	b29b      	uxth	r3, r3
 8003038:	461a      	mov	r2, r3
 800303a:	4613      	mov	r3, r2
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4413      	add	r3, r2
 8003040:	3b1e      	subs	r3, #30
 8003042:	2207      	movs	r2, #7
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43da      	mvns	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	400a      	ands	r2, r1
 8003050:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68d9      	ldr	r1, [r3, #12]
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	b29b      	uxth	r3, r3
 8003062:	4618      	mov	r0, r3
 8003064:	4603      	mov	r3, r0
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4403      	add	r3, r0
 800306a:	3b1e      	subs	r3, #30
 800306c:	409a      	lsls	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	60da      	str	r2, [r3, #12]
 8003076:	e022      	b.n	80030be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6919      	ldr	r1, [r3, #16]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	b29b      	uxth	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	4613      	mov	r3, r2
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	4413      	add	r3, r2
 800308c:	2207      	movs	r2, #7
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	400a      	ands	r2, r1
 800309a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6919      	ldr	r1, [r3, #16]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	4618      	mov	r0, r3
 80030ae:	4603      	mov	r3, r0
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	4403      	add	r3, r0
 80030b4:	409a      	lsls	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b06      	cmp	r3, #6
 80030c4:	d824      	bhi.n	8003110 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	3b05      	subs	r3, #5
 80030d8:	221f      	movs	r2, #31
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	43da      	mvns	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	400a      	ands	r2, r1
 80030e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	4618      	mov	r0, r3
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	3b05      	subs	r3, #5
 8003102:	fa00 f203 	lsl.w	r2, r0, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	635a      	str	r2, [r3, #52]	@ 0x34
 800310e:	e04c      	b.n	80031aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	2b0c      	cmp	r3, #12
 8003116:	d824      	bhi.n	8003162 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	3b23      	subs	r3, #35	@ 0x23
 800312a:	221f      	movs	r2, #31
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	43da      	mvns	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	400a      	ands	r2, r1
 8003138:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	b29b      	uxth	r3, r3
 8003146:	4618      	mov	r0, r3
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	3b23      	subs	r3, #35	@ 0x23
 8003154:	fa00 f203 	lsl.w	r2, r0, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003160:	e023      	b.n	80031aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	3b41      	subs	r3, #65	@ 0x41
 8003174:	221f      	movs	r2, #31
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43da      	mvns	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	400a      	ands	r2, r1
 8003182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	b29b      	uxth	r3, r3
 8003190:	4618      	mov	r0, r3
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	3b41      	subs	r3, #65	@ 0x41
 800319e:	fa00 f203 	lsl.w	r2, r0, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	430a      	orrs	r2, r1
 80031a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031aa:	4b29      	ldr	r3, [pc, #164]	@ (8003250 <HAL_ADC_ConfigChannel+0x250>)
 80031ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a28      	ldr	r2, [pc, #160]	@ (8003254 <HAL_ADC_ConfigChannel+0x254>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d10f      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x1d8>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b12      	cmp	r3, #18
 80031be:	d10b      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003254 <HAL_ADC_ConfigChannel+0x254>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d12b      	bne.n	800323a <HAL_ADC_ConfigChannel+0x23a>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a1c      	ldr	r2, [pc, #112]	@ (8003258 <HAL_ADC_ConfigChannel+0x258>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d003      	beq.n	80031f4 <HAL_ADC_ConfigChannel+0x1f4>
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b11      	cmp	r3, #17
 80031f2:	d122      	bne.n	800323a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a11      	ldr	r2, [pc, #68]	@ (8003258 <HAL_ADC_ConfigChannel+0x258>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d111      	bne.n	800323a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003216:	4b11      	ldr	r3, [pc, #68]	@ (800325c <HAL_ADC_ConfigChannel+0x25c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a11      	ldr	r2, [pc, #68]	@ (8003260 <HAL_ADC_ConfigChannel+0x260>)
 800321c:	fba2 2303 	umull	r2, r3, r2, r3
 8003220:	0c9a      	lsrs	r2, r3, #18
 8003222:	4613      	mov	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800322c:	e002      	b.n	8003234 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	3b01      	subs	r3, #1
 8003232:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1f9      	bne.n	800322e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	40012300 	.word	0x40012300
 8003254:	40012000 	.word	0x40012000
 8003258:	10000012 	.word	0x10000012
 800325c:	2000001c 	.word	0x2000001c
 8003260:	431bde83 	.word	0x431bde83

08003264 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800326c:	4b79      	ldr	r3, [pc, #484]	@ (8003454 <ADC_Init+0x1f0>)
 800326e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	431a      	orrs	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6859      	ldr	r1, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	021a      	lsls	r2, r3, #8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80032bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6899      	ldr	r1, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	4a58      	ldr	r2, [pc, #352]	@ (8003458 <ADC_Init+0x1f4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d022      	beq.n	8003342 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800330a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6899      	ldr	r1, [r3, #8]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800332c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6899      	ldr	r1, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	e00f      	b.n	8003362 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003360:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0202 	bic.w	r2, r2, #2
 8003370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6899      	ldr	r1, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	7e1b      	ldrb	r3, [r3, #24]
 800337c:	005a      	lsls	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01b      	beq.n	80033c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800339e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80033ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6859      	ldr	r1, [r3, #4]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	3b01      	subs	r3, #1
 80033bc:	035a      	lsls	r2, r3, #13
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	e007      	b.n	80033d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033d6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80033e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	051a      	lsls	r2, r3, #20
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800340c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6899      	ldr	r1, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800341a:	025a      	lsls	r2, r3, #9
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6899      	ldr	r1, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	029a      	lsls	r2, r3, #10
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	609a      	str	r2, [r3, #8]
}
 8003448:	bf00      	nop
 800344a:	3714      	adds	r7, #20
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	40012300 	.word	0x40012300
 8003458:	0f000001 	.word	0x0f000001

0800345c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003480:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800348c:	4013      	ands	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800349c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034a2:	4a04      	ldr	r2, [pc, #16]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	60d3      	str	r3, [r2, #12]
}
 80034a8:	bf00      	nop
 80034aa:	3714      	adds	r7, #20
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	e000ed00 	.word	0xe000ed00

080034b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034bc:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <__NVIC_GetPriorityGrouping+0x18>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0307 	and.w	r3, r3, #7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	db0b      	blt.n	80034fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	4907      	ldr	r1, [pc, #28]	@ (800350c <__NVIC_EnableIRQ+0x38>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2001      	movs	r0, #1
 80034f6:	fa00 f202 	lsl.w	r2, r0, r2
 80034fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100

08003510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	6039      	str	r1, [r7, #0]
 800351a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800351c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003520:	2b00      	cmp	r3, #0
 8003522:	db0a      	blt.n	800353a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	490c      	ldr	r1, [pc, #48]	@ (800355c <__NVIC_SetPriority+0x4c>)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	0112      	lsls	r2, r2, #4
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	440b      	add	r3, r1
 8003534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003538:	e00a      	b.n	8003550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	4908      	ldr	r1, [pc, #32]	@ (8003560 <__NVIC_SetPriority+0x50>)
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	3b04      	subs	r3, #4
 8003548:	0112      	lsls	r2, r2, #4
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	440b      	add	r3, r1
 800354e:	761a      	strb	r2, [r3, #24]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000e100 	.word	0xe000e100
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003564:	b480      	push	{r7}
 8003566:	b089      	sub	sp, #36	@ 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f1c3 0307 	rsb	r3, r3, #7
 800357e:	2b04      	cmp	r3, #4
 8003580:	bf28      	it	cs
 8003582:	2304      	movcs	r3, #4
 8003584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3304      	adds	r3, #4
 800358a:	2b06      	cmp	r3, #6
 800358c:	d902      	bls.n	8003594 <NVIC_EncodePriority+0x30>
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3b03      	subs	r3, #3
 8003592:	e000      	b.n	8003596 <NVIC_EncodePriority+0x32>
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003598:	f04f 32ff 	mov.w	r2, #4294967295
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	401a      	ands	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035ac:	f04f 31ff 	mov.w	r1, #4294967295
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	43d9      	mvns	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	4313      	orrs	r3, r2
         );
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3724      	adds	r7, #36	@ 0x24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035dc:	d301      	bcc.n	80035e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035de:	2301      	movs	r3, #1
 80035e0:	e00f      	b.n	8003602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <SysTick_Config+0x40>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ea:	210f      	movs	r1, #15
 80035ec:	f04f 30ff 	mov.w	r0, #4294967295
 80035f0:	f7ff ff8e 	bl	8003510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <SysTick_Config+0x40>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fa:	4b04      	ldr	r3, [pc, #16]	@ (800360c <SysTick_Config+0x40>)
 80035fc:	2207      	movs	r2, #7
 80035fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000e010 	.word	0xe000e010

08003610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff29 	bl	8003470 <__NVIC_SetPriorityGrouping>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003626:	b580      	push	{r7, lr}
 8003628:	b086      	sub	sp, #24
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003638:	f7ff ff3e 	bl	80034b8 <__NVIC_GetPriorityGrouping>
 800363c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	6978      	ldr	r0, [r7, #20]
 8003644:	f7ff ff8e 	bl	8003564 <NVIC_EncodePriority>
 8003648:	4602      	mov	r2, r0
 800364a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364e:	4611      	mov	r1, r2
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff ff5d 	bl	8003510 <__NVIC_SetPriority>
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	4603      	mov	r3, r0
 8003666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff ff31 	bl	80034d4 <__NVIC_EnableIRQ>
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7ff ffa2 	bl	80035cc <SysTick_Config>
 8003688:	4603      	mov	r3, r0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b084      	sub	sp, #16
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036a0:	f7ff fb0c 	bl	8002cbc <HAL_GetTick>
 80036a4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d008      	beq.n	80036c4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2280      	movs	r2, #128	@ 0x80
 80036b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e052      	b.n	800376a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0216 	bic.w	r2, r2, #22
 80036d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036e2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d103      	bne.n	80036f4 <HAL_DMA_Abort+0x62>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0208 	bic.w	r2, r2, #8
 8003702:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0201 	bic.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003714:	e013      	b.n	800373e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003716:	f7ff fad1 	bl	8002cbc <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b05      	cmp	r3, #5
 8003722:	d90c      	bls.n	800373e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2220      	movs	r2, #32
 8003728:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2203      	movs	r2, #3
 800372e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e015      	b.n	800376a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1e4      	bne.n	8003716 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	223f      	movs	r2, #63	@ 0x3f
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d004      	beq.n	8003790 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2280      	movs	r2, #128	@ 0x80
 800378a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e00c      	b.n	80037aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2205      	movs	r2, #5
 8003794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b089      	sub	sp, #36	@ 0x24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ce:	2300      	movs	r3, #0
 80037d0:	61fb      	str	r3, [r7, #28]
 80037d2:	e159      	b.n	8003a88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037d4:	2201      	movs	r2, #1
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	4013      	ands	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	f040 8148 	bne.w	8003a82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f003 0303 	and.w	r3, r3, #3
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d005      	beq.n	800380a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003806:	2b02      	cmp	r3, #2
 8003808:	d130      	bne.n	800386c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	2203      	movs	r2, #3
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	4313      	orrs	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003840:	2201      	movs	r2, #1
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	091b      	lsrs	r3, r3, #4
 8003856:	f003 0201 	and.w	r2, r3, #1
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4313      	orrs	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	2b03      	cmp	r3, #3
 8003876:	d017      	beq.n	80038a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	2203      	movs	r2, #3
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	43db      	mvns	r3, r3
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	4013      	ands	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	4313      	orrs	r3, r2
 80038a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 0303 	and.w	r3, r3, #3
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d123      	bne.n	80038fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	08da      	lsrs	r2, r3, #3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3208      	adds	r2, #8
 80038bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	f003 0307 	and.w	r3, r3, #7
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	220f      	movs	r2, #15
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	4013      	ands	r3, r2
 80038d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	691a      	ldr	r2, [r3, #16]
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	fa02 f303 	lsl.w	r3, r2, r3
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	08da      	lsrs	r2, r3, #3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	3208      	adds	r2, #8
 80038f6:	69b9      	ldr	r1, [r7, #24]
 80038f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	2203      	movs	r2, #3
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f003 0203 	and.w	r2, r3, #3
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 80a2 	beq.w	8003a82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60fb      	str	r3, [r7, #12]
 8003942:	4b57      	ldr	r3, [pc, #348]	@ (8003aa0 <HAL_GPIO_Init+0x2e8>)
 8003944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003946:	4a56      	ldr	r2, [pc, #344]	@ (8003aa0 <HAL_GPIO_Init+0x2e8>)
 8003948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800394c:	6453      	str	r3, [r2, #68]	@ 0x44
 800394e:	4b54      	ldr	r3, [pc, #336]	@ (8003aa0 <HAL_GPIO_Init+0x2e8>)
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800395a:	4a52      	ldr	r2, [pc, #328]	@ (8003aa4 <HAL_GPIO_Init+0x2ec>)
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	089b      	lsrs	r3, r3, #2
 8003960:	3302      	adds	r3, #2
 8003962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	220f      	movs	r2, #15
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a49      	ldr	r2, [pc, #292]	@ (8003aa8 <HAL_GPIO_Init+0x2f0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d019      	beq.n	80039ba <HAL_GPIO_Init+0x202>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a48      	ldr	r2, [pc, #288]	@ (8003aac <HAL_GPIO_Init+0x2f4>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d013      	beq.n	80039b6 <HAL_GPIO_Init+0x1fe>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a47      	ldr	r2, [pc, #284]	@ (8003ab0 <HAL_GPIO_Init+0x2f8>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d00d      	beq.n	80039b2 <HAL_GPIO_Init+0x1fa>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a46      	ldr	r2, [pc, #280]	@ (8003ab4 <HAL_GPIO_Init+0x2fc>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <HAL_GPIO_Init+0x1f6>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a45      	ldr	r2, [pc, #276]	@ (8003ab8 <HAL_GPIO_Init+0x300>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d101      	bne.n	80039aa <HAL_GPIO_Init+0x1f2>
 80039a6:	2304      	movs	r3, #4
 80039a8:	e008      	b.n	80039bc <HAL_GPIO_Init+0x204>
 80039aa:	2307      	movs	r3, #7
 80039ac:	e006      	b.n	80039bc <HAL_GPIO_Init+0x204>
 80039ae:	2303      	movs	r3, #3
 80039b0:	e004      	b.n	80039bc <HAL_GPIO_Init+0x204>
 80039b2:	2302      	movs	r3, #2
 80039b4:	e002      	b.n	80039bc <HAL_GPIO_Init+0x204>
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <HAL_GPIO_Init+0x204>
 80039ba:	2300      	movs	r3, #0
 80039bc:	69fa      	ldr	r2, [r7, #28]
 80039be:	f002 0203 	and.w	r2, r2, #3
 80039c2:	0092      	lsls	r2, r2, #2
 80039c4:	4093      	lsls	r3, r2
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039cc:	4935      	ldr	r1, [pc, #212]	@ (8003aa4 <HAL_GPIO_Init+0x2ec>)
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	089b      	lsrs	r3, r3, #2
 80039d2:	3302      	adds	r3, #2
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039da:	4b38      	ldr	r3, [pc, #224]	@ (8003abc <HAL_GPIO_Init+0x304>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	43db      	mvns	r3, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4013      	ands	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d003      	beq.n	80039fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039fe:	4a2f      	ldr	r2, [pc, #188]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a04:	4b2d      	ldr	r3, [pc, #180]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a28:	4a24      	ldr	r2, [pc, #144]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a2e:	4b23      	ldr	r3, [pc, #140]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	43db      	mvns	r3, r3
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d003      	beq.n	8003a52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a52:	4a1a      	ldr	r2, [pc, #104]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a58:	4b18      	ldr	r3, [pc, #96]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	43db      	mvns	r3, r3
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	4013      	ands	r3, r2
 8003a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8003abc <HAL_GPIO_Init+0x304>)
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3301      	adds	r3, #1
 8003a86:	61fb      	str	r3, [r7, #28]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	2b0f      	cmp	r3, #15
 8003a8c:	f67f aea2 	bls.w	80037d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a90:	bf00      	nop
 8003a92:	bf00      	nop
 8003a94:	3724      	adds	r7, #36	@ 0x24
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	40013800 	.word	0x40013800
 8003aa8:	40020000 	.word	0x40020000
 8003aac:	40020400 	.word	0x40020400
 8003ab0:	40020800 	.word	0x40020800
 8003ab4:	40020c00 	.word	0x40020c00
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40013c00 	.word	0x40013c00

08003ac0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	887b      	ldrh	r3, [r7, #2]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
 8003adc:	e001      	b.n	8003ae2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3714      	adds	r7, #20
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aee:	4770      	bx	lr

08003af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	460b      	mov	r3, r1
 8003afa:	807b      	strh	r3, [r7, #2]
 8003afc:	4613      	mov	r3, r2
 8003afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b00:	787b      	ldrb	r3, [r7, #1]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b06:	887a      	ldrh	r2, [r7, #2]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b0c:	e003      	b.n	8003b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b0e:	887b      	ldrh	r3, [r7, #2]
 8003b10:	041a      	lsls	r2, r3, #16
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	619a      	str	r2, [r3, #24]
}
 8003b16:	bf00      	nop
 8003b18:	370c      	adds	r7, #12
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
	...

08003b24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b2e:	4b08      	ldr	r3, [pc, #32]	@ (8003b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b30:	695a      	ldr	r2, [r3, #20]
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	4013      	ands	r3, r2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d006      	beq.n	8003b48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b3a:	4a05      	ldr	r2, [pc, #20]	@ (8003b50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b3c:	88fb      	ldrh	r3, [r7, #6]
 8003b3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b40:	88fb      	ldrh	r3, [r7, #6]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7fe fa1c 	bl	8001f80 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b48:	bf00      	nop
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40013c00 	.word	0x40013c00

08003b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e12b      	b.n	8003dbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7fe fcfc 	bl	8002578 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2224      	movs	r2, #36	@ 0x24
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0201 	bic.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ba6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bb8:	f001 f8da 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 8003bbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	4a81      	ldr	r2, [pc, #516]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d807      	bhi.n	8003bd8 <HAL_I2C_Init+0x84>
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4a80      	ldr	r2, [pc, #512]	@ (8003dcc <HAL_I2C_Init+0x278>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	bf94      	ite	ls
 8003bd0:	2301      	movls	r3, #1
 8003bd2:	2300      	movhi	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	e006      	b.n	8003be6 <HAL_I2C_Init+0x92>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	4a7d      	ldr	r2, [pc, #500]	@ (8003dd0 <HAL_I2C_Init+0x27c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	bf94      	ite	ls
 8003be0:	2301      	movls	r3, #1
 8003be2:	2300      	movhi	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e0e7      	b.n	8003dbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4a78      	ldr	r2, [pc, #480]	@ (8003dd4 <HAL_I2C_Init+0x280>)
 8003bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf6:	0c9b      	lsrs	r3, r3, #18
 8003bf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d802      	bhi.n	8003c28 <HAL_I2C_Init+0xd4>
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	3301      	adds	r3, #1
 8003c26:	e009      	b.n	8003c3c <HAL_I2C_Init+0xe8>
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c2e:	fb02 f303 	mul.w	r3, r2, r3
 8003c32:	4a69      	ldr	r2, [pc, #420]	@ (8003dd8 <HAL_I2C_Init+0x284>)
 8003c34:	fba2 2303 	umull	r2, r3, r2, r3
 8003c38:	099b      	lsrs	r3, r3, #6
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	430b      	orrs	r3, r1
 8003c42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	69db      	ldr	r3, [r3, #28]
 8003c4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	495c      	ldr	r1, [pc, #368]	@ (8003dc8 <HAL_I2C_Init+0x274>)
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	d819      	bhi.n	8003c90 <HAL_I2C_Init+0x13c>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1e59      	subs	r1, r3, #1
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c6a:	1c59      	adds	r1, r3, #1
 8003c6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c70:	400b      	ands	r3, r1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_I2C_Init+0x138>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	1e59      	subs	r1, r3, #1
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c84:	3301      	adds	r3, #1
 8003c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c8a:	e051      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003c8c:	2304      	movs	r3, #4
 8003c8e:	e04f      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d111      	bne.n	8003cbc <HAL_I2C_Init+0x168>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	1e58      	subs	r0, r3, #1
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6859      	ldr	r1, [r3, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	440b      	add	r3, r1
 8003ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003caa:	3301      	adds	r3, #1
 8003cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	e012      	b.n	8003ce2 <HAL_I2C_Init+0x18e>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1e58      	subs	r0, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6859      	ldr	r1, [r3, #4]
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	0099      	lsls	r1, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf0c      	ite	eq
 8003cdc:	2301      	moveq	r3, #1
 8003cde:	2300      	movne	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_Init+0x196>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e022      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10e      	bne.n	8003d10 <HAL_I2C_Init+0x1bc>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	1e58      	subs	r0, r3, #1
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6859      	ldr	r1, [r3, #4]
 8003cfa:	460b      	mov	r3, r1
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	440b      	add	r3, r1
 8003d00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d04:	3301      	adds	r3, #1
 8003d06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d0e:	e00f      	b.n	8003d30 <HAL_I2C_Init+0x1dc>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	1e58      	subs	r0, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6859      	ldr	r1, [r3, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	0099      	lsls	r1, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d26:	3301      	adds	r3, #1
 8003d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	6809      	ldr	r1, [r1, #0]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69da      	ldr	r2, [r3, #28]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6911      	ldr	r1, [r2, #16]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68d2      	ldr	r2, [r2, #12]
 8003d6a:	4311      	orrs	r1, r2
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6812      	ldr	r2, [r2, #0]
 8003d70:	430b      	orrs	r3, r1
 8003d72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695a      	ldr	r2, [r3, #20]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f042 0201 	orr.w	r2, r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	000186a0 	.word	0x000186a0
 8003dcc:	001e847f 	.word	0x001e847f
 8003dd0:	003d08ff 	.word	0x003d08ff
 8003dd4:	431bde83 	.word	0x431bde83
 8003dd8:	10624dd3 	.word	0x10624dd3

08003ddc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af02      	add	r7, sp, #8
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	607a      	str	r2, [r7, #4]
 8003de6:	461a      	mov	r2, r3
 8003de8:	460b      	mov	r3, r1
 8003dea:	817b      	strh	r3, [r7, #10]
 8003dec:	4613      	mov	r3, r2
 8003dee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003df0:	f7fe ff64 	bl	8002cbc <HAL_GetTick>
 8003df4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b20      	cmp	r3, #32
 8003e00:	f040 80e0 	bne.w	8003fc4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2319      	movs	r3, #25
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4970      	ldr	r1, [pc, #448]	@ (8003fd0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f964 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	e0d3      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_I2C_Master_Transmit+0x50>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e0cc      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d007      	beq.n	8003e52 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0201 	orr.w	r2, r2, #1
 8003e50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e60:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2221      	movs	r2, #33	@ 0x21
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2210      	movs	r2, #16
 8003e6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	893a      	ldrh	r2, [r7, #8]
 8003e82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	4a50      	ldr	r2, [pc, #320]	@ (8003fd4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e94:	8979      	ldrh	r1, [r7, #10]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	6a3a      	ldr	r2, [r7, #32]
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 f89c 	bl	8003fd8 <I2C_MasterRequestWrite>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d001      	beq.n	8003eaa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e08d      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eaa:	2300      	movs	r3, #0
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003ec0:	e066      	b.n	8003f90 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	6a39      	ldr	r1, [r7, #32]
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fa22 	bl	8004310 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00d      	beq.n	8003eee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d107      	bne.n	8003eea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e06b      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f16:	3b01      	subs	r3, #1
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d11b      	bne.n	8003f64 <HAL_I2C_Master_Transmit+0x188>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d017      	beq.n	8003f64 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f38:	781a      	ldrb	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	1c5a      	adds	r2, r3, #1
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	3b01      	subs	r3, #1
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	6a39      	ldr	r1, [r7, #32]
 8003f68:	68f8      	ldr	r0, [r7, #12]
 8003f6a:	f000 fa19 	bl	80043a0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00d      	beq.n	8003f90 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d107      	bne.n	8003f8c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f8a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e01a      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d194      	bne.n	8003ec2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e000      	b.n	8003fc6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003fc4:	2302      	movs	r3, #2
  }
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	00100002 	.word	0x00100002
 8003fd4:	ffff0000 	.word	0xffff0000

08003fd8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	603b      	str	r3, [r7, #0]
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2b08      	cmp	r3, #8
 8003ff2:	d006      	beq.n	8004002 <I2C_MasterRequestWrite+0x2a>
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d003      	beq.n	8004002 <I2C_MasterRequestWrite+0x2a>
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004000:	d108      	bne.n	8004014 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	e00b      	b.n	800402c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004018:	2b12      	cmp	r3, #18
 800401a:	d107      	bne.n	800402c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800402a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 f84f 	bl	80040dc <I2C_WaitOnFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00d      	beq.n	8004060 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800404e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004052:	d103      	bne.n	800405c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800405a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e035      	b.n	80040cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004068:	d108      	bne.n	800407c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800406a:	897b      	ldrh	r3, [r7, #10]
 800406c:	b2db      	uxtb	r3, r3
 800406e:	461a      	mov	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004078:	611a      	str	r2, [r3, #16]
 800407a:	e01b      	b.n	80040b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800407c:	897b      	ldrh	r3, [r7, #10]
 800407e:	11db      	asrs	r3, r3, #7
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f003 0306 	and.w	r3, r3, #6
 8004086:	b2db      	uxtb	r3, r3
 8004088:	f063 030f 	orn	r3, r3, #15
 800408c:	b2da      	uxtb	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	490e      	ldr	r1, [pc, #56]	@ (80040d4 <I2C_MasterRequestWrite+0xfc>)
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 f898 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e010      	b.n	80040cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040aa:	897b      	ldrh	r3, [r7, #10]
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	4907      	ldr	r1, [pc, #28]	@ (80040d8 <I2C_MasterRequestWrite+0x100>)
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 f888 	bl	80041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e000      	b.n	80040cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	00010008 	.word	0x00010008
 80040d8:	00010002 	.word	0x00010002

080040dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	603b      	str	r3, [r7, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040ec:	e048      	b.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f4:	d044      	beq.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040f6:	f7fe fde1 	bl	8002cbc <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d302      	bcc.n	800410c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d139      	bne.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	d10d      	bne.n	8004132 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	43da      	mvns	r2, r3
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	4013      	ands	r3, r2
 8004122:	b29b      	uxth	r3, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	bf0c      	ite	eq
 8004128:	2301      	moveq	r3, #1
 800412a:	2300      	movne	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	e00c      	b.n	800414c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	43da      	mvns	r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	4013      	ands	r3, r2
 800413e:	b29b      	uxth	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	bf0c      	ite	eq
 8004144:	2301      	moveq	r3, #1
 8004146:	2300      	movne	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	461a      	mov	r2, r3
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	429a      	cmp	r2, r3
 8004150:	d116      	bne.n	8004180 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416c:	f043 0220 	orr.w	r2, r3, #32
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e023      	b.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	0c1b      	lsrs	r3, r3, #16
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b01      	cmp	r3, #1
 8004188:	d10d      	bne.n	80041a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	43da      	mvns	r2, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	4013      	ands	r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	e00c      	b.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	43da      	mvns	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	4013      	ands	r3, r2
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bf0c      	ite	eq
 80041b8:	2301      	moveq	r3, #1
 80041ba:	2300      	movne	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d093      	beq.n	80040ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3710      	adds	r7, #16
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041de:	e071      	b.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ee:	d123      	bne.n	8004238 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004208:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004224:	f043 0204 	orr.w	r2, r3, #4
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e067      	b.n	8004308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800423e:	d041      	beq.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004240:	f7fe fd3c 	bl	8002cbc <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	429a      	cmp	r2, r3
 800424e:	d302      	bcc.n	8004256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d136      	bne.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	0c1b      	lsrs	r3, r3, #16
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d10c      	bne.n	800427a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	43da      	mvns	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	4013      	ands	r3, r2
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	bf14      	ite	ne
 8004272:	2301      	movne	r3, #1
 8004274:	2300      	moveq	r3, #0
 8004276:	b2db      	uxtb	r3, r3
 8004278:	e00b      	b.n	8004292 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	43da      	mvns	r2, r3
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	4013      	ands	r3, r2
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	bf14      	ite	ne
 800428c:	2301      	movne	r3, #1
 800428e:	2300      	moveq	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2220      	movs	r2, #32
 80042a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b0:	f043 0220 	orr.w	r2, r3, #32
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e021      	b.n	8004308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	0c1b      	lsrs	r3, r3, #16
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d10c      	bne.n	80042e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	43da      	mvns	r2, r3
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	4013      	ands	r3, r2
 80042da:	b29b      	uxth	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf14      	ite	ne
 80042e0:	2301      	movne	r3, #1
 80042e2:	2300      	moveq	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e00b      	b.n	8004300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	43da      	mvns	r2, r3
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	4013      	ands	r3, r2
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	bf14      	ite	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	2300      	moveq	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	f47f af6d 	bne.w	80041e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800431c:	e034      	b.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f000 f886 	bl	8004430 <I2C_IsAcknowledgeFailed>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e034      	b.n	8004398 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004334:	d028      	beq.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004336:	f7fe fcc1 	bl	8002cbc <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	429a      	cmp	r2, r3
 8004344:	d302      	bcc.n	800434c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d11d      	bne.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004356:	2b80      	cmp	r3, #128	@ 0x80
 8004358:	d016      	beq.n	8004388 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	f043 0220 	orr.w	r2, r3, #32
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e007      	b.n	8004398 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004392:	2b80      	cmp	r3, #128	@ 0x80
 8004394:	d1c3      	bne.n	800431e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3710      	adds	r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043ac:	e034      	b.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f83e 	bl	8004430 <I2C_IsAcknowledgeFailed>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e034      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c4:	d028      	beq.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c6:	f7fe fc79 	bl	8002cbc <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d302      	bcc.n	80043dc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d11d      	bne.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d016      	beq.n	8004418 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004404:	f043 0220 	orr.w	r2, r3, #32
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e007      	b.n	8004428 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d1c3      	bne.n	80043ae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004446:	d11b      	bne.n	8004480 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004450:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2220      	movs	r2, #32
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	f043 0204 	orr.w	r2, r3, #4
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr
	...

08004490 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e267      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d075      	beq.n	800459a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044ae:	4b88      	ldr	r3, [pc, #544]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 030c 	and.w	r3, r3, #12
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d00c      	beq.n	80044d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ba:	4b85      	ldr	r3, [pc, #532]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d112      	bne.n	80044ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044c6:	4b82      	ldr	r3, [pc, #520]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044d2:	d10b      	bne.n	80044ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d4:	4b7e      	ldr	r3, [pc, #504]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d05b      	beq.n	8004598 <HAL_RCC_OscConfig+0x108>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d157      	bne.n	8004598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e242      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f4:	d106      	bne.n	8004504 <HAL_RCC_OscConfig+0x74>
 80044f6:	4b76      	ldr	r3, [pc, #472]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a75      	ldr	r2, [pc, #468]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80044fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	e01d      	b.n	8004540 <HAL_RCC_OscConfig+0xb0>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800450c:	d10c      	bne.n	8004528 <HAL_RCC_OscConfig+0x98>
 800450e:	4b70      	ldr	r3, [pc, #448]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a6f      	ldr	r2, [pc, #444]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	4b6d      	ldr	r3, [pc, #436]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a6c      	ldr	r2, [pc, #432]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	e00b      	b.n	8004540 <HAL_RCC_OscConfig+0xb0>
 8004528:	4b69      	ldr	r3, [pc, #420]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a68      	ldr	r2, [pc, #416]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800452e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	4b66      	ldr	r3, [pc, #408]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a65      	ldr	r2, [pc, #404]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800453a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800453e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d013      	beq.n	8004570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fe fbb8 	bl	8002cbc <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004550:	f7fe fbb4 	bl	8002cbc <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b64      	cmp	r3, #100	@ 0x64
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e207      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004562:	4b5b      	ldr	r3, [pc, #364]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0f0      	beq.n	8004550 <HAL_RCC_OscConfig+0xc0>
 800456e:	e014      	b.n	800459a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7fe fba4 	bl	8002cbc <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004578:	f7fe fba0 	bl	8002cbc <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	@ 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e1f3      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800458a:	4b51      	ldr	r3, [pc, #324]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1f0      	bne.n	8004578 <HAL_RCC_OscConfig+0xe8>
 8004596:	e000      	b.n	800459a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d063      	beq.n	800466e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045a6:	4b4a      	ldr	r3, [pc, #296]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045b2:	4b47      	ldr	r3, [pc, #284]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d11c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045be:	4b44      	ldr	r3, [pc, #272]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d116      	bne.n	80045f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ca:	4b41      	ldr	r3, [pc, #260]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <HAL_RCC_OscConfig+0x152>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d001      	beq.n	80045e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e1c7      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045e2:	4b3b      	ldr	r3, [pc, #236]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4937      	ldr	r1, [pc, #220]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f6:	e03a      	b.n	800466e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d020      	beq.n	8004642 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004600:	4b34      	ldr	r3, [pc, #208]	@ (80046d4 <HAL_RCC_OscConfig+0x244>)
 8004602:	2201      	movs	r2, #1
 8004604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fe fb59 	bl	8002cbc <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460e:	f7fe fb55 	bl	8002cbc <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e1a8      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004620:	4b2b      	ldr	r3, [pc, #172]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0302 	and.w	r3, r3, #2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462c:	4b28      	ldr	r3, [pc, #160]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	00db      	lsls	r3, r3, #3
 800463a:	4925      	ldr	r1, [pc, #148]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 800463c:	4313      	orrs	r3, r2
 800463e:	600b      	str	r3, [r1, #0]
 8004640:	e015      	b.n	800466e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004642:	4b24      	ldr	r3, [pc, #144]	@ (80046d4 <HAL_RCC_OscConfig+0x244>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004648:	f7fe fb38 	bl	8002cbc <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004650:	f7fe fb34 	bl	8002cbc <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e187      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004662:	4b1b      	ldr	r3, [pc, #108]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f0      	bne.n	8004650 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d036      	beq.n	80046e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d016      	beq.n	80046b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004682:	4b15      	ldr	r3, [pc, #84]	@ (80046d8 <HAL_RCC_OscConfig+0x248>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004688:	f7fe fb18 	bl	8002cbc <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004690:	f7fe fb14 	bl	8002cbc <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e167      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046a2:	4b0b      	ldr	r3, [pc, #44]	@ (80046d0 <HAL_RCC_OscConfig+0x240>)
 80046a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046a6:	f003 0302 	and.w	r3, r3, #2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0x200>
 80046ae:	e01b      	b.n	80046e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046b0:	4b09      	ldr	r3, [pc, #36]	@ (80046d8 <HAL_RCC_OscConfig+0x248>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b6:	f7fe fb01 	bl	8002cbc <HAL_GetTick>
 80046ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046bc:	e00e      	b.n	80046dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046be:	f7fe fafd 	bl	8002cbc <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d907      	bls.n	80046dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e150      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
 80046d0:	40023800 	.word	0x40023800
 80046d4:	42470000 	.word	0x42470000
 80046d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046dc:	4b88      	ldr	r3, [pc, #544]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80046de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1ea      	bne.n	80046be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	f000 8097 	beq.w	8004824 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046f6:	2300      	movs	r3, #0
 80046f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046fa:	4b81      	ldr	r3, [pc, #516]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80046fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d10f      	bne.n	8004726 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	4b7d      	ldr	r3, [pc, #500]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	4a7c      	ldr	r2, [pc, #496]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004714:	6413      	str	r3, [r2, #64]	@ 0x40
 8004716:	4b7a      	ldr	r3, [pc, #488]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471e:	60bb      	str	r3, [r7, #8]
 8004720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004726:	4b77      	ldr	r3, [pc, #476]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472e:	2b00      	cmp	r3, #0
 8004730:	d118      	bne.n	8004764 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004732:	4b74      	ldr	r3, [pc, #464]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a73      	ldr	r2, [pc, #460]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800473e:	f7fe fabd 	bl	8002cbc <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004746:	f7fe fab9 	bl	8002cbc <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e10c      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004758:	4b6a      	ldr	r3, [pc, #424]	@ (8004904 <HAL_RCC_OscConfig+0x474>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d106      	bne.n	800477a <HAL_RCC_OscConfig+0x2ea>
 800476c:	4b64      	ldr	r3, [pc, #400]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004770:	4a63      	ldr	r2, [pc, #396]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	6713      	str	r3, [r2, #112]	@ 0x70
 8004778:	e01c      	b.n	80047b4 <HAL_RCC_OscConfig+0x324>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b05      	cmp	r3, #5
 8004780:	d10c      	bne.n	800479c <HAL_RCC_OscConfig+0x30c>
 8004782:	4b5f      	ldr	r3, [pc, #380]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004786:	4a5e      	ldr	r2, [pc, #376]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004788:	f043 0304 	orr.w	r3, r3, #4
 800478c:	6713      	str	r3, [r2, #112]	@ 0x70
 800478e:	4b5c      	ldr	r3, [pc, #368]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	4a5b      	ldr	r2, [pc, #364]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004794:	f043 0301 	orr.w	r3, r3, #1
 8004798:	6713      	str	r3, [r2, #112]	@ 0x70
 800479a:	e00b      	b.n	80047b4 <HAL_RCC_OscConfig+0x324>
 800479c:	4b58      	ldr	r3, [pc, #352]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800479e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a0:	4a57      	ldr	r2, [pc, #348]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047a2:	f023 0301 	bic.w	r3, r3, #1
 80047a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80047a8:	4b55      	ldr	r3, [pc, #340]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ac:	4a54      	ldr	r2, [pc, #336]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047ae:	f023 0304 	bic.w	r3, r3, #4
 80047b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d015      	beq.n	80047e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fe fa7e 	bl	8002cbc <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c2:	e00a      	b.n	80047da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c4:	f7fe fa7a 	bl	8002cbc <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e0cb      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047da:	4b49      	ldr	r3, [pc, #292]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0ee      	beq.n	80047c4 <HAL_RCC_OscConfig+0x334>
 80047e6:	e014      	b.n	8004812 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e8:	f7fe fa68 	bl	8002cbc <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ee:	e00a      	b.n	8004806 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047f0:	f7fe fa64 	bl	8002cbc <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047fe:	4293      	cmp	r3, r2
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e0b5      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004806:	4b3e      	ldr	r3, [pc, #248]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d1ee      	bne.n	80047f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004812:	7dfb      	ldrb	r3, [r7, #23]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d105      	bne.n	8004824 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004818:	4b39      	ldr	r3, [pc, #228]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	4a38      	ldr	r2, [pc, #224]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 800481e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004822:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	2b00      	cmp	r3, #0
 800482a:	f000 80a1 	beq.w	8004970 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800482e:	4b34      	ldr	r3, [pc, #208]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 030c 	and.w	r3, r3, #12
 8004836:	2b08      	cmp	r3, #8
 8004838:	d05c      	beq.n	80048f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d141      	bne.n	80048c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004842:	4b31      	ldr	r3, [pc, #196]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004848:	f7fe fa38 	bl	8002cbc <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004850:	f7fe fa34 	bl	8002cbc <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e087      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004862:	4b27      	ldr	r3, [pc, #156]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1f0      	bne.n	8004850 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69da      	ldr	r2, [r3, #28]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a1b      	ldr	r3, [r3, #32]
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	019b      	lsls	r3, r3, #6
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004884:	085b      	lsrs	r3, r3, #1
 8004886:	3b01      	subs	r3, #1
 8004888:	041b      	lsls	r3, r3, #16
 800488a:	431a      	orrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	061b      	lsls	r3, r3, #24
 8004892:	491b      	ldr	r1, [pc, #108]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 8004894:	4313      	orrs	r3, r2
 8004896:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004898:	4b1b      	ldr	r3, [pc, #108]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 800489a:	2201      	movs	r2, #1
 800489c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489e:	f7fe fa0d 	bl	8002cbc <HAL_GetTick>
 80048a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048a4:	e008      	b.n	80048b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048a6:	f7fe fa09 	bl	8002cbc <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e05c      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b8:	4b11      	ldr	r3, [pc, #68]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0f0      	beq.n	80048a6 <HAL_RCC_OscConfig+0x416>
 80048c4:	e054      	b.n	8004970 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048c6:	4b10      	ldr	r3, [pc, #64]	@ (8004908 <HAL_RCC_OscConfig+0x478>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7fe f9f6 	bl	8002cbc <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d4:	f7fe f9f2 	bl	8002cbc <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e045      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048e6:	4b06      	ldr	r3, [pc, #24]	@ (8004900 <HAL_RCC_OscConfig+0x470>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f0      	bne.n	80048d4 <HAL_RCC_OscConfig+0x444>
 80048f2:	e03d      	b.n	8004970 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d107      	bne.n	800490c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e038      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
 8004900:	40023800 	.word	0x40023800
 8004904:	40007000 	.word	0x40007000
 8004908:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800490c:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <HAL_RCC_OscConfig+0x4ec>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d028      	beq.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004924:	429a      	cmp	r2, r3
 8004926:	d121      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004932:	429a      	cmp	r2, r3
 8004934:	d11a      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800493c:	4013      	ands	r3, r2
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004942:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004944:	4293      	cmp	r3, r2
 8004946:	d111      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	3b01      	subs	r3, #1
 8004956:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004958:	429a      	cmp	r2, r3
 800495a:	d107      	bne.n	800496c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	40023800 	.word	0x40023800

08004980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e0cc      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004994:	4b68      	ldr	r3, [pc, #416]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0307 	and.w	r3, r3, #7
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d90c      	bls.n	80049bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049a2:	4b65      	ldr	r3, [pc, #404]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 80049a4:	683a      	ldr	r2, [r7, #0]
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049aa:	4b63      	ldr	r3, [pc, #396]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d001      	beq.n	80049bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e0b8      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0302 	and.w	r3, r3, #2
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d020      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d4:	4b59      	ldr	r3, [pc, #356]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	4a58      	ldr	r2, [pc, #352]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049ec:	4b53      	ldr	r3, [pc, #332]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	4a52      	ldr	r2, [pc, #328]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f8:	4b50      	ldr	r3, [pc, #320]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	494d      	ldr	r1, [pc, #308]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d044      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d107      	bne.n	8004a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a1e:	4b47      	ldr	r3, [pc, #284]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d119      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e07f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d003      	beq.n	8004a3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d107      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e06f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e067      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a5e:	4b37      	ldr	r3, [pc, #220]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f023 0203 	bic.w	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4934      	ldr	r1, [pc, #208]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a70:	f7fe f924 	bl	8002cbc <HAL_GetTick>
 8004a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a76:	e00a      	b.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a78:	f7fe f920 	bl	8002cbc <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e04f      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 020c 	and.w	r2, r3, #12
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d1eb      	bne.n	8004a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004aa0:	4b25      	ldr	r3, [pc, #148]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d20c      	bcs.n	8004ac8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aae:	4b22      	ldr	r3, [pc, #136]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b20      	ldr	r3, [pc, #128]	@ (8004b38 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e032      	b.n	8004b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d008      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad4:	4b19      	ldr	r3, [pc, #100]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4916      	ldr	r1, [pc, #88]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d009      	beq.n	8004b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004af2:	4b12      	ldr	r3, [pc, #72]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	490e      	ldr	r1, [pc, #56]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b06:	f000 f821 	bl	8004b4c <HAL_RCC_GetSysClockFreq>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b3c <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	091b      	lsrs	r3, r3, #4
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	490a      	ldr	r1, [pc, #40]	@ (8004b40 <HAL_RCC_ClockConfig+0x1c0>)
 8004b18:	5ccb      	ldrb	r3, [r1, r3]
 8004b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b1e:	4a09      	ldr	r2, [pc, #36]	@ (8004b44 <HAL_RCC_ClockConfig+0x1c4>)
 8004b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b22:	4b09      	ldr	r3, [pc, #36]	@ (8004b48 <HAL_RCC_ClockConfig+0x1c8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fe f884 	bl	8002c34 <HAL_InitTick>

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	40023c00 	.word	0x40023c00
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	08009618 	.word	0x08009618
 8004b44:	2000001c 	.word	0x2000001c
 8004b48:	20000020 	.word	0x20000020

08004b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b50:	b094      	sub	sp, #80	@ 0x50
 8004b52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b64:	4b79      	ldr	r3, [pc, #484]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f003 030c 	and.w	r3, r3, #12
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d00d      	beq.n	8004b8c <HAL_RCC_GetSysClockFreq+0x40>
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	f200 80e1 	bhi.w	8004d38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <HAL_RCC_GetSysClockFreq+0x34>
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d003      	beq.n	8004b86 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b7e:	e0db      	b.n	8004d38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b80:	4b73      	ldr	r3, [pc, #460]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b84:	e0db      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b86:	4b73      	ldr	r3, [pc, #460]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b8a:	e0d8      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b8c:	4b6f      	ldr	r3, [pc, #444]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b96:	4b6d      	ldr	r3, [pc, #436]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d063      	beq.n	8004c6a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	099b      	lsrs	r3, r3, #6
 8004ba8:	2200      	movs	r2, #0
 8004baa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004bac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bbe:	4622      	mov	r2, r4
 8004bc0:	462b      	mov	r3, r5
 8004bc2:	f04f 0000 	mov.w	r0, #0
 8004bc6:	f04f 0100 	mov.w	r1, #0
 8004bca:	0159      	lsls	r1, r3, #5
 8004bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bd0:	0150      	lsls	r0, r2, #5
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4621      	mov	r1, r4
 8004bd8:	1a51      	subs	r1, r2, r1
 8004bda:	6139      	str	r1, [r7, #16]
 8004bdc:	4629      	mov	r1, r5
 8004bde:	eb63 0301 	sbc.w	r3, r3, r1
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bf0:	4659      	mov	r1, fp
 8004bf2:	018b      	lsls	r3, r1, #6
 8004bf4:	4651      	mov	r1, sl
 8004bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bfa:	4651      	mov	r1, sl
 8004bfc:	018a      	lsls	r2, r1, #6
 8004bfe:	4651      	mov	r1, sl
 8004c00:	ebb2 0801 	subs.w	r8, r2, r1
 8004c04:	4659      	mov	r1, fp
 8004c06:	eb63 0901 	sbc.w	r9, r3, r1
 8004c0a:	f04f 0200 	mov.w	r2, #0
 8004c0e:	f04f 0300 	mov.w	r3, #0
 8004c12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c1e:	4690      	mov	r8, r2
 8004c20:	4699      	mov	r9, r3
 8004c22:	4623      	mov	r3, r4
 8004c24:	eb18 0303 	adds.w	r3, r8, r3
 8004c28:	60bb      	str	r3, [r7, #8]
 8004c2a:	462b      	mov	r3, r5
 8004c2c:	eb49 0303 	adc.w	r3, r9, r3
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	f04f 0300 	mov.w	r3, #0
 8004c3a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c3e:	4629      	mov	r1, r5
 8004c40:	024b      	lsls	r3, r1, #9
 8004c42:	4621      	mov	r1, r4
 8004c44:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c48:	4621      	mov	r1, r4
 8004c4a:	024a      	lsls	r2, r1, #9
 8004c4c:	4610      	mov	r0, r2
 8004c4e:	4619      	mov	r1, r3
 8004c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c52:	2200      	movs	r2, #0
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c58:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c5c:	f7fb fb28 	bl	80002b0 <__aeabi_uldivmod>
 8004c60:	4602      	mov	r2, r0
 8004c62:	460b      	mov	r3, r1
 8004c64:	4613      	mov	r3, r2
 8004c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c68:	e058      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c6a:	4b38      	ldr	r3, [pc, #224]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	099b      	lsrs	r3, r3, #6
 8004c70:	2200      	movs	r2, #0
 8004c72:	4618      	mov	r0, r3
 8004c74:	4611      	mov	r1, r2
 8004c76:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c7a:	623b      	str	r3, [r7, #32]
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c80:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c84:	4642      	mov	r2, r8
 8004c86:	464b      	mov	r3, r9
 8004c88:	f04f 0000 	mov.w	r0, #0
 8004c8c:	f04f 0100 	mov.w	r1, #0
 8004c90:	0159      	lsls	r1, r3, #5
 8004c92:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c96:	0150      	lsls	r0, r2, #5
 8004c98:	4602      	mov	r2, r0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4641      	mov	r1, r8
 8004c9e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004ca2:	4649      	mov	r1, r9
 8004ca4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	f04f 0300 	mov.w	r3, #0
 8004cb0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004cb4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cb8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cbc:	ebb2 040a 	subs.w	r4, r2, sl
 8004cc0:	eb63 050b 	sbc.w	r5, r3, fp
 8004cc4:	f04f 0200 	mov.w	r2, #0
 8004cc8:	f04f 0300 	mov.w	r3, #0
 8004ccc:	00eb      	lsls	r3, r5, #3
 8004cce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cd2:	00e2      	lsls	r2, r4, #3
 8004cd4:	4614      	mov	r4, r2
 8004cd6:	461d      	mov	r5, r3
 8004cd8:	4643      	mov	r3, r8
 8004cda:	18e3      	adds	r3, r4, r3
 8004cdc:	603b      	str	r3, [r7, #0]
 8004cde:	464b      	mov	r3, r9
 8004ce0:	eb45 0303 	adc.w	r3, r5, r3
 8004ce4:	607b      	str	r3, [r7, #4]
 8004ce6:	f04f 0200 	mov.w	r2, #0
 8004cea:	f04f 0300 	mov.w	r3, #0
 8004cee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cf2:	4629      	mov	r1, r5
 8004cf4:	028b      	lsls	r3, r1, #10
 8004cf6:	4621      	mov	r1, r4
 8004cf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	028a      	lsls	r2, r1, #10
 8004d00:	4610      	mov	r0, r2
 8004d02:	4619      	mov	r1, r3
 8004d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d06:	2200      	movs	r2, #0
 8004d08:	61bb      	str	r3, [r7, #24]
 8004d0a:	61fa      	str	r2, [r7, #28]
 8004d0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d10:	f7fb face 	bl	80002b0 <__aeabi_uldivmod>
 8004d14:	4602      	mov	r2, r0
 8004d16:	460b      	mov	r3, r1
 8004d18:	4613      	mov	r3, r2
 8004d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0x200>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	0c1b      	lsrs	r3, r3, #16
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	3301      	adds	r3, #1
 8004d28:	005b      	lsls	r3, r3, #1
 8004d2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d36:	e002      	b.n	8004d3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d38:	4b05      	ldr	r3, [pc, #20]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3750      	adds	r7, #80	@ 0x50
 8004d44:	46bd      	mov	sp, r7
 8004d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40023800 	.word	0x40023800
 8004d50:	00f42400 	.word	0x00f42400
 8004d54:	007a1200 	.word	0x007a1200

08004d58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	@ (8004d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	2000001c 	.word	0x2000001c

08004d70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d74:	f7ff fff0 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	4b05      	ldr	r3, [pc, #20]	@ (8004d90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	0a9b      	lsrs	r3, r3, #10
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	4903      	ldr	r1, [pc, #12]	@ (8004d94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d86:	5ccb      	ldrb	r3, [r1, r3]
 8004d88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	40023800 	.word	0x40023800
 8004d94:	08009628 	.word	0x08009628

08004d98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d9c:	f7ff ffdc 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004da0:	4602      	mov	r2, r0
 8004da2:	4b05      	ldr	r3, [pc, #20]	@ (8004db8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	0b5b      	lsrs	r3, r3, #13
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	4903      	ldr	r1, [pc, #12]	@ (8004dbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004dae:	5ccb      	ldrb	r3, [r1, r3]
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40023800 	.word	0x40023800
 8004dbc:	08009628 	.word	0x08009628

08004dc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e07b      	b.n	8004eca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d108      	bne.n	8004dec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004de2:	d009      	beq.n	8004df8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	61da      	str	r2, [r3, #28]
 8004dea:	e005      	b.n	8004df8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d106      	bne.n	8004e18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f7fd fbf8 	bl	8002608 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e40:	431a      	orrs	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	431a      	orrs	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e68:	431a      	orrs	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69db      	ldr	r3, [r3, #28]
 8004e6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e7c:	ea42 0103 	orr.w	r1, r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e84:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	0c1b      	lsrs	r3, r3, #16
 8004e96:	f003 0104 	and.w	r1, r3, #4
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9e:	f003 0210 	and.w	r2, r3, #16
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b088      	sub	sp, #32
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	60f8      	str	r0, [r7, #12]
 8004eda:	60b9      	str	r1, [r7, #8]
 8004edc:	603b      	str	r3, [r7, #0]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ee2:	f7fd feeb 	bl	8002cbc <HAL_GetTick>
 8004ee6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ee8:	88fb      	ldrh	r3, [r7, #6]
 8004eea:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d001      	beq.n	8004efc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e12a      	b.n	8005152 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d002      	beq.n	8004f08 <HAL_SPI_Transmit+0x36>
 8004f02:	88fb      	ldrh	r3, [r7, #6]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e122      	b.n	8005152 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_SPI_Transmit+0x48>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e11b      	b.n	8005152 <HAL_SPI_Transmit+0x280>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2203      	movs	r2, #3
 8004f26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	88fa      	ldrh	r2, [r7, #6]
 8004f3a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	88fa      	ldrh	r2, [r7, #6]
 8004f40:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f68:	d10f      	bne.n	8004f8a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f94:	2b40      	cmp	r3, #64	@ 0x40
 8004f96:	d007      	beq.n	8004fa8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fb0:	d152      	bne.n	8005058 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d002      	beq.n	8004fc0 <HAL_SPI_Transmit+0xee>
 8004fba:	8b7b      	ldrh	r3, [r7, #26]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d145      	bne.n	800504c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc4:	881a      	ldrh	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd0:	1c9a      	adds	r2, r3, #2
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fe4:	e032      	b.n	800504c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d112      	bne.n	800501a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005004:	1c9a      	adds	r2, r3, #2
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800500e:	b29b      	uxth	r3, r3
 8005010:	3b01      	subs	r3, #1
 8005012:	b29a      	uxth	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005018:	e018      	b.n	800504c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800501a:	f7fd fe4f 	bl	8002cbc <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d803      	bhi.n	8005032 <HAL_SPI_Transmit+0x160>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005030:	d102      	bne.n	8005038 <HAL_SPI_Transmit+0x166>
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d109      	bne.n	800504c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e082      	b.n	8005152 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005050:	b29b      	uxth	r3, r3
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1c7      	bne.n	8004fe6 <HAL_SPI_Transmit+0x114>
 8005056:	e053      	b.n	8005100 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d002      	beq.n	8005066 <HAL_SPI_Transmit+0x194>
 8005060:	8b7b      	ldrh	r3, [r7, #26]
 8005062:	2b01      	cmp	r3, #1
 8005064:	d147      	bne.n	80050f6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	330c      	adds	r3, #12
 8005070:	7812      	ldrb	r2, [r2, #0]
 8005072:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005078:	1c5a      	adds	r2, r3, #1
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005082:	b29b      	uxth	r3, r3
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800508c:	e033      	b.n	80050f6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b02      	cmp	r3, #2
 800509a:	d113      	bne.n	80050c4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	330c      	adds	r3, #12
 80050a6:	7812      	ldrb	r2, [r2, #0]
 80050a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	1c5a      	adds	r2, r3, #1
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b29a      	uxth	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80050c2:	e018      	b.n	80050f6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050c4:	f7fd fdfa 	bl	8002cbc <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d803      	bhi.n	80050dc <HAL_SPI_Transmit+0x20a>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050da:	d102      	bne.n	80050e2 <HAL_SPI_Transmit+0x210>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d109      	bne.n	80050f6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e02d      	b.n	8005152 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1c6      	bne.n	800508e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005100:	69fa      	ldr	r2, [r7, #28]
 8005102:	6839      	ldr	r1, [r7, #0]
 8005104:	68f8      	ldr	r0, [r7, #12]
 8005106:	f000 fbd9 	bl	80058bc <SPI_EndRxTxTransaction>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d002      	beq.n	8005116 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d10a      	bne.n	8005134 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800511e:	2300      	movs	r3, #0
 8005120:	617b      	str	r3, [r7, #20]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e000      	b.n	8005152 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005150:	2300      	movs	r3, #0
  }
}
 8005152:	4618      	mov	r0, r3
 8005154:	3720      	adds	r7, #32
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}

0800515a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b088      	sub	sp, #32
 800515e:	af02      	add	r7, sp, #8
 8005160:	60f8      	str	r0, [r7, #12]
 8005162:	60b9      	str	r1, [r7, #8]
 8005164:	603b      	str	r3, [r7, #0]
 8005166:	4613      	mov	r3, r2
 8005168:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b01      	cmp	r3, #1
 8005174:	d001      	beq.n	800517a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005176:	2302      	movs	r3, #2
 8005178:	e104      	b.n	8005384 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <HAL_SPI_Receive+0x2c>
 8005180:	88fb      	ldrh	r3, [r7, #6]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e0fc      	b.n	8005384 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005192:	d112      	bne.n	80051ba <HAL_SPI_Receive+0x60>
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10e      	bne.n	80051ba <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2204      	movs	r2, #4
 80051a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80051a4:	88fa      	ldrh	r2, [r7, #6]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	9300      	str	r3, [sp, #0]
 80051aa:	4613      	mov	r3, r2
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 f8eb 	bl	800538c <HAL_SPI_TransmitReceive>
 80051b6:	4603      	mov	r3, r0
 80051b8:	e0e4      	b.n	8005384 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051ba:	f7fd fd7f 	bl	8002cbc <HAL_GetTick>
 80051be:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <HAL_SPI_Receive+0x74>
 80051ca:	2302      	movs	r3, #2
 80051cc:	e0da      	b.n	8005384 <HAL_SPI_Receive+0x22a>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2204      	movs	r2, #4
 80051da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	88fa      	ldrh	r2, [r7, #6]
 80051ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	88fa      	ldrh	r2, [r7, #6]
 80051f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521c:	d10f      	bne.n	800523e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800522c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800523c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005248:	2b40      	cmp	r3, #64	@ 0x40
 800524a:	d007      	beq.n	800525c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800525a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d170      	bne.n	8005346 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005264:	e035      	b.n	80052d2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b01      	cmp	r3, #1
 8005272:	d115      	bne.n	80052a0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f103 020c 	add.w	r2, r3, #12
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	7812      	ldrb	r2, [r2, #0]
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800529e:	e018      	b.n	80052d2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052a0:	f7fd fd0c 	bl	8002cbc <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	683a      	ldr	r2, [r7, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d803      	bhi.n	80052b8 <HAL_SPI_Receive+0x15e>
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b6:	d102      	bne.n	80052be <HAL_SPI_Receive+0x164>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e058      	b.n	8005384 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1c4      	bne.n	8005266 <HAL_SPI_Receive+0x10c>
 80052dc:	e038      	b.n	8005350 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d113      	bne.n	8005314 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f6:	b292      	uxth	r2, r2
 80052f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fe:	1c9a      	adds	r2, r3, #2
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005312:	e018      	b.n	8005346 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005314:	f7fd fcd2 	bl	8002cbc <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	429a      	cmp	r2, r3
 8005322:	d803      	bhi.n	800532c <HAL_SPI_Receive+0x1d2>
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532a:	d102      	bne.n	8005332 <HAL_SPI_Receive+0x1d8>
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d109      	bne.n	8005346 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e01e      	b.n	8005384 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1c6      	bne.n	80052de <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	6839      	ldr	r1, [r7, #0]
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 fa4b 	bl	80057f0 <SPI_EndRxTransaction>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d002      	beq.n	8005366 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2220      	movs	r2, #32
 8005364:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e000      	b.n	8005384 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005382:	2300      	movs	r3, #0
  }
}
 8005384:	4618      	mov	r0, r3
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08a      	sub	sp, #40	@ 0x28
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
 8005398:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800539a:	2301      	movs	r3, #1
 800539c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800539e:	f7fd fc8d 	bl	8002cbc <HAL_GetTick>
 80053a2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80053aa:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80053b2:	887b      	ldrh	r3, [r7, #2]
 80053b4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80053b6:	7ffb      	ldrb	r3, [r7, #31]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d00c      	beq.n	80053d6 <HAL_SPI_TransmitReceive+0x4a>
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053c2:	d106      	bne.n	80053d2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d102      	bne.n	80053d2 <HAL_SPI_TransmitReceive+0x46>
 80053cc:	7ffb      	ldrb	r3, [r7, #31]
 80053ce:	2b04      	cmp	r3, #4
 80053d0:	d001      	beq.n	80053d6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80053d2:	2302      	movs	r3, #2
 80053d4:	e17f      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d005      	beq.n	80053e8 <HAL_SPI_TransmitReceive+0x5c>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <HAL_SPI_TransmitReceive+0x5c>
 80053e2:	887b      	ldrh	r3, [r7, #2]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e174      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <HAL_SPI_TransmitReceive+0x6e>
 80053f6:	2302      	movs	r3, #2
 80053f8:	e16d      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b04      	cmp	r3, #4
 800540c:	d003      	beq.n	8005416 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2205      	movs	r2, #5
 8005412:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	887a      	ldrh	r2, [r7, #2]
 8005426:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	887a      	ldrh	r2, [r7, #2]
 800542c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	887a      	ldrh	r2, [r7, #2]
 8005438:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	887a      	ldrh	r2, [r7, #2]
 800543e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d007      	beq.n	800546a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005468:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005472:	d17e      	bne.n	8005572 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <HAL_SPI_TransmitReceive+0xf6>
 800547c:	8afb      	ldrh	r3, [r7, #22]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d16c      	bne.n	800555c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005486:	881a      	ldrh	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005492:	1c9a      	adds	r2, r3, #2
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800549c:	b29b      	uxth	r3, r3
 800549e:	3b01      	subs	r3, #1
 80054a0:	b29a      	uxth	r2, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054a6:	e059      	b.n	800555c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f003 0302 	and.w	r3, r3, #2
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d11b      	bne.n	80054ee <HAL_SPI_TransmitReceive+0x162>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d016      	beq.n	80054ee <HAL_SPI_TransmitReceive+0x162>
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d113      	bne.n	80054ee <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ca:	881a      	ldrh	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d6:	1c9a      	adds	r2, r3, #2
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054ea:	2300      	movs	r3, #0
 80054ec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d119      	bne.n	8005530 <HAL_SPI_TransmitReceive+0x1a4>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d014      	beq.n	8005530 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005510:	b292      	uxth	r2, r2
 8005512:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005518:	1c9a      	adds	r2, r3, #2
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005522:	b29b      	uxth	r3, r3
 8005524:	3b01      	subs	r3, #1
 8005526:	b29a      	uxth	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800552c:	2301      	movs	r3, #1
 800552e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005530:	f7fd fbc4 	bl	8002cbc <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800553c:	429a      	cmp	r2, r3
 800553e:	d80d      	bhi.n	800555c <HAL_SPI_TransmitReceive+0x1d0>
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d009      	beq.n	800555c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e0bc      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1a0      	bne.n	80054a8 <HAL_SPI_TransmitReceive+0x11c>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d19b      	bne.n	80054a8 <HAL_SPI_TransmitReceive+0x11c>
 8005570:	e082      	b.n	8005678 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_SPI_TransmitReceive+0x1f4>
 800557a:	8afb      	ldrh	r3, [r7, #22]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d171      	bne.n	8005664 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	7812      	ldrb	r2, [r2, #0]
 800558c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055a6:	e05d      	b.n	8005664 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d11c      	bne.n	80055f0 <HAL_SPI_TransmitReceive+0x264>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d017      	beq.n	80055f0 <HAL_SPI_TransmitReceive+0x264>
 80055c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d114      	bne.n	80055f0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	330c      	adds	r3, #12
 80055d0:	7812      	ldrb	r2, [r2, #0]
 80055d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d119      	bne.n	8005632 <HAL_SPI_TransmitReceive+0x2a6>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005602:	b29b      	uxth	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d014      	beq.n	8005632 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005624:	b29b      	uxth	r3, r3
 8005626:	3b01      	subs	r3, #1
 8005628:	b29a      	uxth	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800562e:	2301      	movs	r3, #1
 8005630:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005632:	f7fd fb43 	bl	8002cbc <HAL_GetTick>
 8005636:	4602      	mov	r2, r0
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800563e:	429a      	cmp	r2, r3
 8005640:	d803      	bhi.n	800564a <HAL_SPI_TransmitReceive+0x2be>
 8005642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005648:	d102      	bne.n	8005650 <HAL_SPI_TransmitReceive+0x2c4>
 800564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564c:	2b00      	cmp	r3, #0
 800564e:	d109      	bne.n	8005664 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e038      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d19c      	bne.n	80055a8 <HAL_SPI_TransmitReceive+0x21c>
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005672:	b29b      	uxth	r3, r3
 8005674:	2b00      	cmp	r3, #0
 8005676:	d197      	bne.n	80055a8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005678:	6a3a      	ldr	r2, [r7, #32]
 800567a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 f91d 	bl	80058bc <SPI_EndRxTxTransaction>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2220      	movs	r2, #32
 800568c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e01d      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10a      	bne.n	80056b8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056a2:	2300      	movs	r3, #0
 80056a4:	613b      	str	r3, [r7, #16]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	613b      	str	r3, [r7, #16]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	613b      	str	r3, [r7, #16]
 80056b6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e000      	b.n	80056d6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
  }
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3728      	adds	r7, #40	@ 0x28
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b088      	sub	sp, #32
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	603b      	str	r3, [r7, #0]
 80056ec:	4613      	mov	r3, r2
 80056ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80056f0:	f7fd fae4 	bl	8002cbc <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	4413      	add	r3, r2
 80056fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005700:	f7fd fadc 	bl	8002cbc <HAL_GetTick>
 8005704:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005706:	4b39      	ldr	r3, [pc, #228]	@ (80057ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	015b      	lsls	r3, r3, #5
 800570c:	0d1b      	lsrs	r3, r3, #20
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	fb02 f303 	mul.w	r3, r2, r3
 8005714:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005716:	e055      	b.n	80057c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571e:	d051      	beq.n	80057c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005720:	f7fd facc 	bl	8002cbc <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	69fa      	ldr	r2, [r7, #28]
 800572c:	429a      	cmp	r2, r3
 800572e:	d902      	bls.n	8005736 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d13d      	bne.n	80057b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005744:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800574e:	d111      	bne.n	8005774 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005758:	d004      	beq.n	8005764 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005762:	d107      	bne.n	8005774 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005772:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800577c:	d10f      	bne.n	800579e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800578c:	601a      	str	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800579c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e018      	b.n	80057e4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	61fb      	str	r3, [r7, #28]
 80057bc:	e002      	b.n	80057c4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	3b01      	subs	r3, #1
 80057c2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	689a      	ldr	r2, [r3, #8]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	4013      	ands	r3, r2
 80057ce:	68ba      	ldr	r2, [r7, #8]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	bf0c      	ite	eq
 80057d4:	2301      	moveq	r3, #1
 80057d6:	2300      	movne	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	461a      	mov	r2, r3
 80057dc:	79fb      	ldrb	r3, [r7, #7]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d19a      	bne.n	8005718 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3720      	adds	r7, #32
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}
 80057ec:	2000001c 	.word	0x2000001c

080057f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b086      	sub	sp, #24
 80057f4:	af02      	add	r7, sp, #8
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005804:	d111      	bne.n	800582a <SPI_EndRxTransaction+0x3a>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800580e:	d004      	beq.n	800581a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005818:	d107      	bne.n	800582a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005828:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005832:	d12a      	bne.n	800588a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800583c:	d012      	beq.n	8005864 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	2200      	movs	r2, #0
 8005846:	2180      	movs	r1, #128	@ 0x80
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff ff49 	bl	80056e0 <SPI_WaitFlagStateUntilTimeout>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d02d      	beq.n	80058b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005858:	f043 0220 	orr.w	r2, r3, #32
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005860:	2303      	movs	r3, #3
 8005862:	e026      	b.n	80058b2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2200      	movs	r2, #0
 800586c:	2101      	movs	r1, #1
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f7ff ff36 	bl	80056e0 <SPI_WaitFlagStateUntilTimeout>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d01a      	beq.n	80058b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587e:	f043 0220 	orr.w	r2, r3, #32
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e013      	b.n	80058b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	9300      	str	r3, [sp, #0]
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2200      	movs	r2, #0
 8005892:	2101      	movs	r1, #1
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f7ff ff23 	bl	80056e0 <SPI_WaitFlagStateUntilTimeout>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a4:	f043 0220 	orr.w	r2, r3, #32
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80058ac:	2303      	movs	r3, #3
 80058ae:	e000      	b.n	80058b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80058b0:	2300      	movs	r3, #0
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
	...

080058bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b088      	sub	sp, #32
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	2201      	movs	r2, #1
 80058d0:	2102      	movs	r1, #2
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f7ff ff04 	bl	80056e0 <SPI_WaitFlagStateUntilTimeout>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d007      	beq.n	80058ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e2:	f043 0220 	orr.w	r2, r3, #32
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e032      	b.n	8005954 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80058ee:	4b1b      	ldr	r3, [pc, #108]	@ (800595c <SPI_EndRxTxTransaction+0xa0>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a1b      	ldr	r2, [pc, #108]	@ (8005960 <SPI_EndRxTxTransaction+0xa4>)
 80058f4:	fba2 2303 	umull	r2, r3, r2, r3
 80058f8:	0d5b      	lsrs	r3, r3, #21
 80058fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058fe:	fb02 f303 	mul.w	r3, r2, r3
 8005902:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800590c:	d112      	bne.n	8005934 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2200      	movs	r2, #0
 8005916:	2180      	movs	r1, #128	@ 0x80
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f7ff fee1 	bl	80056e0 <SPI_WaitFlagStateUntilTimeout>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d016      	beq.n	8005952 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005928:	f043 0220 	orr.w	r2, r3, #32
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e00f      	b.n	8005954 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00a      	beq.n	8005950 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	3b01      	subs	r3, #1
 800593e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594a:	2b80      	cmp	r3, #128	@ 0x80
 800594c:	d0f2      	beq.n	8005934 <SPI_EndRxTxTransaction+0x78>
 800594e:	e000      	b.n	8005952 <SPI_EndRxTxTransaction+0x96>
        break;
 8005950:	bf00      	nop
  }

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	2000001c 	.word	0x2000001c
 8005960:	165e9f81 	.word	0x165e9f81

08005964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e041      	b.n	80059fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d106      	bne.n	8005990 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7fc fec2 	bl	8002714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3304      	adds	r3, #4
 80059a0:	4619      	mov	r1, r3
 80059a2:	4610      	mov	r0, r2
 80059a4:	f000 fc32 	bl	800620c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3708      	adds	r7, #8
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d001      	beq.n	8005a1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e044      	b.n	8005aa6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2202      	movs	r2, #2
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68da      	ldr	r2, [r3, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f042 0201 	orr.w	r2, r2, #1
 8005a32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a1e      	ldr	r2, [pc, #120]	@ (8005ab4 <HAL_TIM_Base_Start_IT+0xb0>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d018      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0x6c>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a46:	d013      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0x6c>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ab8 <HAL_TIM_Base_Start_IT+0xb4>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00e      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0x6c>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a19      	ldr	r2, [pc, #100]	@ (8005abc <HAL_TIM_Base_Start_IT+0xb8>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d009      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0x6c>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a17      	ldr	r2, [pc, #92]	@ (8005ac0 <HAL_TIM_Base_Start_IT+0xbc>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d004      	beq.n	8005a70 <HAL_TIM_Base_Start_IT+0x6c>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a16      	ldr	r2, [pc, #88]	@ (8005ac4 <HAL_TIM_Base_Start_IT+0xc0>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d111      	bne.n	8005a94 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b06      	cmp	r3, #6
 8005a80:	d010      	beq.n	8005aa4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0201 	orr.w	r2, r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a92:	e007      	b.n	8005aa4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0201 	orr.w	r2, r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3714      	adds	r7, #20
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40000800 	.word	0x40000800
 8005ac0:	40000c00 	.word	0x40000c00
 8005ac4:	40014000 	.word	0x40014000

08005ac8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e041      	b.n	8005b5e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d106      	bne.n	8005af4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7fc fdd2 	bl	8002698 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3304      	adds	r3, #4
 8005b04:	4619      	mov	r1, r3
 8005b06:	4610      	mov	r0, r2
 8005b08:	f000 fb80 	bl	800620c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3708      	adds	r7, #8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d109      	bne.n	8005b8c <HAL_TIM_PWM_Start+0x24>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	bf14      	ite	ne
 8005b84:	2301      	movne	r3, #1
 8005b86:	2300      	moveq	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e022      	b.n	8005bd2 <HAL_TIM_PWM_Start+0x6a>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	d109      	bne.n	8005ba6 <HAL_TIM_PWM_Start+0x3e>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	bf14      	ite	ne
 8005b9e:	2301      	movne	r3, #1
 8005ba0:	2300      	moveq	r3, #0
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	e015      	b.n	8005bd2 <HAL_TIM_PWM_Start+0x6a>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d109      	bne.n	8005bc0 <HAL_TIM_PWM_Start+0x58>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	bf14      	ite	ne
 8005bb8:	2301      	movne	r3, #1
 8005bba:	2300      	moveq	r3, #0
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	e008      	b.n	8005bd2 <HAL_TIM_PWM_Start+0x6a>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e068      	b.n	8005cac <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d104      	bne.n	8005bea <HAL_TIM_PWM_Start+0x82>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005be8:	e013      	b.n	8005c12 <HAL_TIM_PWM_Start+0xaa>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b04      	cmp	r3, #4
 8005bee:	d104      	bne.n	8005bfa <HAL_TIM_PWM_Start+0x92>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bf8:	e00b      	b.n	8005c12 <HAL_TIM_PWM_Start+0xaa>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d104      	bne.n	8005c0a <HAL_TIM_PWM_Start+0xa2>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c08:	e003      	b.n	8005c12 <HAL_TIM_PWM_Start+0xaa>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2201      	movs	r2, #1
 8005c18:	6839      	ldr	r1, [r7, #0]
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f000 fda2 	bl	8006764 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a23      	ldr	r2, [pc, #140]	@ (8005cb4 <HAL_TIM_PWM_Start+0x14c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d107      	bne.n	8005c3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb4 <HAL_TIM_PWM_Start+0x14c>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d018      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x10e>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c4c:	d013      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x10e>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a19      	ldr	r2, [pc, #100]	@ (8005cb8 <HAL_TIM_PWM_Start+0x150>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d00e      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x10e>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a17      	ldr	r2, [pc, #92]	@ (8005cbc <HAL_TIM_PWM_Start+0x154>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d009      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x10e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a16      	ldr	r2, [pc, #88]	@ (8005cc0 <HAL_TIM_PWM_Start+0x158>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d004      	beq.n	8005c76 <HAL_TIM_PWM_Start+0x10e>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a14      	ldr	r2, [pc, #80]	@ (8005cc4 <HAL_TIM_PWM_Start+0x15c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d111      	bne.n	8005c9a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f003 0307 	and.w	r3, r3, #7
 8005c80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b06      	cmp	r3, #6
 8005c86:	d010      	beq.n	8005caa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 0201 	orr.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c98:	e007      	b.n	8005caa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 0201 	orr.w	r2, r2, #1
 8005ca8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	40000400 	.word	0x40000400
 8005cbc:	40000800 	.word	0x40000800
 8005cc0:	40000c00 	.word	0x40000c00
 8005cc4:	40014000 	.word	0x40014000

08005cc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d020      	beq.n	8005d2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d01b      	beq.n	8005d2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f06f 0202 	mvn.w	r2, #2
 8005cfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	f003 0303 	and.w	r3, r3, #3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d003      	beq.n	8005d1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fa5b 	bl	80061ce <HAL_TIM_IC_CaptureCallback>
 8005d18:	e005      	b.n	8005d26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 fa4d 	bl	80061ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 fa5e 	bl	80061e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d020      	beq.n	8005d78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d01b      	beq.n	8005d78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f06f 0204 	mvn.w	r2, #4
 8005d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d003      	beq.n	8005d66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fa35 	bl	80061ce <HAL_TIM_IC_CaptureCallback>
 8005d64:	e005      	b.n	8005d72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fa27 	bl	80061ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fa38 	bl	80061e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d020      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d01b      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0208 	mvn.w	r2, #8
 8005d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2204      	movs	r2, #4
 8005d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fa0f 	bl	80061ce <HAL_TIM_IC_CaptureCallback>
 8005db0:	e005      	b.n	8005dbe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 fa01 	bl	80061ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 fa12 	bl	80061e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f003 0310 	and.w	r3, r3, #16
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d020      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f003 0310 	and.w	r3, r3, #16
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01b      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0210 	mvn.w	r2, #16
 8005de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2208      	movs	r2, #8
 8005de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f9e9 	bl	80061ce <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f9db 	bl	80061ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f9ec 	bl	80061e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00c      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d007      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0201 	mvn.w	r2, #1
 8005e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7fb fccc 	bl	80017cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00c      	beq.n	8005e58 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d007      	beq.n	8005e58 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 fd76 	bl	8006944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00c      	beq.n	8005e7c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d007      	beq.n	8005e7c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f9bd 	bl	80061f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f003 0320 	and.w	r3, r3, #32
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d00c      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f003 0320 	and.w	r3, r3, #32
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d007      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f06f 0220 	mvn.w	r2, #32
 8005e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fd48 	bl	8006930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ea0:	bf00      	nop
 8005ea2:	3710      	adds	r7, #16
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d101      	bne.n	8005ec6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	e0ae      	b.n	8006024 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b0c      	cmp	r3, #12
 8005ed2:	f200 809f 	bhi.w	8006014 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005edc:	08005f11 	.word	0x08005f11
 8005ee0:	08006015 	.word	0x08006015
 8005ee4:	08006015 	.word	0x08006015
 8005ee8:	08006015 	.word	0x08006015
 8005eec:	08005f51 	.word	0x08005f51
 8005ef0:	08006015 	.word	0x08006015
 8005ef4:	08006015 	.word	0x08006015
 8005ef8:	08006015 	.word	0x08006015
 8005efc:	08005f93 	.word	0x08005f93
 8005f00:	08006015 	.word	0x08006015
 8005f04:	08006015 	.word	0x08006015
 8005f08:	08006015 	.word	0x08006015
 8005f0c:	08005fd3 	.word	0x08005fd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68b9      	ldr	r1, [r7, #8]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 f9fe 	bl	8006318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699a      	ldr	r2, [r3, #24]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0208 	orr.w	r2, r2, #8
 8005f2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699a      	ldr	r2, [r3, #24]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0204 	bic.w	r2, r2, #4
 8005f3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6999      	ldr	r1, [r3, #24]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	619a      	str	r2, [r3, #24]
      break;
 8005f4e:	e064      	b.n	800601a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68b9      	ldr	r1, [r7, #8]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 fa44 	bl	80063e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	699a      	ldr	r2, [r3, #24]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	6999      	ldr	r1, [r3, #24]
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	021a      	lsls	r2, r3, #8
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	619a      	str	r2, [r3, #24]
      break;
 8005f90:	e043      	b.n	800601a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68b9      	ldr	r1, [r7, #8]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 fa8f 	bl	80064bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69da      	ldr	r2, [r3, #28]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0208 	orr.w	r2, r2, #8
 8005fac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	69da      	ldr	r2, [r3, #28]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0204 	bic.w	r2, r2, #4
 8005fbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69d9      	ldr	r1, [r3, #28]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	691a      	ldr	r2, [r3, #16]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	61da      	str	r2, [r3, #28]
      break;
 8005fd0:	e023      	b.n	800601a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68b9      	ldr	r1, [r7, #8]
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f000 fad9 	bl	8006590 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	69da      	ldr	r2, [r3, #28]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	69da      	ldr	r2, [r3, #28]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69d9      	ldr	r1, [r3, #28]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	021a      	lsls	r2, r3, #8
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	61da      	str	r2, [r3, #28]
      break;
 8006012:	e002      	b.n	800601a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006014:	2301      	movs	r3, #1
 8006016:	75fb      	strb	r3, [r7, #23]
      break;
 8006018:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006022:	7dfb      	ldrb	r3, [r7, #23]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3718      	adds	r7, #24
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006036:	2300      	movs	r3, #0
 8006038:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006040:	2b01      	cmp	r3, #1
 8006042:	d101      	bne.n	8006048 <HAL_TIM_ConfigClockSource+0x1c>
 8006044:	2302      	movs	r3, #2
 8006046:	e0b4      	b.n	80061b2 <HAL_TIM_ConfigClockSource+0x186>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800606e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006080:	d03e      	beq.n	8006100 <HAL_TIM_ConfigClockSource+0xd4>
 8006082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006086:	f200 8087 	bhi.w	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 800608a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800608e:	f000 8086 	beq.w	800619e <HAL_TIM_ConfigClockSource+0x172>
 8006092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006096:	d87f      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 8006098:	2b70      	cmp	r3, #112	@ 0x70
 800609a:	d01a      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0xa6>
 800609c:	2b70      	cmp	r3, #112	@ 0x70
 800609e:	d87b      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060a0:	2b60      	cmp	r3, #96	@ 0x60
 80060a2:	d050      	beq.n	8006146 <HAL_TIM_ConfigClockSource+0x11a>
 80060a4:	2b60      	cmp	r3, #96	@ 0x60
 80060a6:	d877      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060a8:	2b50      	cmp	r3, #80	@ 0x50
 80060aa:	d03c      	beq.n	8006126 <HAL_TIM_ConfigClockSource+0xfa>
 80060ac:	2b50      	cmp	r3, #80	@ 0x50
 80060ae:	d873      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060b0:	2b40      	cmp	r3, #64	@ 0x40
 80060b2:	d058      	beq.n	8006166 <HAL_TIM_ConfigClockSource+0x13a>
 80060b4:	2b40      	cmp	r3, #64	@ 0x40
 80060b6:	d86f      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060b8:	2b30      	cmp	r3, #48	@ 0x30
 80060ba:	d064      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0x15a>
 80060bc:	2b30      	cmp	r3, #48	@ 0x30
 80060be:	d86b      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060c0:	2b20      	cmp	r3, #32
 80060c2:	d060      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0x15a>
 80060c4:	2b20      	cmp	r3, #32
 80060c6:	d867      	bhi.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d05c      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0x15a>
 80060cc:	2b10      	cmp	r3, #16
 80060ce:	d05a      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0x15a>
 80060d0:	e062      	b.n	8006198 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060e2:	f000 fb1f 	bl	8006724 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	609a      	str	r2, [r3, #8]
      break;
 80060fe:	e04f      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006110:	f000 fb08 	bl	8006724 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689a      	ldr	r2, [r3, #8]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006122:	609a      	str	r2, [r3, #8]
      break;
 8006124:	e03c      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006132:	461a      	mov	r2, r3
 8006134:	f000 fa7c 	bl	8006630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2150      	movs	r1, #80	@ 0x50
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fad5 	bl	80066ee <TIM_ITRx_SetConfig>
      break;
 8006144:	e02c      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006152:	461a      	mov	r2, r3
 8006154:	f000 fa9b 	bl	800668e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2160      	movs	r1, #96	@ 0x60
 800615e:	4618      	mov	r0, r3
 8006160:	f000 fac5 	bl	80066ee <TIM_ITRx_SetConfig>
      break;
 8006164:	e01c      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006172:	461a      	mov	r2, r3
 8006174:	f000 fa5c 	bl	8006630 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2140      	movs	r1, #64	@ 0x40
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fab5 	bl	80066ee <TIM_ITRx_SetConfig>
      break;
 8006184:	e00c      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4619      	mov	r1, r3
 8006190:	4610      	mov	r0, r2
 8006192:	f000 faac 	bl	80066ee <TIM_ITRx_SetConfig>
      break;
 8006196:	e003      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	73fb      	strb	r3, [r7, #15]
      break;
 800619c:	e000      	b.n	80061a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800619e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}

080061ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061ba:	b480      	push	{r7}
 80061bc:	b083      	sub	sp, #12
 80061be:	af00      	add	r7, sp, #0
 80061c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061c2:	bf00      	nop
 80061c4:	370c      	adds	r7, #12
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr

080061ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061ce:	b480      	push	{r7}
 80061d0:	b083      	sub	sp, #12
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061d6:	bf00      	nop
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b083      	sub	sp, #12
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061ea:	bf00      	nop
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr

080061f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061f6:	b480      	push	{r7}
 80061f8:	b083      	sub	sp, #12
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061fe:	bf00      	nop
 8006200:	370c      	adds	r7, #12
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr
	...

0800620c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a37      	ldr	r2, [pc, #220]	@ (80062fc <TIM_Base_SetConfig+0xf0>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00f      	beq.n	8006244 <TIM_Base_SetConfig+0x38>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800622a:	d00b      	beq.n	8006244 <TIM_Base_SetConfig+0x38>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a34      	ldr	r2, [pc, #208]	@ (8006300 <TIM_Base_SetConfig+0xf4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d007      	beq.n	8006244 <TIM_Base_SetConfig+0x38>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a33      	ldr	r2, [pc, #204]	@ (8006304 <TIM_Base_SetConfig+0xf8>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d003      	beq.n	8006244 <TIM_Base_SetConfig+0x38>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a32      	ldr	r2, [pc, #200]	@ (8006308 <TIM_Base_SetConfig+0xfc>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d108      	bne.n	8006256 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800624a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a28      	ldr	r2, [pc, #160]	@ (80062fc <TIM_Base_SetConfig+0xf0>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d01b      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006264:	d017      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a25      	ldr	r2, [pc, #148]	@ (8006300 <TIM_Base_SetConfig+0xf4>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d013      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a24      	ldr	r2, [pc, #144]	@ (8006304 <TIM_Base_SetConfig+0xf8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d00f      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a23      	ldr	r2, [pc, #140]	@ (8006308 <TIM_Base_SetConfig+0xfc>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d00b      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a22      	ldr	r2, [pc, #136]	@ (800630c <TIM_Base_SetConfig+0x100>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d007      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a21      	ldr	r2, [pc, #132]	@ (8006310 <TIM_Base_SetConfig+0x104>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d003      	beq.n	8006296 <TIM_Base_SetConfig+0x8a>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a20      	ldr	r2, [pc, #128]	@ (8006314 <TIM_Base_SetConfig+0x108>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d108      	bne.n	80062a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800629c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	689a      	ldr	r2, [r3, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a0c      	ldr	r2, [pc, #48]	@ (80062fc <TIM_Base_SetConfig+0xf0>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d103      	bne.n	80062d6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	691a      	ldr	r2, [r3, #16]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f043 0204 	orr.w	r2, r3, #4
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	601a      	str	r2, [r3, #0]
}
 80062ee:	bf00      	nop
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	40010000 	.word	0x40010000
 8006300:	40000400 	.word	0x40000400
 8006304:	40000800 	.word	0x40000800
 8006308:	40000c00 	.word	0x40000c00
 800630c:	40014000 	.word	0x40014000
 8006310:	40014400 	.word	0x40014400
 8006314:	40014800 	.word	0x40014800

08006318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	f023 0201 	bic.w	r2, r3, #1
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 0303 	bic.w	r3, r3, #3
 800634e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4313      	orrs	r3, r2
 8006358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	f023 0302 	bic.w	r3, r3, #2
 8006360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a1c      	ldr	r2, [pc, #112]	@ (80063e0 <TIM_OC1_SetConfig+0xc8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d10c      	bne.n	800638e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f023 0308 	bic.w	r3, r3, #8
 800637a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	68db      	ldr	r3, [r3, #12]
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	f023 0304 	bic.w	r3, r3, #4
 800638c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a13      	ldr	r2, [pc, #76]	@ (80063e0 <TIM_OC1_SetConfig+0xc8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d111      	bne.n	80063ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800639c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	699b      	ldr	r3, [r3, #24]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685a      	ldr	r2, [r3, #4]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	697a      	ldr	r2, [r7, #20]
 80063d2:	621a      	str	r2, [r3, #32]
}
 80063d4:	bf00      	nop
 80063d6:	371c      	adds	r7, #28
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr
 80063e0:	40010000 	.word	0x40010000

080063e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b087      	sub	sp, #28
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a1b      	ldr	r3, [r3, #32]
 80063f8:	f023 0210 	bic.w	r2, r3, #16
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800641a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	021b      	lsls	r3, r3, #8
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	4313      	orrs	r3, r2
 8006426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f023 0320 	bic.w	r3, r3, #32
 800642e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	011b      	lsls	r3, r3, #4
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	4313      	orrs	r3, r2
 800643a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a1e      	ldr	r2, [pc, #120]	@ (80064b8 <TIM_OC2_SetConfig+0xd4>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d10d      	bne.n	8006460 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800644a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800645e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a15      	ldr	r2, [pc, #84]	@ (80064b8 <TIM_OC2_SetConfig+0xd4>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d113      	bne.n	8006490 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800646e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006476:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	695b      	ldr	r3, [r3, #20]
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	4313      	orrs	r3, r2
 8006482:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	4313      	orrs	r3, r2
 800648e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	693a      	ldr	r2, [r7, #16]
 8006494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	697a      	ldr	r2, [r7, #20]
 80064a8:	621a      	str	r2, [r3, #32]
}
 80064aa:	bf00      	nop
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40010000 	.word	0x40010000

080064bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a1b      	ldr	r3, [r3, #32]
 80064d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f023 0303 	bic.w	r3, r3, #3
 80064f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006504:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	021b      	lsls	r3, r3, #8
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a1d      	ldr	r2, [pc, #116]	@ (800658c <TIM_OC3_SetConfig+0xd0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d10d      	bne.n	8006536 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006520:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	021b      	lsls	r3, r3, #8
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006534:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a14      	ldr	r2, [pc, #80]	@ (800658c <TIM_OC3_SetConfig+0xd0>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d113      	bne.n	8006566 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006544:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800654c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	693a      	ldr	r2, [r7, #16]
 8006562:	4313      	orrs	r3, r2
 8006564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	697a      	ldr	r2, [r7, #20]
 800657e:	621a      	str	r2, [r3, #32]
}
 8006580:	bf00      	nop
 8006582:	371c      	adds	r7, #28
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	40010000 	.word	0x40010000

08006590 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	021b      	lsls	r3, r3, #8
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	031b      	lsls	r3, r3, #12
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a10      	ldr	r2, [pc, #64]	@ (800662c <TIM_OC4_SetConfig+0x9c>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d109      	bne.n	8006604 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	695b      	ldr	r3, [r3, #20]
 80065fc:	019b      	lsls	r3, r3, #6
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	4313      	orrs	r3, r2
 8006602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68fa      	ldr	r2, [r7, #12]
 800660e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	693a      	ldr	r2, [r7, #16]
 800661c:	621a      	str	r2, [r3, #32]
}
 800661e:	bf00      	nop
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40010000 	.word	0x40010000

08006630 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006630:	b480      	push	{r7}
 8006632:	b087      	sub	sp, #28
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6a1b      	ldr	r3, [r3, #32]
 8006646:	f023 0201 	bic.w	r2, r3, #1
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800665a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	4313      	orrs	r3, r2
 8006664:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	f023 030a 	bic.w	r3, r3, #10
 800666c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4313      	orrs	r3, r2
 8006674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	621a      	str	r2, [r3, #32]
}
 8006682:	bf00      	nop
 8006684:	371c      	adds	r7, #28
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800668e:	b480      	push	{r7}
 8006690:	b087      	sub	sp, #28
 8006692:	af00      	add	r7, sp, #0
 8006694:	60f8      	str	r0, [r7, #12]
 8006696:	60b9      	str	r1, [r7, #8]
 8006698:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	f023 0210 	bic.w	r2, r3, #16
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	031b      	lsls	r3, r3, #12
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	011b      	lsls	r3, r3, #4
 80066d0:	697a      	ldr	r2, [r7, #20]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	697a      	ldr	r2, [r7, #20]
 80066e0:	621a      	str	r2, [r3, #32]
}
 80066e2:	bf00      	nop
 80066e4:	371c      	adds	r7, #28
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b085      	sub	sp, #20
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006704:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4313      	orrs	r3, r2
 800670c:	f043 0307 	orr.w	r3, r3, #7
 8006710:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	609a      	str	r2, [r3, #8]
}
 8006718:	bf00      	nop
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
 8006730:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800673e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	021a      	lsls	r2, r3, #8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	431a      	orrs	r2, r3
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	4313      	orrs	r3, r2
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	4313      	orrs	r3, r2
 8006750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	609a      	str	r2, [r3, #8]
}
 8006758:	bf00      	nop
 800675a:	371c      	adds	r7, #28
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	f003 031f 	and.w	r3, r3, #31
 8006776:	2201      	movs	r2, #1
 8006778:	fa02 f303 	lsl.w	r3, r2, r3
 800677c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6a1a      	ldr	r2, [r3, #32]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	43db      	mvns	r3, r3
 8006786:	401a      	ands	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a1a      	ldr	r2, [r3, #32]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f003 031f 	and.w	r3, r3, #31
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	fa01 f303 	lsl.w	r3, r1, r3
 800679c:	431a      	orrs	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	621a      	str	r2, [r3, #32]
}
 80067a2:	bf00      	nop
 80067a4:	371c      	adds	r7, #28
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
	...

080067b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e050      	b.n	800686a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68fa      	ldr	r2, [r7, #12]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a1c      	ldr	r2, [pc, #112]	@ (8006878 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d018      	beq.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006814:	d013      	beq.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a18      	ldr	r2, [pc, #96]	@ (800687c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d00e      	beq.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a16      	ldr	r2, [pc, #88]	@ (8006880 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d009      	beq.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a15      	ldr	r2, [pc, #84]	@ (8006884 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d004      	beq.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a13      	ldr	r2, [pc, #76]	@ (8006888 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d10c      	bne.n	8006858 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006844:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	4313      	orrs	r3, r2
 800684e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68ba      	ldr	r2, [r7, #8]
 8006856:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006868:	2300      	movs	r3, #0
}
 800686a:	4618      	mov	r0, r3
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	40010000 	.word	0x40010000
 800687c:	40000400 	.word	0x40000400
 8006880:	40000800 	.word	0x40000800
 8006884:	40000c00 	.word	0x40000c00
 8006888:	40014000 	.word	0x40014000

0800688c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800688c:	b480      	push	{r7}
 800688e:	b085      	sub	sp, #20
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e03d      	b.n	8006924 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	695b      	ldr	r3, [r3, #20]
 8006900:	4313      	orrs	r3, r2
 8006902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	69db      	ldr	r3, [r3, #28]
 800690e:	4313      	orrs	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3714      	adds	r7, #20
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr

08006930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr

08006944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d101      	bne.n	800696a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e042      	b.n	80069f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d106      	bne.n	8006984 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7fb ff52 	bl	8002828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2224      	movs	r2, #36	@ 0x24
 8006988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	68da      	ldr	r2, [r3, #12]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800699a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 fdd3 	bl	8007548 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	691a      	ldr	r2, [r3, #16]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695a      	ldr	r2, [r3, #20]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80069d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2220      	movs	r2, #32
 80069dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2220      	movs	r2, #32
 80069e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3708      	adds	r7, #8
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08a      	sub	sp, #40	@ 0x28
 80069fc:	af02      	add	r7, sp, #8
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	603b      	str	r3, [r7, #0]
 8006a04:	4613      	mov	r3, r2
 8006a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b20      	cmp	r3, #32
 8006a16:	d175      	bne.n	8006b04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d002      	beq.n	8006a24 <HAL_UART_Transmit+0x2c>
 8006a1e:	88fb      	ldrh	r3, [r7, #6]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e06e      	b.n	8006b06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2221      	movs	r2, #33	@ 0x21
 8006a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a36:	f7fc f941 	bl	8002cbc <HAL_GetTick>
 8006a3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	88fa      	ldrh	r2, [r7, #6]
 8006a40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	88fa      	ldrh	r2, [r7, #6]
 8006a46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a50:	d108      	bne.n	8006a64 <HAL_UART_Transmit+0x6c>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d104      	bne.n	8006a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	61bb      	str	r3, [r7, #24]
 8006a62:	e003      	b.n	8006a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a6c:	e02e      	b.n	8006acc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	2200      	movs	r2, #0
 8006a76:	2180      	movs	r1, #128	@ 0x80
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 fb37 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d005      	beq.n	8006a90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e03a      	b.n	8006b06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d10b      	bne.n	8006aae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006aa4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	3302      	adds	r3, #2
 8006aaa:	61bb      	str	r3, [r7, #24]
 8006aac:	e007      	b.n	8006abe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aae:	69fb      	ldr	r3, [r7, #28]
 8006ab0:	781a      	ldrb	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	3301      	adds	r3, #1
 8006abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1cb      	bne.n	8006a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	9300      	str	r3, [sp, #0]
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2200      	movs	r2, #0
 8006ade:	2140      	movs	r1, #64	@ 0x40
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 fb03 	bl	80070ec <UART_WaitOnFlagUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d005      	beq.n	8006af8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2220      	movs	r2, #32
 8006af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e006      	b.n	8006b06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b00:	2300      	movs	r3, #0
 8006b02:	e000      	b.n	8006b06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006b04:	2302      	movs	r3, #2
  }
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3720      	adds	r7, #32
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b084      	sub	sp, #16
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	60f8      	str	r0, [r7, #12]
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	2b20      	cmp	r3, #32
 8006b26:	d112      	bne.n	8006b4e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d002      	beq.n	8006b34 <HAL_UART_Receive_IT+0x26>
 8006b2e:	88fb      	ldrh	r3, [r7, #6]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d101      	bne.n	8006b38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e00b      	b.n	8006b50 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006b3e:	88fb      	ldrh	r3, [r7, #6]
 8006b40:	461a      	mov	r2, r3
 8006b42:	68b9      	ldr	r1, [r7, #8]
 8006b44:	68f8      	ldr	r0, [r7, #12]
 8006b46:	f000 fb2a 	bl	800719e <UART_Start_Receive_IT>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	e000      	b.n	8006b50 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006b4e:	2302      	movs	r3, #2
  }
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b0ba      	sub	sp, #232	@ 0xe8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	695b      	ldr	r3, [r3, #20]
 8006b7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b8e:	f003 030f 	and.w	r3, r3, #15
 8006b92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006b96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d10f      	bne.n	8006bbe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d009      	beq.n	8006bbe <HAL_UART_IRQHandler+0x66>
 8006baa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d003      	beq.n	8006bbe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 fc07 	bl	80073ca <UART_Receive_IT>
      return;
 8006bbc:	e273      	b.n	80070a6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006bbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 80de 	beq.w	8006d84 <HAL_UART_IRQHandler+0x22c>
 8006bc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d106      	bne.n	8006be2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bd8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 80d1 	beq.w	8006d84 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be6:	f003 0301 	and.w	r3, r3, #1
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00b      	beq.n	8006c06 <HAL_UART_IRQHandler+0xae>
 8006bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d005      	beq.n	8006c06 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bfe:	f043 0201 	orr.w	r2, r3, #1
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c0a:	f003 0304 	and.w	r3, r3, #4
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00b      	beq.n	8006c2a <HAL_UART_IRQHandler+0xd2>
 8006c12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c22:	f043 0202 	orr.w	r2, r3, #2
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d00b      	beq.n	8006c4e <HAL_UART_IRQHandler+0xf6>
 8006c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c46:	f043 0204 	orr.w	r2, r3, #4
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c52:	f003 0308 	and.w	r3, r3, #8
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d011      	beq.n	8006c7e <HAL_UART_IRQHandler+0x126>
 8006c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d105      	bne.n	8006c72 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d005      	beq.n	8006c7e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c76:	f043 0208 	orr.w	r2, r3, #8
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	f000 820a 	beq.w	800709c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d008      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x14e>
 8006c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c98:	f003 0320 	and.w	r3, r3, #32
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d002      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 fb92 	bl	80073ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	695b      	ldr	r3, [r3, #20]
 8006cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cb0:	2b40      	cmp	r3, #64	@ 0x40
 8006cb2:	bf0c      	ite	eq
 8006cb4:	2301      	moveq	r3, #1
 8006cb6:	2300      	movne	r3, #0
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc2:	f003 0308 	and.w	r3, r3, #8
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d103      	bne.n	8006cd2 <HAL_UART_IRQHandler+0x17a>
 8006cca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d04f      	beq.n	8006d72 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 fa9d 	bl	8007212 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	695b      	ldr	r3, [r3, #20]
 8006cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ce2:	2b40      	cmp	r3, #64	@ 0x40
 8006ce4:	d141      	bne.n	8006d6a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3314      	adds	r3, #20
 8006cec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006cfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	3314      	adds	r3, #20
 8006d0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006d12:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006d16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006d1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006d22:	e841 2300 	strex	r3, r2, [r1]
 8006d26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006d2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1d9      	bne.n	8006ce6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d013      	beq.n	8006d62 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d3e:	4a8a      	ldr	r2, [pc, #552]	@ (8006f68 <HAL_UART_IRQHandler+0x410>)
 8006d40:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d46:	4618      	mov	r0, r3
 8006d48:	f7fc fd13 	bl	8003772 <HAL_DMA_Abort_IT>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d016      	beq.n	8006d80 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006d5c:	4610      	mov	r0, r2
 8006d5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d60:	e00e      	b.n	8006d80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 f9ac 	bl	80070c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d68:	e00a      	b.n	8006d80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 f9a8 	bl	80070c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d70:	e006      	b.n	8006d80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f9a4 	bl	80070c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006d7e:	e18d      	b.n	800709c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d80:	bf00      	nop
    return;
 8006d82:	e18b      	b.n	800709c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	f040 8167 	bne.w	800705c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d92:	f003 0310 	and.w	r3, r3, #16
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f000 8160 	beq.w	800705c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006da0:	f003 0310 	and.w	r3, r3, #16
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	f000 8159 	beq.w	800705c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006daa:	2300      	movs	r3, #0
 8006dac:	60bb      	str	r3, [r7, #8]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	60bb      	str	r3, [r7, #8]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	60bb      	str	r3, [r7, #8]
 8006dbe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dca:	2b40      	cmp	r3, #64	@ 0x40
 8006dcc:	f040 80ce 	bne.w	8006f6c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ddc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 80a9 	beq.w	8006f38 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dee:	429a      	cmp	r2, r3
 8006df0:	f080 80a2 	bcs.w	8006f38 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006dfa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e06:	f000 8088 	beq.w	8006f1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	330c      	adds	r3, #12
 8006e10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006e20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	330c      	adds	r3, #12
 8006e32:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006e36:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e46:	e841 2300 	strex	r3, r2, [r1]
 8006e4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d1d9      	bne.n	8006e0a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3314      	adds	r3, #20
 8006e5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e60:	e853 3f00 	ldrex	r3, [r3]
 8006e64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006e66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e68:	f023 0301 	bic.w	r3, r3, #1
 8006e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3314      	adds	r3, #20
 8006e76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006e7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006e82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006e8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1e1      	bne.n	8006e56 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3314      	adds	r3, #20
 8006e98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e9c:	e853 3f00 	ldrex	r3, [r3]
 8006ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ea2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ea4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ea8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3314      	adds	r3, #20
 8006eb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006eb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006eb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ebc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006ebe:	e841 2300 	strex	r3, r2, [r1]
 8006ec2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006ec4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1e3      	bne.n	8006e92 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2220      	movs	r2, #32
 8006ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	330c      	adds	r3, #12
 8006ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ee2:	e853 3f00 	ldrex	r3, [r3]
 8006ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ee8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006eea:	f023 0310 	bic.w	r3, r3, #16
 8006eee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	330c      	adds	r3, #12
 8006ef8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006efc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006efe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f04:	e841 2300 	strex	r3, r2, [r1]
 8006f08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d1e3      	bne.n	8006ed8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fc fbbc 	bl	8003692 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	4619      	mov	r1, r3
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 f8cf 	bl	80070d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006f36:	e0b3      	b.n	80070a0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f3c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f40:	429a      	cmp	r2, r3
 8006f42:	f040 80ad 	bne.w	80070a0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f4a:	69db      	ldr	r3, [r3, #28]
 8006f4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f50:	f040 80a6 	bne.w	80070a0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f8b7 	bl	80070d4 <HAL_UARTEx_RxEventCallback>
      return;
 8006f66:	e09b      	b.n	80070a0 <HAL_UART_IRQHandler+0x548>
 8006f68:	080072d9 	.word	0x080072d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f000 808e 	beq.w	80070a4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006f88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f000 8089 	beq.w	80070a4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	330c      	adds	r3, #12
 8006f98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f9c:	e853 3f00 	ldrex	r3, [r3]
 8006fa0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fa4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fa8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	330c      	adds	r3, #12
 8006fb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006fb6:	647a      	str	r2, [r7, #68]	@ 0x44
 8006fb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fbe:	e841 2300 	strex	r3, r2, [r1]
 8006fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1e3      	bne.n	8006f92 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	3314      	adds	r3, #20
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	e853 3f00 	ldrex	r3, [r3]
 8006fd8:	623b      	str	r3, [r7, #32]
   return(result);
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	f023 0301 	bic.w	r3, r3, #1
 8006fe0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3314      	adds	r3, #20
 8006fea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006fee:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ff6:	e841 2300 	strex	r3, r2, [r1]
 8006ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1e3      	bne.n	8006fca <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2220      	movs	r2, #32
 8007006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	330c      	adds	r3, #12
 8007016:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	e853 3f00 	ldrex	r3, [r3]
 800701e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f023 0310 	bic.w	r3, r3, #16
 8007026:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	330c      	adds	r3, #12
 8007030:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007034:	61fa      	str	r2, [r7, #28]
 8007036:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	69b9      	ldr	r1, [r7, #24]
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	617b      	str	r3, [r7, #20]
   return(result);
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e3      	bne.n	8007010 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800704e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007052:	4619      	mov	r1, r3
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f83d 	bl	80070d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800705a:	e023      	b.n	80070a4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800705c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007064:	2b00      	cmp	r3, #0
 8007066:	d009      	beq.n	800707c <HAL_UART_IRQHandler+0x524>
 8007068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800706c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007070:	2b00      	cmp	r3, #0
 8007072:	d003      	beq.n	800707c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f940 	bl	80072fa <UART_Transmit_IT>
    return;
 800707a:	e014      	b.n	80070a6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800707c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007084:	2b00      	cmp	r3, #0
 8007086:	d00e      	beq.n	80070a6 <HAL_UART_IRQHandler+0x54e>
 8007088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800708c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007090:	2b00      	cmp	r3, #0
 8007092:	d008      	beq.n	80070a6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f980 	bl	800739a <UART_EndTransmit_IT>
    return;
 800709a:	e004      	b.n	80070a6 <HAL_UART_IRQHandler+0x54e>
    return;
 800709c:	bf00      	nop
 800709e:	e002      	b.n	80070a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80070a0:	bf00      	nop
 80070a2:	e000      	b.n	80070a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80070a4:	bf00      	nop
  }
}
 80070a6:	37e8      	adds	r7, #232	@ 0xe8
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	460b      	mov	r3, r1
 80070de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070e0:	bf00      	nop
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	603b      	str	r3, [r7, #0]
 80070f8:	4613      	mov	r3, r2
 80070fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070fc:	e03b      	b.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070fe:	6a3b      	ldr	r3, [r7, #32]
 8007100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007104:	d037      	beq.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007106:	f7fb fdd9 	bl	8002cbc <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	6a3a      	ldr	r2, [r7, #32]
 8007112:	429a      	cmp	r2, r3
 8007114:	d302      	bcc.n	800711c <UART_WaitOnFlagUntilTimeout+0x30>
 8007116:	6a3b      	ldr	r3, [r7, #32]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d101      	bne.n	8007120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e03a      	b.n	8007196 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f003 0304 	and.w	r3, r3, #4
 800712a:	2b00      	cmp	r3, #0
 800712c:	d023      	beq.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	2b80      	cmp	r3, #128	@ 0x80
 8007132:	d020      	beq.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b40      	cmp	r3, #64	@ 0x40
 8007138:	d01d      	beq.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0308 	and.w	r3, r3, #8
 8007144:	2b08      	cmp	r3, #8
 8007146:	d116      	bne.n	8007176 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007148:	2300      	movs	r3, #0
 800714a:	617b      	str	r3, [r7, #20]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	617b      	str	r3, [r7, #20]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f000 f857 	bl	8007212 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2208      	movs	r2, #8
 8007168:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e00f      	b.n	8007196 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	4013      	ands	r3, r2
 8007180:	68ba      	ldr	r2, [r7, #8]
 8007182:	429a      	cmp	r2, r3
 8007184:	bf0c      	ite	eq
 8007186:	2301      	moveq	r3, #1
 8007188:	2300      	movne	r3, #0
 800718a:	b2db      	uxtb	r3, r3
 800718c:	461a      	mov	r2, r3
 800718e:	79fb      	ldrb	r3, [r7, #7]
 8007190:	429a      	cmp	r2, r3
 8007192:	d0b4      	beq.n	80070fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3718      	adds	r7, #24
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800719e:	b480      	push	{r7}
 80071a0:	b085      	sub	sp, #20
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	4613      	mov	r3, r2
 80071aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	88fa      	ldrh	r2, [r7, #6]
 80071b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	88fa      	ldrh	r2, [r7, #6]
 80071bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2222      	movs	r2, #34	@ 0x22
 80071c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d007      	beq.n	80071e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68da      	ldr	r2, [r3, #12]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	695a      	ldr	r2, [r3, #20]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f042 0201 	orr.w	r2, r2, #1
 80071f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f042 0220 	orr.w	r2, r2, #32
 8007202:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007212:	b480      	push	{r7}
 8007214:	b095      	sub	sp, #84	@ 0x54
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	330c      	adds	r3, #12
 8007220:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007224:	e853 3f00 	ldrex	r3, [r3]
 8007228:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	330c      	adds	r3, #12
 8007238:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800723a:	643a      	str	r2, [r7, #64]	@ 0x40
 800723c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007240:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007242:	e841 2300 	strex	r3, r2, [r1]
 8007246:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1e5      	bne.n	800721a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	3314      	adds	r3, #20
 8007254:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007256:	6a3b      	ldr	r3, [r7, #32]
 8007258:	e853 3f00 	ldrex	r3, [r3]
 800725c:	61fb      	str	r3, [r7, #28]
   return(result);
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	f023 0301 	bic.w	r3, r3, #1
 8007264:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3314      	adds	r3, #20
 800726c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800726e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007270:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007276:	e841 2300 	strex	r3, r2, [r1]
 800727a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800727c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1e5      	bne.n	800724e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007286:	2b01      	cmp	r3, #1
 8007288:	d119      	bne.n	80072be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	330c      	adds	r3, #12
 8007290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	e853 3f00 	ldrex	r3, [r3]
 8007298:	60bb      	str	r3, [r7, #8]
   return(result);
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	f023 0310 	bic.w	r3, r3, #16
 80072a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	330c      	adds	r3, #12
 80072a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072aa:	61ba      	str	r2, [r7, #24]
 80072ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ae:	6979      	ldr	r1, [r7, #20]
 80072b0:	69ba      	ldr	r2, [r7, #24]
 80072b2:	e841 2300 	strex	r3, r2, [r1]
 80072b6:	613b      	str	r3, [r7, #16]
   return(result);
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d1e5      	bne.n	800728a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2220      	movs	r2, #32
 80072c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80072cc:	bf00      	nop
 80072ce:	3754      	adds	r7, #84	@ 0x54
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff fee7 	bl	80070c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072f2:	bf00      	nop
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b085      	sub	sp, #20
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b21      	cmp	r3, #33	@ 0x21
 800730c:	d13e      	bne.n	800738c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007316:	d114      	bne.n	8007342 <UART_Transmit_IT+0x48>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d110      	bne.n	8007342 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007334:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	1c9a      	adds	r2, r3, #2
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	621a      	str	r2, [r3, #32]
 8007340:	e008      	b.n	8007354 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6a1b      	ldr	r3, [r3, #32]
 8007346:	1c59      	adds	r1, r3, #1
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	6211      	str	r1, [r2, #32]
 800734c:	781a      	ldrb	r2, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007358:	b29b      	uxth	r3, r3
 800735a:	3b01      	subs	r3, #1
 800735c:	b29b      	uxth	r3, r3
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	4619      	mov	r1, r3
 8007362:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10f      	bne.n	8007388 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68da      	ldr	r2, [r3, #12]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007376:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68da      	ldr	r2, [r3, #12]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007386:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007388:	2300      	movs	r3, #0
 800738a:	e000      	b.n	800738e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800738c:	2302      	movs	r3, #2
  }
}
 800738e:	4618      	mov	r0, r3
 8007390:	3714      	adds	r7, #20
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr

0800739a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b082      	sub	sp, #8
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68da      	ldr	r2, [r3, #12]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2220      	movs	r2, #32
 80073b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f7ff fe76 	bl	80070ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3708      	adds	r7, #8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b08c      	sub	sp, #48	@ 0x30
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80073d2:	2300      	movs	r3, #0
 80073d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80073d6:	2300      	movs	r3, #0
 80073d8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b22      	cmp	r3, #34	@ 0x22
 80073e4:	f040 80aa 	bne.w	800753c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073f0:	d115      	bne.n	800741e <UART_Receive_IT+0x54>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	691b      	ldr	r3, [r3, #16]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d111      	bne.n	800741e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	b29b      	uxth	r3, r3
 8007408:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800740c:	b29a      	uxth	r2, r3
 800740e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007410:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007416:	1c9a      	adds	r2, r3, #2
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	629a      	str	r2, [r3, #40]	@ 0x28
 800741c:	e024      	b.n	8007468 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007422:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800742c:	d007      	beq.n	800743e <UART_Receive_IT+0x74>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10a      	bne.n	800744c <UART_Receive_IT+0x82>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d106      	bne.n	800744c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	b2da      	uxtb	r2, r3
 8007446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007448:	701a      	strb	r2, [r3, #0]
 800744a:	e008      	b.n	800745e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007458:	b2da      	uxtb	r2, r3
 800745a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800745c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007462:	1c5a      	adds	r2, r3, #1
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800746c:	b29b      	uxth	r3, r3
 800746e:	3b01      	subs	r3, #1
 8007470:	b29b      	uxth	r3, r3
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	4619      	mov	r1, r3
 8007476:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007478:	2b00      	cmp	r3, #0
 800747a:	d15d      	bne.n	8007538 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	68da      	ldr	r2, [r3, #12]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f022 0220 	bic.w	r2, r2, #32
 800748a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68da      	ldr	r2, [r3, #12]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800749a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	695a      	ldr	r2, [r3, #20]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f022 0201 	bic.w	r2, r2, #1
 80074aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d135      	bne.n	800752e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	330c      	adds	r3, #12
 80074ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	613b      	str	r3, [r7, #16]
   return(result);
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	f023 0310 	bic.w	r3, r3, #16
 80074de:	627b      	str	r3, [r7, #36]	@ 0x24
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	330c      	adds	r3, #12
 80074e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e8:	623a      	str	r2, [r7, #32]
 80074ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ec:	69f9      	ldr	r1, [r7, #28]
 80074ee:	6a3a      	ldr	r2, [r7, #32]
 80074f0:	e841 2300 	strex	r3, r2, [r1]
 80074f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e5      	bne.n	80074c8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0310 	and.w	r3, r3, #16
 8007506:	2b10      	cmp	r3, #16
 8007508:	d10a      	bne.n	8007520 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800750a:	2300      	movs	r3, #0
 800750c:	60fb      	str	r3, [r7, #12]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	60fb      	str	r3, [r7, #12]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7ff fdd4 	bl	80070d4 <HAL_UARTEx_RxEventCallback>
 800752c:	e002      	b.n	8007534 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7f9 fbca 	bl	8000cc8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007534:	2300      	movs	r3, #0
 8007536:	e002      	b.n	800753e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	e000      	b.n	800753e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800753c:	2302      	movs	r3, #2
  }
}
 800753e:	4618      	mov	r0, r3
 8007540:	3730      	adds	r7, #48	@ 0x30
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800754c:	b0c0      	sub	sp, #256	@ 0x100
 800754e:	af00      	add	r7, sp, #0
 8007550:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	691b      	ldr	r3, [r3, #16]
 800755c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007564:	68d9      	ldr	r1, [r3, #12]
 8007566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	ea40 0301 	orr.w	r3, r0, r1
 8007570:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	431a      	orrs	r2, r3
 8007580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	431a      	orrs	r2, r3
 8007588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800758c:	69db      	ldr	r3, [r3, #28]
 800758e:	4313      	orrs	r3, r2
 8007590:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80075a0:	f021 010c 	bic.w	r1, r1, #12
 80075a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075ae:	430b      	orrs	r3, r1
 80075b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c2:	6999      	ldr	r1, [r3, #24]
 80075c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	ea40 0301 	orr.w	r3, r0, r1
 80075ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80075d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007814 <UART_SetConfig+0x2cc>)
 80075d8:	429a      	cmp	r2, r3
 80075da:	d005      	beq.n	80075e8 <UART_SetConfig+0xa0>
 80075dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007818 <UART_SetConfig+0x2d0>)
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d104      	bne.n	80075f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075e8:	f7fd fbd6 	bl	8004d98 <HAL_RCC_GetPCLK2Freq>
 80075ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80075f0:	e003      	b.n	80075fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075f2:	f7fd fbbd 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 80075f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007604:	f040 810c 	bne.w	8007820 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007608:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800760c:	2200      	movs	r2, #0
 800760e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007612:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007616:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800761a:	4622      	mov	r2, r4
 800761c:	462b      	mov	r3, r5
 800761e:	1891      	adds	r1, r2, r2
 8007620:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007622:	415b      	adcs	r3, r3
 8007624:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007626:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800762a:	4621      	mov	r1, r4
 800762c:	eb12 0801 	adds.w	r8, r2, r1
 8007630:	4629      	mov	r1, r5
 8007632:	eb43 0901 	adc.w	r9, r3, r1
 8007636:	f04f 0200 	mov.w	r2, #0
 800763a:	f04f 0300 	mov.w	r3, #0
 800763e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007642:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007646:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800764a:	4690      	mov	r8, r2
 800764c:	4699      	mov	r9, r3
 800764e:	4623      	mov	r3, r4
 8007650:	eb18 0303 	adds.w	r3, r8, r3
 8007654:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007658:	462b      	mov	r3, r5
 800765a:	eb49 0303 	adc.w	r3, r9, r3
 800765e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800766e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007672:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007676:	460b      	mov	r3, r1
 8007678:	18db      	adds	r3, r3, r3
 800767a:	653b      	str	r3, [r7, #80]	@ 0x50
 800767c:	4613      	mov	r3, r2
 800767e:	eb42 0303 	adc.w	r3, r2, r3
 8007682:	657b      	str	r3, [r7, #84]	@ 0x54
 8007684:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007688:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800768c:	f7f8 fe10 	bl	80002b0 <__aeabi_uldivmod>
 8007690:	4602      	mov	r2, r0
 8007692:	460b      	mov	r3, r1
 8007694:	4b61      	ldr	r3, [pc, #388]	@ (800781c <UART_SetConfig+0x2d4>)
 8007696:	fba3 2302 	umull	r2, r3, r3, r2
 800769a:	095b      	lsrs	r3, r3, #5
 800769c:	011c      	lsls	r4, r3, #4
 800769e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076a2:	2200      	movs	r2, #0
 80076a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80076ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80076b0:	4642      	mov	r2, r8
 80076b2:	464b      	mov	r3, r9
 80076b4:	1891      	adds	r1, r2, r2
 80076b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076b8:	415b      	adcs	r3, r3
 80076ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80076c0:	4641      	mov	r1, r8
 80076c2:	eb12 0a01 	adds.w	sl, r2, r1
 80076c6:	4649      	mov	r1, r9
 80076c8:	eb43 0b01 	adc.w	fp, r3, r1
 80076cc:	f04f 0200 	mov.w	r2, #0
 80076d0:	f04f 0300 	mov.w	r3, #0
 80076d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80076d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80076dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076e0:	4692      	mov	sl, r2
 80076e2:	469b      	mov	fp, r3
 80076e4:	4643      	mov	r3, r8
 80076e6:	eb1a 0303 	adds.w	r3, sl, r3
 80076ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076ee:	464b      	mov	r3, r9
 80076f0:	eb4b 0303 	adc.w	r3, fp, r3
 80076f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80076f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007704:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007708:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800770c:	460b      	mov	r3, r1
 800770e:	18db      	adds	r3, r3, r3
 8007710:	643b      	str	r3, [r7, #64]	@ 0x40
 8007712:	4613      	mov	r3, r2
 8007714:	eb42 0303 	adc.w	r3, r2, r3
 8007718:	647b      	str	r3, [r7, #68]	@ 0x44
 800771a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800771e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007722:	f7f8 fdc5 	bl	80002b0 <__aeabi_uldivmod>
 8007726:	4602      	mov	r2, r0
 8007728:	460b      	mov	r3, r1
 800772a:	4611      	mov	r1, r2
 800772c:	4b3b      	ldr	r3, [pc, #236]	@ (800781c <UART_SetConfig+0x2d4>)
 800772e:	fba3 2301 	umull	r2, r3, r3, r1
 8007732:	095b      	lsrs	r3, r3, #5
 8007734:	2264      	movs	r2, #100	@ 0x64
 8007736:	fb02 f303 	mul.w	r3, r2, r3
 800773a:	1acb      	subs	r3, r1, r3
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007742:	4b36      	ldr	r3, [pc, #216]	@ (800781c <UART_SetConfig+0x2d4>)
 8007744:	fba3 2302 	umull	r2, r3, r3, r2
 8007748:	095b      	lsrs	r3, r3, #5
 800774a:	005b      	lsls	r3, r3, #1
 800774c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007750:	441c      	add	r4, r3
 8007752:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007756:	2200      	movs	r2, #0
 8007758:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800775c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007760:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007764:	4642      	mov	r2, r8
 8007766:	464b      	mov	r3, r9
 8007768:	1891      	adds	r1, r2, r2
 800776a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800776c:	415b      	adcs	r3, r3
 800776e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007770:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007774:	4641      	mov	r1, r8
 8007776:	1851      	adds	r1, r2, r1
 8007778:	6339      	str	r1, [r7, #48]	@ 0x30
 800777a:	4649      	mov	r1, r9
 800777c:	414b      	adcs	r3, r1
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007780:	f04f 0200 	mov.w	r2, #0
 8007784:	f04f 0300 	mov.w	r3, #0
 8007788:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800778c:	4659      	mov	r1, fp
 800778e:	00cb      	lsls	r3, r1, #3
 8007790:	4651      	mov	r1, sl
 8007792:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007796:	4651      	mov	r1, sl
 8007798:	00ca      	lsls	r2, r1, #3
 800779a:	4610      	mov	r0, r2
 800779c:	4619      	mov	r1, r3
 800779e:	4603      	mov	r3, r0
 80077a0:	4642      	mov	r2, r8
 80077a2:	189b      	adds	r3, r3, r2
 80077a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077a8:	464b      	mov	r3, r9
 80077aa:	460a      	mov	r2, r1
 80077ac:	eb42 0303 	adc.w	r3, r2, r3
 80077b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80077c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80077c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80077c8:	460b      	mov	r3, r1
 80077ca:	18db      	adds	r3, r3, r3
 80077cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077ce:	4613      	mov	r3, r2
 80077d0:	eb42 0303 	adc.w	r3, r2, r3
 80077d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80077de:	f7f8 fd67 	bl	80002b0 <__aeabi_uldivmod>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4b0d      	ldr	r3, [pc, #52]	@ (800781c <UART_SetConfig+0x2d4>)
 80077e8:	fba3 1302 	umull	r1, r3, r3, r2
 80077ec:	095b      	lsrs	r3, r3, #5
 80077ee:	2164      	movs	r1, #100	@ 0x64
 80077f0:	fb01 f303 	mul.w	r3, r1, r3
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	00db      	lsls	r3, r3, #3
 80077f8:	3332      	adds	r3, #50	@ 0x32
 80077fa:	4a08      	ldr	r2, [pc, #32]	@ (800781c <UART_SetConfig+0x2d4>)
 80077fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007800:	095b      	lsrs	r3, r3, #5
 8007802:	f003 0207 	and.w	r2, r3, #7
 8007806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4422      	add	r2, r4
 800780e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007810:	e106      	b.n	8007a20 <UART_SetConfig+0x4d8>
 8007812:	bf00      	nop
 8007814:	40011000 	.word	0x40011000
 8007818:	40011400 	.word	0x40011400
 800781c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007820:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007824:	2200      	movs	r2, #0
 8007826:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800782a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800782e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007832:	4642      	mov	r2, r8
 8007834:	464b      	mov	r3, r9
 8007836:	1891      	adds	r1, r2, r2
 8007838:	6239      	str	r1, [r7, #32]
 800783a:	415b      	adcs	r3, r3
 800783c:	627b      	str	r3, [r7, #36]	@ 0x24
 800783e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007842:	4641      	mov	r1, r8
 8007844:	1854      	adds	r4, r2, r1
 8007846:	4649      	mov	r1, r9
 8007848:	eb43 0501 	adc.w	r5, r3, r1
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	f04f 0300 	mov.w	r3, #0
 8007854:	00eb      	lsls	r3, r5, #3
 8007856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800785a:	00e2      	lsls	r2, r4, #3
 800785c:	4614      	mov	r4, r2
 800785e:	461d      	mov	r5, r3
 8007860:	4643      	mov	r3, r8
 8007862:	18e3      	adds	r3, r4, r3
 8007864:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007868:	464b      	mov	r3, r9
 800786a:	eb45 0303 	adc.w	r3, r5, r3
 800786e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800787e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007882:	f04f 0200 	mov.w	r2, #0
 8007886:	f04f 0300 	mov.w	r3, #0
 800788a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800788e:	4629      	mov	r1, r5
 8007890:	008b      	lsls	r3, r1, #2
 8007892:	4621      	mov	r1, r4
 8007894:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007898:	4621      	mov	r1, r4
 800789a:	008a      	lsls	r2, r1, #2
 800789c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80078a0:	f7f8 fd06 	bl	80002b0 <__aeabi_uldivmod>
 80078a4:	4602      	mov	r2, r0
 80078a6:	460b      	mov	r3, r1
 80078a8:	4b60      	ldr	r3, [pc, #384]	@ (8007a2c <UART_SetConfig+0x4e4>)
 80078aa:	fba3 2302 	umull	r2, r3, r3, r2
 80078ae:	095b      	lsrs	r3, r3, #5
 80078b0:	011c      	lsls	r4, r3, #4
 80078b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078b6:	2200      	movs	r2, #0
 80078b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80078c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80078c4:	4642      	mov	r2, r8
 80078c6:	464b      	mov	r3, r9
 80078c8:	1891      	adds	r1, r2, r2
 80078ca:	61b9      	str	r1, [r7, #24]
 80078cc:	415b      	adcs	r3, r3
 80078ce:	61fb      	str	r3, [r7, #28]
 80078d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078d4:	4641      	mov	r1, r8
 80078d6:	1851      	adds	r1, r2, r1
 80078d8:	6139      	str	r1, [r7, #16]
 80078da:	4649      	mov	r1, r9
 80078dc:	414b      	adcs	r3, r1
 80078de:	617b      	str	r3, [r7, #20]
 80078e0:	f04f 0200 	mov.w	r2, #0
 80078e4:	f04f 0300 	mov.w	r3, #0
 80078e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80078ec:	4659      	mov	r1, fp
 80078ee:	00cb      	lsls	r3, r1, #3
 80078f0:	4651      	mov	r1, sl
 80078f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078f6:	4651      	mov	r1, sl
 80078f8:	00ca      	lsls	r2, r1, #3
 80078fa:	4610      	mov	r0, r2
 80078fc:	4619      	mov	r1, r3
 80078fe:	4603      	mov	r3, r0
 8007900:	4642      	mov	r2, r8
 8007902:	189b      	adds	r3, r3, r2
 8007904:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007908:	464b      	mov	r3, r9
 800790a:	460a      	mov	r2, r1
 800790c:	eb42 0303 	adc.w	r3, r2, r3
 8007910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800791e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007920:	f04f 0200 	mov.w	r2, #0
 8007924:	f04f 0300 	mov.w	r3, #0
 8007928:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800792c:	4649      	mov	r1, r9
 800792e:	008b      	lsls	r3, r1, #2
 8007930:	4641      	mov	r1, r8
 8007932:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007936:	4641      	mov	r1, r8
 8007938:	008a      	lsls	r2, r1, #2
 800793a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800793e:	f7f8 fcb7 	bl	80002b0 <__aeabi_uldivmod>
 8007942:	4602      	mov	r2, r0
 8007944:	460b      	mov	r3, r1
 8007946:	4611      	mov	r1, r2
 8007948:	4b38      	ldr	r3, [pc, #224]	@ (8007a2c <UART_SetConfig+0x4e4>)
 800794a:	fba3 2301 	umull	r2, r3, r3, r1
 800794e:	095b      	lsrs	r3, r3, #5
 8007950:	2264      	movs	r2, #100	@ 0x64
 8007952:	fb02 f303 	mul.w	r3, r2, r3
 8007956:	1acb      	subs	r3, r1, r3
 8007958:	011b      	lsls	r3, r3, #4
 800795a:	3332      	adds	r3, #50	@ 0x32
 800795c:	4a33      	ldr	r2, [pc, #204]	@ (8007a2c <UART_SetConfig+0x4e4>)
 800795e:	fba2 2303 	umull	r2, r3, r2, r3
 8007962:	095b      	lsrs	r3, r3, #5
 8007964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007968:	441c      	add	r4, r3
 800796a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800796e:	2200      	movs	r2, #0
 8007970:	673b      	str	r3, [r7, #112]	@ 0x70
 8007972:	677a      	str	r2, [r7, #116]	@ 0x74
 8007974:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007978:	4642      	mov	r2, r8
 800797a:	464b      	mov	r3, r9
 800797c:	1891      	adds	r1, r2, r2
 800797e:	60b9      	str	r1, [r7, #8]
 8007980:	415b      	adcs	r3, r3
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007988:	4641      	mov	r1, r8
 800798a:	1851      	adds	r1, r2, r1
 800798c:	6039      	str	r1, [r7, #0]
 800798e:	4649      	mov	r1, r9
 8007990:	414b      	adcs	r3, r1
 8007992:	607b      	str	r3, [r7, #4]
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	f04f 0300 	mov.w	r3, #0
 800799c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079a0:	4659      	mov	r1, fp
 80079a2:	00cb      	lsls	r3, r1, #3
 80079a4:	4651      	mov	r1, sl
 80079a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079aa:	4651      	mov	r1, sl
 80079ac:	00ca      	lsls	r2, r1, #3
 80079ae:	4610      	mov	r0, r2
 80079b0:	4619      	mov	r1, r3
 80079b2:	4603      	mov	r3, r0
 80079b4:	4642      	mov	r2, r8
 80079b6:	189b      	adds	r3, r3, r2
 80079b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079ba:	464b      	mov	r3, r9
 80079bc:	460a      	mov	r2, r1
 80079be:	eb42 0303 	adc.w	r3, r2, r3
 80079c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80079c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80079ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80079d0:	f04f 0200 	mov.w	r2, #0
 80079d4:	f04f 0300 	mov.w	r3, #0
 80079d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80079dc:	4649      	mov	r1, r9
 80079de:	008b      	lsls	r3, r1, #2
 80079e0:	4641      	mov	r1, r8
 80079e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079e6:	4641      	mov	r1, r8
 80079e8:	008a      	lsls	r2, r1, #2
 80079ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80079ee:	f7f8 fc5f 	bl	80002b0 <__aeabi_uldivmod>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <UART_SetConfig+0x4e4>)
 80079f8:	fba3 1302 	umull	r1, r3, r3, r2
 80079fc:	095b      	lsrs	r3, r3, #5
 80079fe:	2164      	movs	r1, #100	@ 0x64
 8007a00:	fb01 f303 	mul.w	r3, r1, r3
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	3332      	adds	r3, #50	@ 0x32
 8007a0a:	4a08      	ldr	r2, [pc, #32]	@ (8007a2c <UART_SetConfig+0x4e4>)
 8007a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a10:	095b      	lsrs	r3, r3, #5
 8007a12:	f003 020f 	and.w	r2, r3, #15
 8007a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4422      	add	r2, r4
 8007a1e:	609a      	str	r2, [r3, #8]
}
 8007a20:	bf00      	nop
 8007a22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a26:	46bd      	mov	sp, r7
 8007a28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a2c:	51eb851f 	.word	0x51eb851f

08007a30 <std>:
 8007a30:	2300      	movs	r3, #0
 8007a32:	b510      	push	{r4, lr}
 8007a34:	4604      	mov	r4, r0
 8007a36:	e9c0 3300 	strd	r3, r3, [r0]
 8007a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a3e:	6083      	str	r3, [r0, #8]
 8007a40:	8181      	strh	r1, [r0, #12]
 8007a42:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a44:	81c2      	strh	r2, [r0, #14]
 8007a46:	6183      	str	r3, [r0, #24]
 8007a48:	4619      	mov	r1, r3
 8007a4a:	2208      	movs	r2, #8
 8007a4c:	305c      	adds	r0, #92	@ 0x5c
 8007a4e:	f000 fa23 	bl	8007e98 <memset>
 8007a52:	4b0d      	ldr	r3, [pc, #52]	@ (8007a88 <std+0x58>)
 8007a54:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a56:	4b0d      	ldr	r3, [pc, #52]	@ (8007a8c <std+0x5c>)
 8007a58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a90 <std+0x60>)
 8007a5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007a94 <std+0x64>)
 8007a60:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a62:	4b0d      	ldr	r3, [pc, #52]	@ (8007a98 <std+0x68>)
 8007a64:	6224      	str	r4, [r4, #32]
 8007a66:	429c      	cmp	r4, r3
 8007a68:	d006      	beq.n	8007a78 <std+0x48>
 8007a6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a6e:	4294      	cmp	r4, r2
 8007a70:	d002      	beq.n	8007a78 <std+0x48>
 8007a72:	33d0      	adds	r3, #208	@ 0xd0
 8007a74:	429c      	cmp	r4, r3
 8007a76:	d105      	bne.n	8007a84 <std+0x54>
 8007a78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a80:	f000 bb14 	b.w	80080ac <__retarget_lock_init_recursive>
 8007a84:	bd10      	pop	{r4, pc}
 8007a86:	bf00      	nop
 8007a88:	08007ce9 	.word	0x08007ce9
 8007a8c:	08007d0b 	.word	0x08007d0b
 8007a90:	08007d43 	.word	0x08007d43
 8007a94:	08007d67 	.word	0x08007d67
 8007a98:	20000c84 	.word	0x20000c84

08007a9c <stdio_exit_handler>:
 8007a9c:	4a02      	ldr	r2, [pc, #8]	@ (8007aa8 <stdio_exit_handler+0xc>)
 8007a9e:	4903      	ldr	r1, [pc, #12]	@ (8007aac <stdio_exit_handler+0x10>)
 8007aa0:	4803      	ldr	r0, [pc, #12]	@ (8007ab0 <stdio_exit_handler+0x14>)
 8007aa2:	f000 b869 	b.w	8007b78 <_fwalk_sglue>
 8007aa6:	bf00      	nop
 8007aa8:	20000028 	.word	0x20000028
 8007aac:	08008c71 	.word	0x08008c71
 8007ab0:	20000038 	.word	0x20000038

08007ab4 <cleanup_stdio>:
 8007ab4:	6841      	ldr	r1, [r0, #4]
 8007ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae8 <cleanup_stdio+0x34>)
 8007ab8:	4299      	cmp	r1, r3
 8007aba:	b510      	push	{r4, lr}
 8007abc:	4604      	mov	r4, r0
 8007abe:	d001      	beq.n	8007ac4 <cleanup_stdio+0x10>
 8007ac0:	f001 f8d6 	bl	8008c70 <_fflush_r>
 8007ac4:	68a1      	ldr	r1, [r4, #8]
 8007ac6:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <cleanup_stdio+0x38>)
 8007ac8:	4299      	cmp	r1, r3
 8007aca:	d002      	beq.n	8007ad2 <cleanup_stdio+0x1e>
 8007acc:	4620      	mov	r0, r4
 8007ace:	f001 f8cf 	bl	8008c70 <_fflush_r>
 8007ad2:	68e1      	ldr	r1, [r4, #12]
 8007ad4:	4b06      	ldr	r3, [pc, #24]	@ (8007af0 <cleanup_stdio+0x3c>)
 8007ad6:	4299      	cmp	r1, r3
 8007ad8:	d004      	beq.n	8007ae4 <cleanup_stdio+0x30>
 8007ada:	4620      	mov	r0, r4
 8007adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ae0:	f001 b8c6 	b.w	8008c70 <_fflush_r>
 8007ae4:	bd10      	pop	{r4, pc}
 8007ae6:	bf00      	nop
 8007ae8:	20000c84 	.word	0x20000c84
 8007aec:	20000cec 	.word	0x20000cec
 8007af0:	20000d54 	.word	0x20000d54

08007af4 <global_stdio_init.part.0>:
 8007af4:	b510      	push	{r4, lr}
 8007af6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b24 <global_stdio_init.part.0+0x30>)
 8007af8:	4c0b      	ldr	r4, [pc, #44]	@ (8007b28 <global_stdio_init.part.0+0x34>)
 8007afa:	4a0c      	ldr	r2, [pc, #48]	@ (8007b2c <global_stdio_init.part.0+0x38>)
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	4620      	mov	r0, r4
 8007b00:	2200      	movs	r2, #0
 8007b02:	2104      	movs	r1, #4
 8007b04:	f7ff ff94 	bl	8007a30 <std>
 8007b08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	2109      	movs	r1, #9
 8007b10:	f7ff ff8e 	bl	8007a30 <std>
 8007b14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b18:	2202      	movs	r2, #2
 8007b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b1e:	2112      	movs	r1, #18
 8007b20:	f7ff bf86 	b.w	8007a30 <std>
 8007b24:	20000dbc 	.word	0x20000dbc
 8007b28:	20000c84 	.word	0x20000c84
 8007b2c:	08007a9d 	.word	0x08007a9d

08007b30 <__sfp_lock_acquire>:
 8007b30:	4801      	ldr	r0, [pc, #4]	@ (8007b38 <__sfp_lock_acquire+0x8>)
 8007b32:	f000 babc 	b.w	80080ae <__retarget_lock_acquire_recursive>
 8007b36:	bf00      	nop
 8007b38:	20000dc5 	.word	0x20000dc5

08007b3c <__sfp_lock_release>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	@ (8007b44 <__sfp_lock_release+0x8>)
 8007b3e:	f000 bab7 	b.w	80080b0 <__retarget_lock_release_recursive>
 8007b42:	bf00      	nop
 8007b44:	20000dc5 	.word	0x20000dc5

08007b48 <__sinit>:
 8007b48:	b510      	push	{r4, lr}
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	f7ff fff0 	bl	8007b30 <__sfp_lock_acquire>
 8007b50:	6a23      	ldr	r3, [r4, #32]
 8007b52:	b11b      	cbz	r3, 8007b5c <__sinit+0x14>
 8007b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b58:	f7ff bff0 	b.w	8007b3c <__sfp_lock_release>
 8007b5c:	4b04      	ldr	r3, [pc, #16]	@ (8007b70 <__sinit+0x28>)
 8007b5e:	6223      	str	r3, [r4, #32]
 8007b60:	4b04      	ldr	r3, [pc, #16]	@ (8007b74 <__sinit+0x2c>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1f5      	bne.n	8007b54 <__sinit+0xc>
 8007b68:	f7ff ffc4 	bl	8007af4 <global_stdio_init.part.0>
 8007b6c:	e7f2      	b.n	8007b54 <__sinit+0xc>
 8007b6e:	bf00      	nop
 8007b70:	08007ab5 	.word	0x08007ab5
 8007b74:	20000dbc 	.word	0x20000dbc

08007b78 <_fwalk_sglue>:
 8007b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	4688      	mov	r8, r1
 8007b80:	4614      	mov	r4, r2
 8007b82:	2600      	movs	r6, #0
 8007b84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b88:	f1b9 0901 	subs.w	r9, r9, #1
 8007b8c:	d505      	bpl.n	8007b9a <_fwalk_sglue+0x22>
 8007b8e:	6824      	ldr	r4, [r4, #0]
 8007b90:	2c00      	cmp	r4, #0
 8007b92:	d1f7      	bne.n	8007b84 <_fwalk_sglue+0xc>
 8007b94:	4630      	mov	r0, r6
 8007b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b9a:	89ab      	ldrh	r3, [r5, #12]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d907      	bls.n	8007bb0 <_fwalk_sglue+0x38>
 8007ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	d003      	beq.n	8007bb0 <_fwalk_sglue+0x38>
 8007ba8:	4629      	mov	r1, r5
 8007baa:	4638      	mov	r0, r7
 8007bac:	47c0      	blx	r8
 8007bae:	4306      	orrs	r6, r0
 8007bb0:	3568      	adds	r5, #104	@ 0x68
 8007bb2:	e7e9      	b.n	8007b88 <_fwalk_sglue+0x10>

08007bb4 <iprintf>:
 8007bb4:	b40f      	push	{r0, r1, r2, r3}
 8007bb6:	b507      	push	{r0, r1, r2, lr}
 8007bb8:	4906      	ldr	r1, [pc, #24]	@ (8007bd4 <iprintf+0x20>)
 8007bba:	ab04      	add	r3, sp, #16
 8007bbc:	6808      	ldr	r0, [r1, #0]
 8007bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bc2:	6881      	ldr	r1, [r0, #8]
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	f000 fd2b 	bl	8008620 <_vfiprintf_r>
 8007bca:	b003      	add	sp, #12
 8007bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bd0:	b004      	add	sp, #16
 8007bd2:	4770      	bx	lr
 8007bd4:	20000034 	.word	0x20000034

08007bd8 <putchar>:
 8007bd8:	4b02      	ldr	r3, [pc, #8]	@ (8007be4 <putchar+0xc>)
 8007bda:	4601      	mov	r1, r0
 8007bdc:	6818      	ldr	r0, [r3, #0]
 8007bde:	6882      	ldr	r2, [r0, #8]
 8007be0:	f001 b8e2 	b.w	8008da8 <_putc_r>
 8007be4:	20000034 	.word	0x20000034

08007be8 <_puts_r>:
 8007be8:	6a03      	ldr	r3, [r0, #32]
 8007bea:	b570      	push	{r4, r5, r6, lr}
 8007bec:	6884      	ldr	r4, [r0, #8]
 8007bee:	4605      	mov	r5, r0
 8007bf0:	460e      	mov	r6, r1
 8007bf2:	b90b      	cbnz	r3, 8007bf8 <_puts_r+0x10>
 8007bf4:	f7ff ffa8 	bl	8007b48 <__sinit>
 8007bf8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bfa:	07db      	lsls	r3, r3, #31
 8007bfc:	d405      	bmi.n	8007c0a <_puts_r+0x22>
 8007bfe:	89a3      	ldrh	r3, [r4, #12]
 8007c00:	0598      	lsls	r0, r3, #22
 8007c02:	d402      	bmi.n	8007c0a <_puts_r+0x22>
 8007c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c06:	f000 fa52 	bl	80080ae <__retarget_lock_acquire_recursive>
 8007c0a:	89a3      	ldrh	r3, [r4, #12]
 8007c0c:	0719      	lsls	r1, r3, #28
 8007c0e:	d502      	bpl.n	8007c16 <_puts_r+0x2e>
 8007c10:	6923      	ldr	r3, [r4, #16]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d135      	bne.n	8007c82 <_puts_r+0x9a>
 8007c16:	4621      	mov	r1, r4
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f000 f8e7 	bl	8007dec <__swsetup_r>
 8007c1e:	b380      	cbz	r0, 8007c82 <_puts_r+0x9a>
 8007c20:	f04f 35ff 	mov.w	r5, #4294967295
 8007c24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c26:	07da      	lsls	r2, r3, #31
 8007c28:	d405      	bmi.n	8007c36 <_puts_r+0x4e>
 8007c2a:	89a3      	ldrh	r3, [r4, #12]
 8007c2c:	059b      	lsls	r3, r3, #22
 8007c2e:	d402      	bmi.n	8007c36 <_puts_r+0x4e>
 8007c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c32:	f000 fa3d 	bl	80080b0 <__retarget_lock_release_recursive>
 8007c36:	4628      	mov	r0, r5
 8007c38:	bd70      	pop	{r4, r5, r6, pc}
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	da04      	bge.n	8007c48 <_puts_r+0x60>
 8007c3e:	69a2      	ldr	r2, [r4, #24]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	dc17      	bgt.n	8007c74 <_puts_r+0x8c>
 8007c44:	290a      	cmp	r1, #10
 8007c46:	d015      	beq.n	8007c74 <_puts_r+0x8c>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	1c5a      	adds	r2, r3, #1
 8007c4c:	6022      	str	r2, [r4, #0]
 8007c4e:	7019      	strb	r1, [r3, #0]
 8007c50:	68a3      	ldr	r3, [r4, #8]
 8007c52:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c56:	3b01      	subs	r3, #1
 8007c58:	60a3      	str	r3, [r4, #8]
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	d1ed      	bne.n	8007c3a <_puts_r+0x52>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	da11      	bge.n	8007c86 <_puts_r+0x9e>
 8007c62:	4622      	mov	r2, r4
 8007c64:	210a      	movs	r1, #10
 8007c66:	4628      	mov	r0, r5
 8007c68:	f000 f881 	bl	8007d6e <__swbuf_r>
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	d0d7      	beq.n	8007c20 <_puts_r+0x38>
 8007c70:	250a      	movs	r5, #10
 8007c72:	e7d7      	b.n	8007c24 <_puts_r+0x3c>
 8007c74:	4622      	mov	r2, r4
 8007c76:	4628      	mov	r0, r5
 8007c78:	f000 f879 	bl	8007d6e <__swbuf_r>
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	d1e7      	bne.n	8007c50 <_puts_r+0x68>
 8007c80:	e7ce      	b.n	8007c20 <_puts_r+0x38>
 8007c82:	3e01      	subs	r6, #1
 8007c84:	e7e4      	b.n	8007c50 <_puts_r+0x68>
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	6022      	str	r2, [r4, #0]
 8007c8c:	220a      	movs	r2, #10
 8007c8e:	701a      	strb	r2, [r3, #0]
 8007c90:	e7ee      	b.n	8007c70 <_puts_r+0x88>
	...

08007c94 <puts>:
 8007c94:	4b02      	ldr	r3, [pc, #8]	@ (8007ca0 <puts+0xc>)
 8007c96:	4601      	mov	r1, r0
 8007c98:	6818      	ldr	r0, [r3, #0]
 8007c9a:	f7ff bfa5 	b.w	8007be8 <_puts_r>
 8007c9e:	bf00      	nop
 8007ca0:	20000034 	.word	0x20000034

08007ca4 <siprintf>:
 8007ca4:	b40e      	push	{r1, r2, r3}
 8007ca6:	b510      	push	{r4, lr}
 8007ca8:	b09d      	sub	sp, #116	@ 0x74
 8007caa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007cac:	9002      	str	r0, [sp, #8]
 8007cae:	9006      	str	r0, [sp, #24]
 8007cb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007cb4:	480a      	ldr	r0, [pc, #40]	@ (8007ce0 <siprintf+0x3c>)
 8007cb6:	9107      	str	r1, [sp, #28]
 8007cb8:	9104      	str	r1, [sp, #16]
 8007cba:	490a      	ldr	r1, [pc, #40]	@ (8007ce4 <siprintf+0x40>)
 8007cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc0:	9105      	str	r1, [sp, #20]
 8007cc2:	2400      	movs	r4, #0
 8007cc4:	a902      	add	r1, sp, #8
 8007cc6:	6800      	ldr	r0, [r0, #0]
 8007cc8:	9301      	str	r3, [sp, #4]
 8007cca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007ccc:	f000 fb82 	bl	80083d4 <_svfiprintf_r>
 8007cd0:	9b02      	ldr	r3, [sp, #8]
 8007cd2:	701c      	strb	r4, [r3, #0]
 8007cd4:	b01d      	add	sp, #116	@ 0x74
 8007cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cda:	b003      	add	sp, #12
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop
 8007ce0:	20000034 	.word	0x20000034
 8007ce4:	ffff0208 	.word	0xffff0208

08007ce8 <__sread>:
 8007ce8:	b510      	push	{r4, lr}
 8007cea:	460c      	mov	r4, r1
 8007cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf0:	f000 f98e 	bl	8008010 <_read_r>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	bfab      	itete	ge
 8007cf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007cfa:	89a3      	ldrhlt	r3, [r4, #12]
 8007cfc:	181b      	addge	r3, r3, r0
 8007cfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d02:	bfac      	ite	ge
 8007d04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d06:	81a3      	strhlt	r3, [r4, #12]
 8007d08:	bd10      	pop	{r4, pc}

08007d0a <__swrite>:
 8007d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d0e:	461f      	mov	r7, r3
 8007d10:	898b      	ldrh	r3, [r1, #12]
 8007d12:	05db      	lsls	r3, r3, #23
 8007d14:	4605      	mov	r5, r0
 8007d16:	460c      	mov	r4, r1
 8007d18:	4616      	mov	r6, r2
 8007d1a:	d505      	bpl.n	8007d28 <__swrite+0x1e>
 8007d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d20:	2302      	movs	r3, #2
 8007d22:	2200      	movs	r2, #0
 8007d24:	f000 f962 	bl	8007fec <_lseek_r>
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d32:	81a3      	strh	r3, [r4, #12]
 8007d34:	4632      	mov	r2, r6
 8007d36:	463b      	mov	r3, r7
 8007d38:	4628      	mov	r0, r5
 8007d3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3e:	f000 b979 	b.w	8008034 <_write_r>

08007d42 <__sseek>:
 8007d42:	b510      	push	{r4, lr}
 8007d44:	460c      	mov	r4, r1
 8007d46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d4a:	f000 f94f 	bl	8007fec <_lseek_r>
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	89a3      	ldrh	r3, [r4, #12]
 8007d52:	bf15      	itete	ne
 8007d54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d5e:	81a3      	strheq	r3, [r4, #12]
 8007d60:	bf18      	it	ne
 8007d62:	81a3      	strhne	r3, [r4, #12]
 8007d64:	bd10      	pop	{r4, pc}

08007d66 <__sclose>:
 8007d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d6a:	f000 b92f 	b.w	8007fcc <_close_r>

08007d6e <__swbuf_r>:
 8007d6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d70:	460e      	mov	r6, r1
 8007d72:	4614      	mov	r4, r2
 8007d74:	4605      	mov	r5, r0
 8007d76:	b118      	cbz	r0, 8007d80 <__swbuf_r+0x12>
 8007d78:	6a03      	ldr	r3, [r0, #32]
 8007d7a:	b90b      	cbnz	r3, 8007d80 <__swbuf_r+0x12>
 8007d7c:	f7ff fee4 	bl	8007b48 <__sinit>
 8007d80:	69a3      	ldr	r3, [r4, #24]
 8007d82:	60a3      	str	r3, [r4, #8]
 8007d84:	89a3      	ldrh	r3, [r4, #12]
 8007d86:	071a      	lsls	r2, r3, #28
 8007d88:	d501      	bpl.n	8007d8e <__swbuf_r+0x20>
 8007d8a:	6923      	ldr	r3, [r4, #16]
 8007d8c:	b943      	cbnz	r3, 8007da0 <__swbuf_r+0x32>
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4628      	mov	r0, r5
 8007d92:	f000 f82b 	bl	8007dec <__swsetup_r>
 8007d96:	b118      	cbz	r0, 8007da0 <__swbuf_r+0x32>
 8007d98:	f04f 37ff 	mov.w	r7, #4294967295
 8007d9c:	4638      	mov	r0, r7
 8007d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	6922      	ldr	r2, [r4, #16]
 8007da4:	1a98      	subs	r0, r3, r2
 8007da6:	6963      	ldr	r3, [r4, #20]
 8007da8:	b2f6      	uxtb	r6, r6
 8007daa:	4283      	cmp	r3, r0
 8007dac:	4637      	mov	r7, r6
 8007dae:	dc05      	bgt.n	8007dbc <__swbuf_r+0x4e>
 8007db0:	4621      	mov	r1, r4
 8007db2:	4628      	mov	r0, r5
 8007db4:	f000 ff5c 	bl	8008c70 <_fflush_r>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	d1ed      	bne.n	8007d98 <__swbuf_r+0x2a>
 8007dbc:	68a3      	ldr	r3, [r4, #8]
 8007dbe:	3b01      	subs	r3, #1
 8007dc0:	60a3      	str	r3, [r4, #8]
 8007dc2:	6823      	ldr	r3, [r4, #0]
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	6022      	str	r2, [r4, #0]
 8007dc8:	701e      	strb	r6, [r3, #0]
 8007dca:	6962      	ldr	r2, [r4, #20]
 8007dcc:	1c43      	adds	r3, r0, #1
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d004      	beq.n	8007ddc <__swbuf_r+0x6e>
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	07db      	lsls	r3, r3, #31
 8007dd6:	d5e1      	bpl.n	8007d9c <__swbuf_r+0x2e>
 8007dd8:	2e0a      	cmp	r6, #10
 8007dda:	d1df      	bne.n	8007d9c <__swbuf_r+0x2e>
 8007ddc:	4621      	mov	r1, r4
 8007dde:	4628      	mov	r0, r5
 8007de0:	f000 ff46 	bl	8008c70 <_fflush_r>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	d0d9      	beq.n	8007d9c <__swbuf_r+0x2e>
 8007de8:	e7d6      	b.n	8007d98 <__swbuf_r+0x2a>
	...

08007dec <__swsetup_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <__swsetup_r+0xa8>)
 8007df0:	4605      	mov	r5, r0
 8007df2:	6818      	ldr	r0, [r3, #0]
 8007df4:	460c      	mov	r4, r1
 8007df6:	b118      	cbz	r0, 8007e00 <__swsetup_r+0x14>
 8007df8:	6a03      	ldr	r3, [r0, #32]
 8007dfa:	b90b      	cbnz	r3, 8007e00 <__swsetup_r+0x14>
 8007dfc:	f7ff fea4 	bl	8007b48 <__sinit>
 8007e00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e04:	0719      	lsls	r1, r3, #28
 8007e06:	d422      	bmi.n	8007e4e <__swsetup_r+0x62>
 8007e08:	06da      	lsls	r2, r3, #27
 8007e0a:	d407      	bmi.n	8007e1c <__swsetup_r+0x30>
 8007e0c:	2209      	movs	r2, #9
 8007e0e:	602a      	str	r2, [r5, #0]
 8007e10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e14:	81a3      	strh	r3, [r4, #12]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1a:	e033      	b.n	8007e84 <__swsetup_r+0x98>
 8007e1c:	0758      	lsls	r0, r3, #29
 8007e1e:	d512      	bpl.n	8007e46 <__swsetup_r+0x5a>
 8007e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e22:	b141      	cbz	r1, 8007e36 <__swsetup_r+0x4a>
 8007e24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e28:	4299      	cmp	r1, r3
 8007e2a:	d002      	beq.n	8007e32 <__swsetup_r+0x46>
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	f000 f975 	bl	800811c <_free_r>
 8007e32:	2300      	movs	r3, #0
 8007e34:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e36:	89a3      	ldrh	r3, [r4, #12]
 8007e38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e3c:	81a3      	strh	r3, [r4, #12]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	6023      	str	r3, [r4, #0]
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f043 0308 	orr.w	r3, r3, #8
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	6923      	ldr	r3, [r4, #16]
 8007e50:	b94b      	cbnz	r3, 8007e66 <__swsetup_r+0x7a>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e5c:	d003      	beq.n	8007e66 <__swsetup_r+0x7a>
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 ff65 	bl	8008d30 <__smakebuf_r>
 8007e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e6a:	f013 0201 	ands.w	r2, r3, #1
 8007e6e:	d00a      	beq.n	8007e86 <__swsetup_r+0x9a>
 8007e70:	2200      	movs	r2, #0
 8007e72:	60a2      	str	r2, [r4, #8]
 8007e74:	6962      	ldr	r2, [r4, #20]
 8007e76:	4252      	negs	r2, r2
 8007e78:	61a2      	str	r2, [r4, #24]
 8007e7a:	6922      	ldr	r2, [r4, #16]
 8007e7c:	b942      	cbnz	r2, 8007e90 <__swsetup_r+0xa4>
 8007e7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e82:	d1c5      	bne.n	8007e10 <__swsetup_r+0x24>
 8007e84:	bd38      	pop	{r3, r4, r5, pc}
 8007e86:	0799      	lsls	r1, r3, #30
 8007e88:	bf58      	it	pl
 8007e8a:	6962      	ldrpl	r2, [r4, #20]
 8007e8c:	60a2      	str	r2, [r4, #8]
 8007e8e:	e7f4      	b.n	8007e7a <__swsetup_r+0x8e>
 8007e90:	2000      	movs	r0, #0
 8007e92:	e7f7      	b.n	8007e84 <__swsetup_r+0x98>
 8007e94:	20000034 	.word	0x20000034

08007e98 <memset>:
 8007e98:	4402      	add	r2, r0
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d100      	bne.n	8007ea2 <memset+0xa>
 8007ea0:	4770      	bx	lr
 8007ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8007ea6:	e7f9      	b.n	8007e9c <memset+0x4>

08007ea8 <strchr>:
 8007ea8:	b2c9      	uxtb	r1, r1
 8007eaa:	4603      	mov	r3, r0
 8007eac:	4618      	mov	r0, r3
 8007eae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eb2:	b112      	cbz	r2, 8007eba <strchr+0x12>
 8007eb4:	428a      	cmp	r2, r1
 8007eb6:	d1f9      	bne.n	8007eac <strchr+0x4>
 8007eb8:	4770      	bx	lr
 8007eba:	2900      	cmp	r1, #0
 8007ebc:	bf18      	it	ne
 8007ebe:	2000      	movne	r0, #0
 8007ec0:	4770      	bx	lr

08007ec2 <strncmp>:
 8007ec2:	b510      	push	{r4, lr}
 8007ec4:	b16a      	cbz	r2, 8007ee2 <strncmp+0x20>
 8007ec6:	3901      	subs	r1, #1
 8007ec8:	1884      	adds	r4, r0, r2
 8007eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ece:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ed2:	429a      	cmp	r2, r3
 8007ed4:	d103      	bne.n	8007ede <strncmp+0x1c>
 8007ed6:	42a0      	cmp	r0, r4
 8007ed8:	d001      	beq.n	8007ede <strncmp+0x1c>
 8007eda:	2a00      	cmp	r2, #0
 8007edc:	d1f5      	bne.n	8007eca <strncmp+0x8>
 8007ede:	1ad0      	subs	r0, r2, r3
 8007ee0:	bd10      	pop	{r4, pc}
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	e7fc      	b.n	8007ee0 <strncmp+0x1e>
	...

08007ee8 <strtok>:
 8007ee8:	4b16      	ldr	r3, [pc, #88]	@ (8007f44 <strtok+0x5c>)
 8007eea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eee:	681f      	ldr	r7, [r3, #0]
 8007ef0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007ef2:	4605      	mov	r5, r0
 8007ef4:	460e      	mov	r6, r1
 8007ef6:	b9ec      	cbnz	r4, 8007f34 <strtok+0x4c>
 8007ef8:	2050      	movs	r0, #80	@ 0x50
 8007efa:	f000 f959 	bl	80081b0 <malloc>
 8007efe:	4602      	mov	r2, r0
 8007f00:	6478      	str	r0, [r7, #68]	@ 0x44
 8007f02:	b920      	cbnz	r0, 8007f0e <strtok+0x26>
 8007f04:	4b10      	ldr	r3, [pc, #64]	@ (8007f48 <strtok+0x60>)
 8007f06:	4811      	ldr	r0, [pc, #68]	@ (8007f4c <strtok+0x64>)
 8007f08:	215b      	movs	r1, #91	@ 0x5b
 8007f0a:	f000 f8e9 	bl	80080e0 <__assert_func>
 8007f0e:	e9c0 4400 	strd	r4, r4, [r0]
 8007f12:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007f16:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007f1a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8007f1e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007f22:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007f26:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007f2a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007f2e:	6184      	str	r4, [r0, #24]
 8007f30:	7704      	strb	r4, [r0, #28]
 8007f32:	6244      	str	r4, [r0, #36]	@ 0x24
 8007f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f36:	4631      	mov	r1, r6
 8007f38:	4628      	mov	r0, r5
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f40:	f000 b806 	b.w	8007f50 <__strtok_r>
 8007f44:	20000034 	.word	0x20000034
 8007f48:	08009630 	.word	0x08009630
 8007f4c:	08009647 	.word	0x08009647

08007f50 <__strtok_r>:
 8007f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f52:	4604      	mov	r4, r0
 8007f54:	b908      	cbnz	r0, 8007f5a <__strtok_r+0xa>
 8007f56:	6814      	ldr	r4, [r2, #0]
 8007f58:	b144      	cbz	r4, 8007f6c <__strtok_r+0x1c>
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007f60:	460f      	mov	r7, r1
 8007f62:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007f66:	b91e      	cbnz	r6, 8007f70 <__strtok_r+0x20>
 8007f68:	b965      	cbnz	r5, 8007f84 <__strtok_r+0x34>
 8007f6a:	6015      	str	r5, [r2, #0]
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	e005      	b.n	8007f7c <__strtok_r+0x2c>
 8007f70:	42b5      	cmp	r5, r6
 8007f72:	d1f6      	bne.n	8007f62 <__strtok_r+0x12>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d1f0      	bne.n	8007f5a <__strtok_r+0xa>
 8007f78:	6014      	str	r4, [r2, #0]
 8007f7a:	7003      	strb	r3, [r0, #0]
 8007f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f7e:	461c      	mov	r4, r3
 8007f80:	e00c      	b.n	8007f9c <__strtok_r+0x4c>
 8007f82:	b91d      	cbnz	r5, 8007f8c <__strtok_r+0x3c>
 8007f84:	4627      	mov	r7, r4
 8007f86:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007f8a:	460e      	mov	r6, r1
 8007f8c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007f90:	42ab      	cmp	r3, r5
 8007f92:	d1f6      	bne.n	8007f82 <__strtok_r+0x32>
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d0f2      	beq.n	8007f7e <__strtok_r+0x2e>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	703b      	strb	r3, [r7, #0]
 8007f9c:	6014      	str	r4, [r2, #0]
 8007f9e:	e7ed      	b.n	8007f7c <__strtok_r+0x2c>

08007fa0 <strstr>:
 8007fa0:	780a      	ldrb	r2, [r1, #0]
 8007fa2:	b570      	push	{r4, r5, r6, lr}
 8007fa4:	b96a      	cbnz	r2, 8007fc2 <strstr+0x22>
 8007fa6:	bd70      	pop	{r4, r5, r6, pc}
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	d109      	bne.n	8007fc0 <strstr+0x20>
 8007fac:	460c      	mov	r4, r1
 8007fae:	4605      	mov	r5, r0
 8007fb0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d0f6      	beq.n	8007fa6 <strstr+0x6>
 8007fb8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007fbc:	429e      	cmp	r6, r3
 8007fbe:	d0f7      	beq.n	8007fb0 <strstr+0x10>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	7803      	ldrb	r3, [r0, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1ef      	bne.n	8007fa8 <strstr+0x8>
 8007fc8:	4618      	mov	r0, r3
 8007fca:	e7ec      	b.n	8007fa6 <strstr+0x6>

08007fcc <_close_r>:
 8007fcc:	b538      	push	{r3, r4, r5, lr}
 8007fce:	4d06      	ldr	r5, [pc, #24]	@ (8007fe8 <_close_r+0x1c>)
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	4608      	mov	r0, r1
 8007fd6:	602b      	str	r3, [r5, #0]
 8007fd8:	f7fa fd64 	bl	8002aa4 <_close>
 8007fdc:	1c43      	adds	r3, r0, #1
 8007fde:	d102      	bne.n	8007fe6 <_close_r+0x1a>
 8007fe0:	682b      	ldr	r3, [r5, #0]
 8007fe2:	b103      	cbz	r3, 8007fe6 <_close_r+0x1a>
 8007fe4:	6023      	str	r3, [r4, #0]
 8007fe6:	bd38      	pop	{r3, r4, r5, pc}
 8007fe8:	20000dc0 	.word	0x20000dc0

08007fec <_lseek_r>:
 8007fec:	b538      	push	{r3, r4, r5, lr}
 8007fee:	4d07      	ldr	r5, [pc, #28]	@ (800800c <_lseek_r+0x20>)
 8007ff0:	4604      	mov	r4, r0
 8007ff2:	4608      	mov	r0, r1
 8007ff4:	4611      	mov	r1, r2
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	602a      	str	r2, [r5, #0]
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f7fa fd79 	bl	8002af2 <_lseek>
 8008000:	1c43      	adds	r3, r0, #1
 8008002:	d102      	bne.n	800800a <_lseek_r+0x1e>
 8008004:	682b      	ldr	r3, [r5, #0]
 8008006:	b103      	cbz	r3, 800800a <_lseek_r+0x1e>
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	bd38      	pop	{r3, r4, r5, pc}
 800800c:	20000dc0 	.word	0x20000dc0

08008010 <_read_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4d07      	ldr	r5, [pc, #28]	@ (8008030 <_read_r+0x20>)
 8008014:	4604      	mov	r4, r0
 8008016:	4608      	mov	r0, r1
 8008018:	4611      	mov	r1, r2
 800801a:	2200      	movs	r2, #0
 800801c:	602a      	str	r2, [r5, #0]
 800801e:	461a      	mov	r2, r3
 8008020:	f7fa fd07 	bl	8002a32 <_read>
 8008024:	1c43      	adds	r3, r0, #1
 8008026:	d102      	bne.n	800802e <_read_r+0x1e>
 8008028:	682b      	ldr	r3, [r5, #0]
 800802a:	b103      	cbz	r3, 800802e <_read_r+0x1e>
 800802c:	6023      	str	r3, [r4, #0]
 800802e:	bd38      	pop	{r3, r4, r5, pc}
 8008030:	20000dc0 	.word	0x20000dc0

08008034 <_write_r>:
 8008034:	b538      	push	{r3, r4, r5, lr}
 8008036:	4d07      	ldr	r5, [pc, #28]	@ (8008054 <_write_r+0x20>)
 8008038:	4604      	mov	r4, r0
 800803a:	4608      	mov	r0, r1
 800803c:	4611      	mov	r1, r2
 800803e:	2200      	movs	r2, #0
 8008040:	602a      	str	r2, [r5, #0]
 8008042:	461a      	mov	r2, r3
 8008044:	f7fa fd12 	bl	8002a6c <_write>
 8008048:	1c43      	adds	r3, r0, #1
 800804a:	d102      	bne.n	8008052 <_write_r+0x1e>
 800804c:	682b      	ldr	r3, [r5, #0]
 800804e:	b103      	cbz	r3, 8008052 <_write_r+0x1e>
 8008050:	6023      	str	r3, [r4, #0]
 8008052:	bd38      	pop	{r3, r4, r5, pc}
 8008054:	20000dc0 	.word	0x20000dc0

08008058 <__errno>:
 8008058:	4b01      	ldr	r3, [pc, #4]	@ (8008060 <__errno+0x8>)
 800805a:	6818      	ldr	r0, [r3, #0]
 800805c:	4770      	bx	lr
 800805e:	bf00      	nop
 8008060:	20000034 	.word	0x20000034

08008064 <__libc_init_array>:
 8008064:	b570      	push	{r4, r5, r6, lr}
 8008066:	4d0d      	ldr	r5, [pc, #52]	@ (800809c <__libc_init_array+0x38>)
 8008068:	4c0d      	ldr	r4, [pc, #52]	@ (80080a0 <__libc_init_array+0x3c>)
 800806a:	1b64      	subs	r4, r4, r5
 800806c:	10a4      	asrs	r4, r4, #2
 800806e:	2600      	movs	r6, #0
 8008070:	42a6      	cmp	r6, r4
 8008072:	d109      	bne.n	8008088 <__libc_init_array+0x24>
 8008074:	4d0b      	ldr	r5, [pc, #44]	@ (80080a4 <__libc_init_array+0x40>)
 8008076:	4c0c      	ldr	r4, [pc, #48]	@ (80080a8 <__libc_init_array+0x44>)
 8008078:	f000 ff98 	bl	8008fac <_init>
 800807c:	1b64      	subs	r4, r4, r5
 800807e:	10a4      	asrs	r4, r4, #2
 8008080:	2600      	movs	r6, #0
 8008082:	42a6      	cmp	r6, r4
 8008084:	d105      	bne.n	8008092 <__libc_init_array+0x2e>
 8008086:	bd70      	pop	{r4, r5, r6, pc}
 8008088:	f855 3b04 	ldr.w	r3, [r5], #4
 800808c:	4798      	blx	r3
 800808e:	3601      	adds	r6, #1
 8008090:	e7ee      	b.n	8008070 <__libc_init_array+0xc>
 8008092:	f855 3b04 	ldr.w	r3, [r5], #4
 8008096:	4798      	blx	r3
 8008098:	3601      	adds	r6, #1
 800809a:	e7f2      	b.n	8008082 <__libc_init_array+0x1e>
 800809c:	08009718 	.word	0x08009718
 80080a0:	08009718 	.word	0x08009718
 80080a4:	08009718 	.word	0x08009718
 80080a8:	0800971c 	.word	0x0800971c

080080ac <__retarget_lock_init_recursive>:
 80080ac:	4770      	bx	lr

080080ae <__retarget_lock_acquire_recursive>:
 80080ae:	4770      	bx	lr

080080b0 <__retarget_lock_release_recursive>:
 80080b0:	4770      	bx	lr

080080b2 <strcpy>:
 80080b2:	4603      	mov	r3, r0
 80080b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080b8:	f803 2b01 	strb.w	r2, [r3], #1
 80080bc:	2a00      	cmp	r2, #0
 80080be:	d1f9      	bne.n	80080b4 <strcpy+0x2>
 80080c0:	4770      	bx	lr

080080c2 <memcpy>:
 80080c2:	440a      	add	r2, r1
 80080c4:	4291      	cmp	r1, r2
 80080c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80080ca:	d100      	bne.n	80080ce <memcpy+0xc>
 80080cc:	4770      	bx	lr
 80080ce:	b510      	push	{r4, lr}
 80080d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080d8:	4291      	cmp	r1, r2
 80080da:	d1f9      	bne.n	80080d0 <memcpy+0xe>
 80080dc:	bd10      	pop	{r4, pc}
	...

080080e0 <__assert_func>:
 80080e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080e2:	4614      	mov	r4, r2
 80080e4:	461a      	mov	r2, r3
 80080e6:	4b09      	ldr	r3, [pc, #36]	@ (800810c <__assert_func+0x2c>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4605      	mov	r5, r0
 80080ec:	68d8      	ldr	r0, [r3, #12]
 80080ee:	b14c      	cbz	r4, 8008104 <__assert_func+0x24>
 80080f0:	4b07      	ldr	r3, [pc, #28]	@ (8008110 <__assert_func+0x30>)
 80080f2:	9100      	str	r1, [sp, #0]
 80080f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080f8:	4906      	ldr	r1, [pc, #24]	@ (8008114 <__assert_func+0x34>)
 80080fa:	462b      	mov	r3, r5
 80080fc:	f000 fde0 	bl	8008cc0 <fiprintf>
 8008100:	f000 fed2 	bl	8008ea8 <abort>
 8008104:	4b04      	ldr	r3, [pc, #16]	@ (8008118 <__assert_func+0x38>)
 8008106:	461c      	mov	r4, r3
 8008108:	e7f3      	b.n	80080f2 <__assert_func+0x12>
 800810a:	bf00      	nop
 800810c:	20000034 	.word	0x20000034
 8008110:	080096a1 	.word	0x080096a1
 8008114:	080096ae 	.word	0x080096ae
 8008118:	080096dc 	.word	0x080096dc

0800811c <_free_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4605      	mov	r5, r0
 8008120:	2900      	cmp	r1, #0
 8008122:	d041      	beq.n	80081a8 <_free_r+0x8c>
 8008124:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008128:	1f0c      	subs	r4, r1, #4
 800812a:	2b00      	cmp	r3, #0
 800812c:	bfb8      	it	lt
 800812e:	18e4      	addlt	r4, r4, r3
 8008130:	f000 f8e8 	bl	8008304 <__malloc_lock>
 8008134:	4a1d      	ldr	r2, [pc, #116]	@ (80081ac <_free_r+0x90>)
 8008136:	6813      	ldr	r3, [r2, #0]
 8008138:	b933      	cbnz	r3, 8008148 <_free_r+0x2c>
 800813a:	6063      	str	r3, [r4, #4]
 800813c:	6014      	str	r4, [r2, #0]
 800813e:	4628      	mov	r0, r5
 8008140:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008144:	f000 b8e4 	b.w	8008310 <__malloc_unlock>
 8008148:	42a3      	cmp	r3, r4
 800814a:	d908      	bls.n	800815e <_free_r+0x42>
 800814c:	6820      	ldr	r0, [r4, #0]
 800814e:	1821      	adds	r1, r4, r0
 8008150:	428b      	cmp	r3, r1
 8008152:	bf01      	itttt	eq
 8008154:	6819      	ldreq	r1, [r3, #0]
 8008156:	685b      	ldreq	r3, [r3, #4]
 8008158:	1809      	addeq	r1, r1, r0
 800815a:	6021      	streq	r1, [r4, #0]
 800815c:	e7ed      	b.n	800813a <_free_r+0x1e>
 800815e:	461a      	mov	r2, r3
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	b10b      	cbz	r3, 8008168 <_free_r+0x4c>
 8008164:	42a3      	cmp	r3, r4
 8008166:	d9fa      	bls.n	800815e <_free_r+0x42>
 8008168:	6811      	ldr	r1, [r2, #0]
 800816a:	1850      	adds	r0, r2, r1
 800816c:	42a0      	cmp	r0, r4
 800816e:	d10b      	bne.n	8008188 <_free_r+0x6c>
 8008170:	6820      	ldr	r0, [r4, #0]
 8008172:	4401      	add	r1, r0
 8008174:	1850      	adds	r0, r2, r1
 8008176:	4283      	cmp	r3, r0
 8008178:	6011      	str	r1, [r2, #0]
 800817a:	d1e0      	bne.n	800813e <_free_r+0x22>
 800817c:	6818      	ldr	r0, [r3, #0]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	6053      	str	r3, [r2, #4]
 8008182:	4408      	add	r0, r1
 8008184:	6010      	str	r0, [r2, #0]
 8008186:	e7da      	b.n	800813e <_free_r+0x22>
 8008188:	d902      	bls.n	8008190 <_free_r+0x74>
 800818a:	230c      	movs	r3, #12
 800818c:	602b      	str	r3, [r5, #0]
 800818e:	e7d6      	b.n	800813e <_free_r+0x22>
 8008190:	6820      	ldr	r0, [r4, #0]
 8008192:	1821      	adds	r1, r4, r0
 8008194:	428b      	cmp	r3, r1
 8008196:	bf04      	itt	eq
 8008198:	6819      	ldreq	r1, [r3, #0]
 800819a:	685b      	ldreq	r3, [r3, #4]
 800819c:	6063      	str	r3, [r4, #4]
 800819e:	bf04      	itt	eq
 80081a0:	1809      	addeq	r1, r1, r0
 80081a2:	6021      	streq	r1, [r4, #0]
 80081a4:	6054      	str	r4, [r2, #4]
 80081a6:	e7ca      	b.n	800813e <_free_r+0x22>
 80081a8:	bd38      	pop	{r3, r4, r5, pc}
 80081aa:	bf00      	nop
 80081ac:	20000dcc 	.word	0x20000dcc

080081b0 <malloc>:
 80081b0:	4b02      	ldr	r3, [pc, #8]	@ (80081bc <malloc+0xc>)
 80081b2:	4601      	mov	r1, r0
 80081b4:	6818      	ldr	r0, [r3, #0]
 80081b6:	f000 b825 	b.w	8008204 <_malloc_r>
 80081ba:	bf00      	nop
 80081bc:	20000034 	.word	0x20000034

080081c0 <sbrk_aligned>:
 80081c0:	b570      	push	{r4, r5, r6, lr}
 80081c2:	4e0f      	ldr	r6, [pc, #60]	@ (8008200 <sbrk_aligned+0x40>)
 80081c4:	460c      	mov	r4, r1
 80081c6:	6831      	ldr	r1, [r6, #0]
 80081c8:	4605      	mov	r5, r0
 80081ca:	b911      	cbnz	r1, 80081d2 <sbrk_aligned+0x12>
 80081cc:	f000 fe5c 	bl	8008e88 <_sbrk_r>
 80081d0:	6030      	str	r0, [r6, #0]
 80081d2:	4621      	mov	r1, r4
 80081d4:	4628      	mov	r0, r5
 80081d6:	f000 fe57 	bl	8008e88 <_sbrk_r>
 80081da:	1c43      	adds	r3, r0, #1
 80081dc:	d103      	bne.n	80081e6 <sbrk_aligned+0x26>
 80081de:	f04f 34ff 	mov.w	r4, #4294967295
 80081e2:	4620      	mov	r0, r4
 80081e4:	bd70      	pop	{r4, r5, r6, pc}
 80081e6:	1cc4      	adds	r4, r0, #3
 80081e8:	f024 0403 	bic.w	r4, r4, #3
 80081ec:	42a0      	cmp	r0, r4
 80081ee:	d0f8      	beq.n	80081e2 <sbrk_aligned+0x22>
 80081f0:	1a21      	subs	r1, r4, r0
 80081f2:	4628      	mov	r0, r5
 80081f4:	f000 fe48 	bl	8008e88 <_sbrk_r>
 80081f8:	3001      	adds	r0, #1
 80081fa:	d1f2      	bne.n	80081e2 <sbrk_aligned+0x22>
 80081fc:	e7ef      	b.n	80081de <sbrk_aligned+0x1e>
 80081fe:	bf00      	nop
 8008200:	20000dc8 	.word	0x20000dc8

08008204 <_malloc_r>:
 8008204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008208:	1ccd      	adds	r5, r1, #3
 800820a:	f025 0503 	bic.w	r5, r5, #3
 800820e:	3508      	adds	r5, #8
 8008210:	2d0c      	cmp	r5, #12
 8008212:	bf38      	it	cc
 8008214:	250c      	movcc	r5, #12
 8008216:	2d00      	cmp	r5, #0
 8008218:	4606      	mov	r6, r0
 800821a:	db01      	blt.n	8008220 <_malloc_r+0x1c>
 800821c:	42a9      	cmp	r1, r5
 800821e:	d904      	bls.n	800822a <_malloc_r+0x26>
 8008220:	230c      	movs	r3, #12
 8008222:	6033      	str	r3, [r6, #0]
 8008224:	2000      	movs	r0, #0
 8008226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800822a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008300 <_malloc_r+0xfc>
 800822e:	f000 f869 	bl	8008304 <__malloc_lock>
 8008232:	f8d8 3000 	ldr.w	r3, [r8]
 8008236:	461c      	mov	r4, r3
 8008238:	bb44      	cbnz	r4, 800828c <_malloc_r+0x88>
 800823a:	4629      	mov	r1, r5
 800823c:	4630      	mov	r0, r6
 800823e:	f7ff ffbf 	bl	80081c0 <sbrk_aligned>
 8008242:	1c43      	adds	r3, r0, #1
 8008244:	4604      	mov	r4, r0
 8008246:	d158      	bne.n	80082fa <_malloc_r+0xf6>
 8008248:	f8d8 4000 	ldr.w	r4, [r8]
 800824c:	4627      	mov	r7, r4
 800824e:	2f00      	cmp	r7, #0
 8008250:	d143      	bne.n	80082da <_malloc_r+0xd6>
 8008252:	2c00      	cmp	r4, #0
 8008254:	d04b      	beq.n	80082ee <_malloc_r+0xea>
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	4639      	mov	r1, r7
 800825a:	4630      	mov	r0, r6
 800825c:	eb04 0903 	add.w	r9, r4, r3
 8008260:	f000 fe12 	bl	8008e88 <_sbrk_r>
 8008264:	4581      	cmp	r9, r0
 8008266:	d142      	bne.n	80082ee <_malloc_r+0xea>
 8008268:	6821      	ldr	r1, [r4, #0]
 800826a:	1a6d      	subs	r5, r5, r1
 800826c:	4629      	mov	r1, r5
 800826e:	4630      	mov	r0, r6
 8008270:	f7ff ffa6 	bl	80081c0 <sbrk_aligned>
 8008274:	3001      	adds	r0, #1
 8008276:	d03a      	beq.n	80082ee <_malloc_r+0xea>
 8008278:	6823      	ldr	r3, [r4, #0]
 800827a:	442b      	add	r3, r5
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	f8d8 3000 	ldr.w	r3, [r8]
 8008282:	685a      	ldr	r2, [r3, #4]
 8008284:	bb62      	cbnz	r2, 80082e0 <_malloc_r+0xdc>
 8008286:	f8c8 7000 	str.w	r7, [r8]
 800828a:	e00f      	b.n	80082ac <_malloc_r+0xa8>
 800828c:	6822      	ldr	r2, [r4, #0]
 800828e:	1b52      	subs	r2, r2, r5
 8008290:	d420      	bmi.n	80082d4 <_malloc_r+0xd0>
 8008292:	2a0b      	cmp	r2, #11
 8008294:	d917      	bls.n	80082c6 <_malloc_r+0xc2>
 8008296:	1961      	adds	r1, r4, r5
 8008298:	42a3      	cmp	r3, r4
 800829a:	6025      	str	r5, [r4, #0]
 800829c:	bf18      	it	ne
 800829e:	6059      	strne	r1, [r3, #4]
 80082a0:	6863      	ldr	r3, [r4, #4]
 80082a2:	bf08      	it	eq
 80082a4:	f8c8 1000 	streq.w	r1, [r8]
 80082a8:	5162      	str	r2, [r4, r5]
 80082aa:	604b      	str	r3, [r1, #4]
 80082ac:	4630      	mov	r0, r6
 80082ae:	f000 f82f 	bl	8008310 <__malloc_unlock>
 80082b2:	f104 000b 	add.w	r0, r4, #11
 80082b6:	1d23      	adds	r3, r4, #4
 80082b8:	f020 0007 	bic.w	r0, r0, #7
 80082bc:	1ac2      	subs	r2, r0, r3
 80082be:	bf1c      	itt	ne
 80082c0:	1a1b      	subne	r3, r3, r0
 80082c2:	50a3      	strne	r3, [r4, r2]
 80082c4:	e7af      	b.n	8008226 <_malloc_r+0x22>
 80082c6:	6862      	ldr	r2, [r4, #4]
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	bf0c      	ite	eq
 80082cc:	f8c8 2000 	streq.w	r2, [r8]
 80082d0:	605a      	strne	r2, [r3, #4]
 80082d2:	e7eb      	b.n	80082ac <_malloc_r+0xa8>
 80082d4:	4623      	mov	r3, r4
 80082d6:	6864      	ldr	r4, [r4, #4]
 80082d8:	e7ae      	b.n	8008238 <_malloc_r+0x34>
 80082da:	463c      	mov	r4, r7
 80082dc:	687f      	ldr	r7, [r7, #4]
 80082de:	e7b6      	b.n	800824e <_malloc_r+0x4a>
 80082e0:	461a      	mov	r2, r3
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	d1fb      	bne.n	80082e0 <_malloc_r+0xdc>
 80082e8:	2300      	movs	r3, #0
 80082ea:	6053      	str	r3, [r2, #4]
 80082ec:	e7de      	b.n	80082ac <_malloc_r+0xa8>
 80082ee:	230c      	movs	r3, #12
 80082f0:	6033      	str	r3, [r6, #0]
 80082f2:	4630      	mov	r0, r6
 80082f4:	f000 f80c 	bl	8008310 <__malloc_unlock>
 80082f8:	e794      	b.n	8008224 <_malloc_r+0x20>
 80082fa:	6005      	str	r5, [r0, #0]
 80082fc:	e7d6      	b.n	80082ac <_malloc_r+0xa8>
 80082fe:	bf00      	nop
 8008300:	20000dcc 	.word	0x20000dcc

08008304 <__malloc_lock>:
 8008304:	4801      	ldr	r0, [pc, #4]	@ (800830c <__malloc_lock+0x8>)
 8008306:	f7ff bed2 	b.w	80080ae <__retarget_lock_acquire_recursive>
 800830a:	bf00      	nop
 800830c:	20000dc4 	.word	0x20000dc4

08008310 <__malloc_unlock>:
 8008310:	4801      	ldr	r0, [pc, #4]	@ (8008318 <__malloc_unlock+0x8>)
 8008312:	f7ff becd 	b.w	80080b0 <__retarget_lock_release_recursive>
 8008316:	bf00      	nop
 8008318:	20000dc4 	.word	0x20000dc4

0800831c <__ssputs_r>:
 800831c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008320:	688e      	ldr	r6, [r1, #8]
 8008322:	461f      	mov	r7, r3
 8008324:	42be      	cmp	r6, r7
 8008326:	680b      	ldr	r3, [r1, #0]
 8008328:	4682      	mov	sl, r0
 800832a:	460c      	mov	r4, r1
 800832c:	4690      	mov	r8, r2
 800832e:	d82d      	bhi.n	800838c <__ssputs_r+0x70>
 8008330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008334:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008338:	d026      	beq.n	8008388 <__ssputs_r+0x6c>
 800833a:	6965      	ldr	r5, [r4, #20]
 800833c:	6909      	ldr	r1, [r1, #16]
 800833e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008342:	eba3 0901 	sub.w	r9, r3, r1
 8008346:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800834a:	1c7b      	adds	r3, r7, #1
 800834c:	444b      	add	r3, r9
 800834e:	106d      	asrs	r5, r5, #1
 8008350:	429d      	cmp	r5, r3
 8008352:	bf38      	it	cc
 8008354:	461d      	movcc	r5, r3
 8008356:	0553      	lsls	r3, r2, #21
 8008358:	d527      	bpl.n	80083aa <__ssputs_r+0x8e>
 800835a:	4629      	mov	r1, r5
 800835c:	f7ff ff52 	bl	8008204 <_malloc_r>
 8008360:	4606      	mov	r6, r0
 8008362:	b360      	cbz	r0, 80083be <__ssputs_r+0xa2>
 8008364:	6921      	ldr	r1, [r4, #16]
 8008366:	464a      	mov	r2, r9
 8008368:	f7ff feab 	bl	80080c2 <memcpy>
 800836c:	89a3      	ldrh	r3, [r4, #12]
 800836e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008376:	81a3      	strh	r3, [r4, #12]
 8008378:	6126      	str	r6, [r4, #16]
 800837a:	6165      	str	r5, [r4, #20]
 800837c:	444e      	add	r6, r9
 800837e:	eba5 0509 	sub.w	r5, r5, r9
 8008382:	6026      	str	r6, [r4, #0]
 8008384:	60a5      	str	r5, [r4, #8]
 8008386:	463e      	mov	r6, r7
 8008388:	42be      	cmp	r6, r7
 800838a:	d900      	bls.n	800838e <__ssputs_r+0x72>
 800838c:	463e      	mov	r6, r7
 800838e:	6820      	ldr	r0, [r4, #0]
 8008390:	4632      	mov	r2, r6
 8008392:	4641      	mov	r1, r8
 8008394:	f000 fd3c 	bl	8008e10 <memmove>
 8008398:	68a3      	ldr	r3, [r4, #8]
 800839a:	1b9b      	subs	r3, r3, r6
 800839c:	60a3      	str	r3, [r4, #8]
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	4433      	add	r3, r6
 80083a2:	6023      	str	r3, [r4, #0]
 80083a4:	2000      	movs	r0, #0
 80083a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083aa:	462a      	mov	r2, r5
 80083ac:	f000 fd83 	bl	8008eb6 <_realloc_r>
 80083b0:	4606      	mov	r6, r0
 80083b2:	2800      	cmp	r0, #0
 80083b4:	d1e0      	bne.n	8008378 <__ssputs_r+0x5c>
 80083b6:	6921      	ldr	r1, [r4, #16]
 80083b8:	4650      	mov	r0, sl
 80083ba:	f7ff feaf 	bl	800811c <_free_r>
 80083be:	230c      	movs	r3, #12
 80083c0:	f8ca 3000 	str.w	r3, [sl]
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083ca:	81a3      	strh	r3, [r4, #12]
 80083cc:	f04f 30ff 	mov.w	r0, #4294967295
 80083d0:	e7e9      	b.n	80083a6 <__ssputs_r+0x8a>
	...

080083d4 <_svfiprintf_r>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	4698      	mov	r8, r3
 80083da:	898b      	ldrh	r3, [r1, #12]
 80083dc:	061b      	lsls	r3, r3, #24
 80083de:	b09d      	sub	sp, #116	@ 0x74
 80083e0:	4607      	mov	r7, r0
 80083e2:	460d      	mov	r5, r1
 80083e4:	4614      	mov	r4, r2
 80083e6:	d510      	bpl.n	800840a <_svfiprintf_r+0x36>
 80083e8:	690b      	ldr	r3, [r1, #16]
 80083ea:	b973      	cbnz	r3, 800840a <_svfiprintf_r+0x36>
 80083ec:	2140      	movs	r1, #64	@ 0x40
 80083ee:	f7ff ff09 	bl	8008204 <_malloc_r>
 80083f2:	6028      	str	r0, [r5, #0]
 80083f4:	6128      	str	r0, [r5, #16]
 80083f6:	b930      	cbnz	r0, 8008406 <_svfiprintf_r+0x32>
 80083f8:	230c      	movs	r3, #12
 80083fa:	603b      	str	r3, [r7, #0]
 80083fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008400:	b01d      	add	sp, #116	@ 0x74
 8008402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008406:	2340      	movs	r3, #64	@ 0x40
 8008408:	616b      	str	r3, [r5, #20]
 800840a:	2300      	movs	r3, #0
 800840c:	9309      	str	r3, [sp, #36]	@ 0x24
 800840e:	2320      	movs	r3, #32
 8008410:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008414:	f8cd 800c 	str.w	r8, [sp, #12]
 8008418:	2330      	movs	r3, #48	@ 0x30
 800841a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80085b8 <_svfiprintf_r+0x1e4>
 800841e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008422:	f04f 0901 	mov.w	r9, #1
 8008426:	4623      	mov	r3, r4
 8008428:	469a      	mov	sl, r3
 800842a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800842e:	b10a      	cbz	r2, 8008434 <_svfiprintf_r+0x60>
 8008430:	2a25      	cmp	r2, #37	@ 0x25
 8008432:	d1f9      	bne.n	8008428 <_svfiprintf_r+0x54>
 8008434:	ebba 0b04 	subs.w	fp, sl, r4
 8008438:	d00b      	beq.n	8008452 <_svfiprintf_r+0x7e>
 800843a:	465b      	mov	r3, fp
 800843c:	4622      	mov	r2, r4
 800843e:	4629      	mov	r1, r5
 8008440:	4638      	mov	r0, r7
 8008442:	f7ff ff6b 	bl	800831c <__ssputs_r>
 8008446:	3001      	adds	r0, #1
 8008448:	f000 80a7 	beq.w	800859a <_svfiprintf_r+0x1c6>
 800844c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800844e:	445a      	add	r2, fp
 8008450:	9209      	str	r2, [sp, #36]	@ 0x24
 8008452:	f89a 3000 	ldrb.w	r3, [sl]
 8008456:	2b00      	cmp	r3, #0
 8008458:	f000 809f 	beq.w	800859a <_svfiprintf_r+0x1c6>
 800845c:	2300      	movs	r3, #0
 800845e:	f04f 32ff 	mov.w	r2, #4294967295
 8008462:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008466:	f10a 0a01 	add.w	sl, sl, #1
 800846a:	9304      	str	r3, [sp, #16]
 800846c:	9307      	str	r3, [sp, #28]
 800846e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008472:	931a      	str	r3, [sp, #104]	@ 0x68
 8008474:	4654      	mov	r4, sl
 8008476:	2205      	movs	r2, #5
 8008478:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847c:	484e      	ldr	r0, [pc, #312]	@ (80085b8 <_svfiprintf_r+0x1e4>)
 800847e:	f7f7 fec7 	bl	8000210 <memchr>
 8008482:	9a04      	ldr	r2, [sp, #16]
 8008484:	b9d8      	cbnz	r0, 80084be <_svfiprintf_r+0xea>
 8008486:	06d0      	lsls	r0, r2, #27
 8008488:	bf44      	itt	mi
 800848a:	2320      	movmi	r3, #32
 800848c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008490:	0711      	lsls	r1, r2, #28
 8008492:	bf44      	itt	mi
 8008494:	232b      	movmi	r3, #43	@ 0x2b
 8008496:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800849a:	f89a 3000 	ldrb.w	r3, [sl]
 800849e:	2b2a      	cmp	r3, #42	@ 0x2a
 80084a0:	d015      	beq.n	80084ce <_svfiprintf_r+0xfa>
 80084a2:	9a07      	ldr	r2, [sp, #28]
 80084a4:	4654      	mov	r4, sl
 80084a6:	2000      	movs	r0, #0
 80084a8:	f04f 0c0a 	mov.w	ip, #10
 80084ac:	4621      	mov	r1, r4
 80084ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084b2:	3b30      	subs	r3, #48	@ 0x30
 80084b4:	2b09      	cmp	r3, #9
 80084b6:	d94b      	bls.n	8008550 <_svfiprintf_r+0x17c>
 80084b8:	b1b0      	cbz	r0, 80084e8 <_svfiprintf_r+0x114>
 80084ba:	9207      	str	r2, [sp, #28]
 80084bc:	e014      	b.n	80084e8 <_svfiprintf_r+0x114>
 80084be:	eba0 0308 	sub.w	r3, r0, r8
 80084c2:	fa09 f303 	lsl.w	r3, r9, r3
 80084c6:	4313      	orrs	r3, r2
 80084c8:	9304      	str	r3, [sp, #16]
 80084ca:	46a2      	mov	sl, r4
 80084cc:	e7d2      	b.n	8008474 <_svfiprintf_r+0xa0>
 80084ce:	9b03      	ldr	r3, [sp, #12]
 80084d0:	1d19      	adds	r1, r3, #4
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	9103      	str	r1, [sp, #12]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	bfbb      	ittet	lt
 80084da:	425b      	neglt	r3, r3
 80084dc:	f042 0202 	orrlt.w	r2, r2, #2
 80084e0:	9307      	strge	r3, [sp, #28]
 80084e2:	9307      	strlt	r3, [sp, #28]
 80084e4:	bfb8      	it	lt
 80084e6:	9204      	strlt	r2, [sp, #16]
 80084e8:	7823      	ldrb	r3, [r4, #0]
 80084ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ec:	d10a      	bne.n	8008504 <_svfiprintf_r+0x130>
 80084ee:	7863      	ldrb	r3, [r4, #1]
 80084f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80084f2:	d132      	bne.n	800855a <_svfiprintf_r+0x186>
 80084f4:	9b03      	ldr	r3, [sp, #12]
 80084f6:	1d1a      	adds	r2, r3, #4
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	9203      	str	r2, [sp, #12]
 80084fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008500:	3402      	adds	r4, #2
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80085c8 <_svfiprintf_r+0x1f4>
 8008508:	7821      	ldrb	r1, [r4, #0]
 800850a:	2203      	movs	r2, #3
 800850c:	4650      	mov	r0, sl
 800850e:	f7f7 fe7f 	bl	8000210 <memchr>
 8008512:	b138      	cbz	r0, 8008524 <_svfiprintf_r+0x150>
 8008514:	9b04      	ldr	r3, [sp, #16]
 8008516:	eba0 000a 	sub.w	r0, r0, sl
 800851a:	2240      	movs	r2, #64	@ 0x40
 800851c:	4082      	lsls	r2, r0
 800851e:	4313      	orrs	r3, r2
 8008520:	3401      	adds	r4, #1
 8008522:	9304      	str	r3, [sp, #16]
 8008524:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008528:	4824      	ldr	r0, [pc, #144]	@ (80085bc <_svfiprintf_r+0x1e8>)
 800852a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800852e:	2206      	movs	r2, #6
 8008530:	f7f7 fe6e 	bl	8000210 <memchr>
 8008534:	2800      	cmp	r0, #0
 8008536:	d036      	beq.n	80085a6 <_svfiprintf_r+0x1d2>
 8008538:	4b21      	ldr	r3, [pc, #132]	@ (80085c0 <_svfiprintf_r+0x1ec>)
 800853a:	bb1b      	cbnz	r3, 8008584 <_svfiprintf_r+0x1b0>
 800853c:	9b03      	ldr	r3, [sp, #12]
 800853e:	3307      	adds	r3, #7
 8008540:	f023 0307 	bic.w	r3, r3, #7
 8008544:	3308      	adds	r3, #8
 8008546:	9303      	str	r3, [sp, #12]
 8008548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800854a:	4433      	add	r3, r6
 800854c:	9309      	str	r3, [sp, #36]	@ 0x24
 800854e:	e76a      	b.n	8008426 <_svfiprintf_r+0x52>
 8008550:	fb0c 3202 	mla	r2, ip, r2, r3
 8008554:	460c      	mov	r4, r1
 8008556:	2001      	movs	r0, #1
 8008558:	e7a8      	b.n	80084ac <_svfiprintf_r+0xd8>
 800855a:	2300      	movs	r3, #0
 800855c:	3401      	adds	r4, #1
 800855e:	9305      	str	r3, [sp, #20]
 8008560:	4619      	mov	r1, r3
 8008562:	f04f 0c0a 	mov.w	ip, #10
 8008566:	4620      	mov	r0, r4
 8008568:	f810 2b01 	ldrb.w	r2, [r0], #1
 800856c:	3a30      	subs	r2, #48	@ 0x30
 800856e:	2a09      	cmp	r2, #9
 8008570:	d903      	bls.n	800857a <_svfiprintf_r+0x1a6>
 8008572:	2b00      	cmp	r3, #0
 8008574:	d0c6      	beq.n	8008504 <_svfiprintf_r+0x130>
 8008576:	9105      	str	r1, [sp, #20]
 8008578:	e7c4      	b.n	8008504 <_svfiprintf_r+0x130>
 800857a:	fb0c 2101 	mla	r1, ip, r1, r2
 800857e:	4604      	mov	r4, r0
 8008580:	2301      	movs	r3, #1
 8008582:	e7f0      	b.n	8008566 <_svfiprintf_r+0x192>
 8008584:	ab03      	add	r3, sp, #12
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	462a      	mov	r2, r5
 800858a:	4b0e      	ldr	r3, [pc, #56]	@ (80085c4 <_svfiprintf_r+0x1f0>)
 800858c:	a904      	add	r1, sp, #16
 800858e:	4638      	mov	r0, r7
 8008590:	f3af 8000 	nop.w
 8008594:	1c42      	adds	r2, r0, #1
 8008596:	4606      	mov	r6, r0
 8008598:	d1d6      	bne.n	8008548 <_svfiprintf_r+0x174>
 800859a:	89ab      	ldrh	r3, [r5, #12]
 800859c:	065b      	lsls	r3, r3, #25
 800859e:	f53f af2d 	bmi.w	80083fc <_svfiprintf_r+0x28>
 80085a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085a4:	e72c      	b.n	8008400 <_svfiprintf_r+0x2c>
 80085a6:	ab03      	add	r3, sp, #12
 80085a8:	9300      	str	r3, [sp, #0]
 80085aa:	462a      	mov	r2, r5
 80085ac:	4b05      	ldr	r3, [pc, #20]	@ (80085c4 <_svfiprintf_r+0x1f0>)
 80085ae:	a904      	add	r1, sp, #16
 80085b0:	4638      	mov	r0, r7
 80085b2:	f000 f9bb 	bl	800892c <_printf_i>
 80085b6:	e7ed      	b.n	8008594 <_svfiprintf_r+0x1c0>
 80085b8:	080096dd 	.word	0x080096dd
 80085bc:	080096e7 	.word	0x080096e7
 80085c0:	00000000 	.word	0x00000000
 80085c4:	0800831d 	.word	0x0800831d
 80085c8:	080096e3 	.word	0x080096e3

080085cc <__sfputc_r>:
 80085cc:	6893      	ldr	r3, [r2, #8]
 80085ce:	3b01      	subs	r3, #1
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	b410      	push	{r4}
 80085d4:	6093      	str	r3, [r2, #8]
 80085d6:	da08      	bge.n	80085ea <__sfputc_r+0x1e>
 80085d8:	6994      	ldr	r4, [r2, #24]
 80085da:	42a3      	cmp	r3, r4
 80085dc:	db01      	blt.n	80085e2 <__sfputc_r+0x16>
 80085de:	290a      	cmp	r1, #10
 80085e0:	d103      	bne.n	80085ea <__sfputc_r+0x1e>
 80085e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085e6:	f7ff bbc2 	b.w	8007d6e <__swbuf_r>
 80085ea:	6813      	ldr	r3, [r2, #0]
 80085ec:	1c58      	adds	r0, r3, #1
 80085ee:	6010      	str	r0, [r2, #0]
 80085f0:	7019      	strb	r1, [r3, #0]
 80085f2:	4608      	mov	r0, r1
 80085f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085f8:	4770      	bx	lr

080085fa <__sfputs_r>:
 80085fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fc:	4606      	mov	r6, r0
 80085fe:	460f      	mov	r7, r1
 8008600:	4614      	mov	r4, r2
 8008602:	18d5      	adds	r5, r2, r3
 8008604:	42ac      	cmp	r4, r5
 8008606:	d101      	bne.n	800860c <__sfputs_r+0x12>
 8008608:	2000      	movs	r0, #0
 800860a:	e007      	b.n	800861c <__sfputs_r+0x22>
 800860c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008610:	463a      	mov	r2, r7
 8008612:	4630      	mov	r0, r6
 8008614:	f7ff ffda 	bl	80085cc <__sfputc_r>
 8008618:	1c43      	adds	r3, r0, #1
 800861a:	d1f3      	bne.n	8008604 <__sfputs_r+0xa>
 800861c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008620 <_vfiprintf_r>:
 8008620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008624:	460d      	mov	r5, r1
 8008626:	b09d      	sub	sp, #116	@ 0x74
 8008628:	4614      	mov	r4, r2
 800862a:	4698      	mov	r8, r3
 800862c:	4606      	mov	r6, r0
 800862e:	b118      	cbz	r0, 8008638 <_vfiprintf_r+0x18>
 8008630:	6a03      	ldr	r3, [r0, #32]
 8008632:	b90b      	cbnz	r3, 8008638 <_vfiprintf_r+0x18>
 8008634:	f7ff fa88 	bl	8007b48 <__sinit>
 8008638:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800863a:	07d9      	lsls	r1, r3, #31
 800863c:	d405      	bmi.n	800864a <_vfiprintf_r+0x2a>
 800863e:	89ab      	ldrh	r3, [r5, #12]
 8008640:	059a      	lsls	r2, r3, #22
 8008642:	d402      	bmi.n	800864a <_vfiprintf_r+0x2a>
 8008644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008646:	f7ff fd32 	bl	80080ae <__retarget_lock_acquire_recursive>
 800864a:	89ab      	ldrh	r3, [r5, #12]
 800864c:	071b      	lsls	r3, r3, #28
 800864e:	d501      	bpl.n	8008654 <_vfiprintf_r+0x34>
 8008650:	692b      	ldr	r3, [r5, #16]
 8008652:	b99b      	cbnz	r3, 800867c <_vfiprintf_r+0x5c>
 8008654:	4629      	mov	r1, r5
 8008656:	4630      	mov	r0, r6
 8008658:	f7ff fbc8 	bl	8007dec <__swsetup_r>
 800865c:	b170      	cbz	r0, 800867c <_vfiprintf_r+0x5c>
 800865e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008660:	07dc      	lsls	r4, r3, #31
 8008662:	d504      	bpl.n	800866e <_vfiprintf_r+0x4e>
 8008664:	f04f 30ff 	mov.w	r0, #4294967295
 8008668:	b01d      	add	sp, #116	@ 0x74
 800866a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866e:	89ab      	ldrh	r3, [r5, #12]
 8008670:	0598      	lsls	r0, r3, #22
 8008672:	d4f7      	bmi.n	8008664 <_vfiprintf_r+0x44>
 8008674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008676:	f7ff fd1b 	bl	80080b0 <__retarget_lock_release_recursive>
 800867a:	e7f3      	b.n	8008664 <_vfiprintf_r+0x44>
 800867c:	2300      	movs	r3, #0
 800867e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008680:	2320      	movs	r3, #32
 8008682:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008686:	f8cd 800c 	str.w	r8, [sp, #12]
 800868a:	2330      	movs	r3, #48	@ 0x30
 800868c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800883c <_vfiprintf_r+0x21c>
 8008690:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008694:	f04f 0901 	mov.w	r9, #1
 8008698:	4623      	mov	r3, r4
 800869a:	469a      	mov	sl, r3
 800869c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086a0:	b10a      	cbz	r2, 80086a6 <_vfiprintf_r+0x86>
 80086a2:	2a25      	cmp	r2, #37	@ 0x25
 80086a4:	d1f9      	bne.n	800869a <_vfiprintf_r+0x7a>
 80086a6:	ebba 0b04 	subs.w	fp, sl, r4
 80086aa:	d00b      	beq.n	80086c4 <_vfiprintf_r+0xa4>
 80086ac:	465b      	mov	r3, fp
 80086ae:	4622      	mov	r2, r4
 80086b0:	4629      	mov	r1, r5
 80086b2:	4630      	mov	r0, r6
 80086b4:	f7ff ffa1 	bl	80085fa <__sfputs_r>
 80086b8:	3001      	adds	r0, #1
 80086ba:	f000 80a7 	beq.w	800880c <_vfiprintf_r+0x1ec>
 80086be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086c0:	445a      	add	r2, fp
 80086c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80086c4:	f89a 3000 	ldrb.w	r3, [sl]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f000 809f 	beq.w	800880c <_vfiprintf_r+0x1ec>
 80086ce:	2300      	movs	r3, #0
 80086d0:	f04f 32ff 	mov.w	r2, #4294967295
 80086d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086d8:	f10a 0a01 	add.w	sl, sl, #1
 80086dc:	9304      	str	r3, [sp, #16]
 80086de:	9307      	str	r3, [sp, #28]
 80086e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80086e6:	4654      	mov	r4, sl
 80086e8:	2205      	movs	r2, #5
 80086ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ee:	4853      	ldr	r0, [pc, #332]	@ (800883c <_vfiprintf_r+0x21c>)
 80086f0:	f7f7 fd8e 	bl	8000210 <memchr>
 80086f4:	9a04      	ldr	r2, [sp, #16]
 80086f6:	b9d8      	cbnz	r0, 8008730 <_vfiprintf_r+0x110>
 80086f8:	06d1      	lsls	r1, r2, #27
 80086fa:	bf44      	itt	mi
 80086fc:	2320      	movmi	r3, #32
 80086fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008702:	0713      	lsls	r3, r2, #28
 8008704:	bf44      	itt	mi
 8008706:	232b      	movmi	r3, #43	@ 0x2b
 8008708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800870c:	f89a 3000 	ldrb.w	r3, [sl]
 8008710:	2b2a      	cmp	r3, #42	@ 0x2a
 8008712:	d015      	beq.n	8008740 <_vfiprintf_r+0x120>
 8008714:	9a07      	ldr	r2, [sp, #28]
 8008716:	4654      	mov	r4, sl
 8008718:	2000      	movs	r0, #0
 800871a:	f04f 0c0a 	mov.w	ip, #10
 800871e:	4621      	mov	r1, r4
 8008720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008724:	3b30      	subs	r3, #48	@ 0x30
 8008726:	2b09      	cmp	r3, #9
 8008728:	d94b      	bls.n	80087c2 <_vfiprintf_r+0x1a2>
 800872a:	b1b0      	cbz	r0, 800875a <_vfiprintf_r+0x13a>
 800872c:	9207      	str	r2, [sp, #28]
 800872e:	e014      	b.n	800875a <_vfiprintf_r+0x13a>
 8008730:	eba0 0308 	sub.w	r3, r0, r8
 8008734:	fa09 f303 	lsl.w	r3, r9, r3
 8008738:	4313      	orrs	r3, r2
 800873a:	9304      	str	r3, [sp, #16]
 800873c:	46a2      	mov	sl, r4
 800873e:	e7d2      	b.n	80086e6 <_vfiprintf_r+0xc6>
 8008740:	9b03      	ldr	r3, [sp, #12]
 8008742:	1d19      	adds	r1, r3, #4
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	9103      	str	r1, [sp, #12]
 8008748:	2b00      	cmp	r3, #0
 800874a:	bfbb      	ittet	lt
 800874c:	425b      	neglt	r3, r3
 800874e:	f042 0202 	orrlt.w	r2, r2, #2
 8008752:	9307      	strge	r3, [sp, #28]
 8008754:	9307      	strlt	r3, [sp, #28]
 8008756:	bfb8      	it	lt
 8008758:	9204      	strlt	r2, [sp, #16]
 800875a:	7823      	ldrb	r3, [r4, #0]
 800875c:	2b2e      	cmp	r3, #46	@ 0x2e
 800875e:	d10a      	bne.n	8008776 <_vfiprintf_r+0x156>
 8008760:	7863      	ldrb	r3, [r4, #1]
 8008762:	2b2a      	cmp	r3, #42	@ 0x2a
 8008764:	d132      	bne.n	80087cc <_vfiprintf_r+0x1ac>
 8008766:	9b03      	ldr	r3, [sp, #12]
 8008768:	1d1a      	adds	r2, r3, #4
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	9203      	str	r2, [sp, #12]
 800876e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008772:	3402      	adds	r4, #2
 8008774:	9305      	str	r3, [sp, #20]
 8008776:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800884c <_vfiprintf_r+0x22c>
 800877a:	7821      	ldrb	r1, [r4, #0]
 800877c:	2203      	movs	r2, #3
 800877e:	4650      	mov	r0, sl
 8008780:	f7f7 fd46 	bl	8000210 <memchr>
 8008784:	b138      	cbz	r0, 8008796 <_vfiprintf_r+0x176>
 8008786:	9b04      	ldr	r3, [sp, #16]
 8008788:	eba0 000a 	sub.w	r0, r0, sl
 800878c:	2240      	movs	r2, #64	@ 0x40
 800878e:	4082      	lsls	r2, r0
 8008790:	4313      	orrs	r3, r2
 8008792:	3401      	adds	r4, #1
 8008794:	9304      	str	r3, [sp, #16]
 8008796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800879a:	4829      	ldr	r0, [pc, #164]	@ (8008840 <_vfiprintf_r+0x220>)
 800879c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087a0:	2206      	movs	r2, #6
 80087a2:	f7f7 fd35 	bl	8000210 <memchr>
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d03f      	beq.n	800882a <_vfiprintf_r+0x20a>
 80087aa:	4b26      	ldr	r3, [pc, #152]	@ (8008844 <_vfiprintf_r+0x224>)
 80087ac:	bb1b      	cbnz	r3, 80087f6 <_vfiprintf_r+0x1d6>
 80087ae:	9b03      	ldr	r3, [sp, #12]
 80087b0:	3307      	adds	r3, #7
 80087b2:	f023 0307 	bic.w	r3, r3, #7
 80087b6:	3308      	adds	r3, #8
 80087b8:	9303      	str	r3, [sp, #12]
 80087ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087bc:	443b      	add	r3, r7
 80087be:	9309      	str	r3, [sp, #36]	@ 0x24
 80087c0:	e76a      	b.n	8008698 <_vfiprintf_r+0x78>
 80087c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80087c6:	460c      	mov	r4, r1
 80087c8:	2001      	movs	r0, #1
 80087ca:	e7a8      	b.n	800871e <_vfiprintf_r+0xfe>
 80087cc:	2300      	movs	r3, #0
 80087ce:	3401      	adds	r4, #1
 80087d0:	9305      	str	r3, [sp, #20]
 80087d2:	4619      	mov	r1, r3
 80087d4:	f04f 0c0a 	mov.w	ip, #10
 80087d8:	4620      	mov	r0, r4
 80087da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087de:	3a30      	subs	r2, #48	@ 0x30
 80087e0:	2a09      	cmp	r2, #9
 80087e2:	d903      	bls.n	80087ec <_vfiprintf_r+0x1cc>
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d0c6      	beq.n	8008776 <_vfiprintf_r+0x156>
 80087e8:	9105      	str	r1, [sp, #20]
 80087ea:	e7c4      	b.n	8008776 <_vfiprintf_r+0x156>
 80087ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80087f0:	4604      	mov	r4, r0
 80087f2:	2301      	movs	r3, #1
 80087f4:	e7f0      	b.n	80087d8 <_vfiprintf_r+0x1b8>
 80087f6:	ab03      	add	r3, sp, #12
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	462a      	mov	r2, r5
 80087fc:	4b12      	ldr	r3, [pc, #72]	@ (8008848 <_vfiprintf_r+0x228>)
 80087fe:	a904      	add	r1, sp, #16
 8008800:	4630      	mov	r0, r6
 8008802:	f3af 8000 	nop.w
 8008806:	4607      	mov	r7, r0
 8008808:	1c78      	adds	r0, r7, #1
 800880a:	d1d6      	bne.n	80087ba <_vfiprintf_r+0x19a>
 800880c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800880e:	07d9      	lsls	r1, r3, #31
 8008810:	d405      	bmi.n	800881e <_vfiprintf_r+0x1fe>
 8008812:	89ab      	ldrh	r3, [r5, #12]
 8008814:	059a      	lsls	r2, r3, #22
 8008816:	d402      	bmi.n	800881e <_vfiprintf_r+0x1fe>
 8008818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800881a:	f7ff fc49 	bl	80080b0 <__retarget_lock_release_recursive>
 800881e:	89ab      	ldrh	r3, [r5, #12]
 8008820:	065b      	lsls	r3, r3, #25
 8008822:	f53f af1f 	bmi.w	8008664 <_vfiprintf_r+0x44>
 8008826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008828:	e71e      	b.n	8008668 <_vfiprintf_r+0x48>
 800882a:	ab03      	add	r3, sp, #12
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	462a      	mov	r2, r5
 8008830:	4b05      	ldr	r3, [pc, #20]	@ (8008848 <_vfiprintf_r+0x228>)
 8008832:	a904      	add	r1, sp, #16
 8008834:	4630      	mov	r0, r6
 8008836:	f000 f879 	bl	800892c <_printf_i>
 800883a:	e7e4      	b.n	8008806 <_vfiprintf_r+0x1e6>
 800883c:	080096dd 	.word	0x080096dd
 8008840:	080096e7 	.word	0x080096e7
 8008844:	00000000 	.word	0x00000000
 8008848:	080085fb 	.word	0x080085fb
 800884c:	080096e3 	.word	0x080096e3

08008850 <_printf_common>:
 8008850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008854:	4616      	mov	r6, r2
 8008856:	4698      	mov	r8, r3
 8008858:	688a      	ldr	r2, [r1, #8]
 800885a:	690b      	ldr	r3, [r1, #16]
 800885c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008860:	4293      	cmp	r3, r2
 8008862:	bfb8      	it	lt
 8008864:	4613      	movlt	r3, r2
 8008866:	6033      	str	r3, [r6, #0]
 8008868:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800886c:	4607      	mov	r7, r0
 800886e:	460c      	mov	r4, r1
 8008870:	b10a      	cbz	r2, 8008876 <_printf_common+0x26>
 8008872:	3301      	adds	r3, #1
 8008874:	6033      	str	r3, [r6, #0]
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	0699      	lsls	r1, r3, #26
 800887a:	bf42      	ittt	mi
 800887c:	6833      	ldrmi	r3, [r6, #0]
 800887e:	3302      	addmi	r3, #2
 8008880:	6033      	strmi	r3, [r6, #0]
 8008882:	6825      	ldr	r5, [r4, #0]
 8008884:	f015 0506 	ands.w	r5, r5, #6
 8008888:	d106      	bne.n	8008898 <_printf_common+0x48>
 800888a:	f104 0a19 	add.w	sl, r4, #25
 800888e:	68e3      	ldr	r3, [r4, #12]
 8008890:	6832      	ldr	r2, [r6, #0]
 8008892:	1a9b      	subs	r3, r3, r2
 8008894:	42ab      	cmp	r3, r5
 8008896:	dc26      	bgt.n	80088e6 <_printf_common+0x96>
 8008898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800889c:	6822      	ldr	r2, [r4, #0]
 800889e:	3b00      	subs	r3, #0
 80088a0:	bf18      	it	ne
 80088a2:	2301      	movne	r3, #1
 80088a4:	0692      	lsls	r2, r2, #26
 80088a6:	d42b      	bmi.n	8008900 <_printf_common+0xb0>
 80088a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088ac:	4641      	mov	r1, r8
 80088ae:	4638      	mov	r0, r7
 80088b0:	47c8      	blx	r9
 80088b2:	3001      	adds	r0, #1
 80088b4:	d01e      	beq.n	80088f4 <_printf_common+0xa4>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	6922      	ldr	r2, [r4, #16]
 80088ba:	f003 0306 	and.w	r3, r3, #6
 80088be:	2b04      	cmp	r3, #4
 80088c0:	bf02      	ittt	eq
 80088c2:	68e5      	ldreq	r5, [r4, #12]
 80088c4:	6833      	ldreq	r3, [r6, #0]
 80088c6:	1aed      	subeq	r5, r5, r3
 80088c8:	68a3      	ldr	r3, [r4, #8]
 80088ca:	bf0c      	ite	eq
 80088cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088d0:	2500      	movne	r5, #0
 80088d2:	4293      	cmp	r3, r2
 80088d4:	bfc4      	itt	gt
 80088d6:	1a9b      	subgt	r3, r3, r2
 80088d8:	18ed      	addgt	r5, r5, r3
 80088da:	2600      	movs	r6, #0
 80088dc:	341a      	adds	r4, #26
 80088de:	42b5      	cmp	r5, r6
 80088e0:	d11a      	bne.n	8008918 <_printf_common+0xc8>
 80088e2:	2000      	movs	r0, #0
 80088e4:	e008      	b.n	80088f8 <_printf_common+0xa8>
 80088e6:	2301      	movs	r3, #1
 80088e8:	4652      	mov	r2, sl
 80088ea:	4641      	mov	r1, r8
 80088ec:	4638      	mov	r0, r7
 80088ee:	47c8      	blx	r9
 80088f0:	3001      	adds	r0, #1
 80088f2:	d103      	bne.n	80088fc <_printf_common+0xac>
 80088f4:	f04f 30ff 	mov.w	r0, #4294967295
 80088f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088fc:	3501      	adds	r5, #1
 80088fe:	e7c6      	b.n	800888e <_printf_common+0x3e>
 8008900:	18e1      	adds	r1, r4, r3
 8008902:	1c5a      	adds	r2, r3, #1
 8008904:	2030      	movs	r0, #48	@ 0x30
 8008906:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800890a:	4422      	add	r2, r4
 800890c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008910:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008914:	3302      	adds	r3, #2
 8008916:	e7c7      	b.n	80088a8 <_printf_common+0x58>
 8008918:	2301      	movs	r3, #1
 800891a:	4622      	mov	r2, r4
 800891c:	4641      	mov	r1, r8
 800891e:	4638      	mov	r0, r7
 8008920:	47c8      	blx	r9
 8008922:	3001      	adds	r0, #1
 8008924:	d0e6      	beq.n	80088f4 <_printf_common+0xa4>
 8008926:	3601      	adds	r6, #1
 8008928:	e7d9      	b.n	80088de <_printf_common+0x8e>
	...

0800892c <_printf_i>:
 800892c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008930:	7e0f      	ldrb	r7, [r1, #24]
 8008932:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008934:	2f78      	cmp	r7, #120	@ 0x78
 8008936:	4691      	mov	r9, r2
 8008938:	4680      	mov	r8, r0
 800893a:	460c      	mov	r4, r1
 800893c:	469a      	mov	sl, r3
 800893e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008942:	d807      	bhi.n	8008954 <_printf_i+0x28>
 8008944:	2f62      	cmp	r7, #98	@ 0x62
 8008946:	d80a      	bhi.n	800895e <_printf_i+0x32>
 8008948:	2f00      	cmp	r7, #0
 800894a:	f000 80d1 	beq.w	8008af0 <_printf_i+0x1c4>
 800894e:	2f58      	cmp	r7, #88	@ 0x58
 8008950:	f000 80b8 	beq.w	8008ac4 <_printf_i+0x198>
 8008954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008958:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800895c:	e03a      	b.n	80089d4 <_printf_i+0xa8>
 800895e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008962:	2b15      	cmp	r3, #21
 8008964:	d8f6      	bhi.n	8008954 <_printf_i+0x28>
 8008966:	a101      	add	r1, pc, #4	@ (adr r1, 800896c <_printf_i+0x40>)
 8008968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800896c:	080089c5 	.word	0x080089c5
 8008970:	080089d9 	.word	0x080089d9
 8008974:	08008955 	.word	0x08008955
 8008978:	08008955 	.word	0x08008955
 800897c:	08008955 	.word	0x08008955
 8008980:	08008955 	.word	0x08008955
 8008984:	080089d9 	.word	0x080089d9
 8008988:	08008955 	.word	0x08008955
 800898c:	08008955 	.word	0x08008955
 8008990:	08008955 	.word	0x08008955
 8008994:	08008955 	.word	0x08008955
 8008998:	08008ad7 	.word	0x08008ad7
 800899c:	08008a03 	.word	0x08008a03
 80089a0:	08008a91 	.word	0x08008a91
 80089a4:	08008955 	.word	0x08008955
 80089a8:	08008955 	.word	0x08008955
 80089ac:	08008af9 	.word	0x08008af9
 80089b0:	08008955 	.word	0x08008955
 80089b4:	08008a03 	.word	0x08008a03
 80089b8:	08008955 	.word	0x08008955
 80089bc:	08008955 	.word	0x08008955
 80089c0:	08008a99 	.word	0x08008a99
 80089c4:	6833      	ldr	r3, [r6, #0]
 80089c6:	1d1a      	adds	r2, r3, #4
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	6032      	str	r2, [r6, #0]
 80089cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089d4:	2301      	movs	r3, #1
 80089d6:	e09c      	b.n	8008b12 <_printf_i+0x1e6>
 80089d8:	6833      	ldr	r3, [r6, #0]
 80089da:	6820      	ldr	r0, [r4, #0]
 80089dc:	1d19      	adds	r1, r3, #4
 80089de:	6031      	str	r1, [r6, #0]
 80089e0:	0606      	lsls	r6, r0, #24
 80089e2:	d501      	bpl.n	80089e8 <_printf_i+0xbc>
 80089e4:	681d      	ldr	r5, [r3, #0]
 80089e6:	e003      	b.n	80089f0 <_printf_i+0xc4>
 80089e8:	0645      	lsls	r5, r0, #25
 80089ea:	d5fb      	bpl.n	80089e4 <_printf_i+0xb8>
 80089ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80089f0:	2d00      	cmp	r5, #0
 80089f2:	da03      	bge.n	80089fc <_printf_i+0xd0>
 80089f4:	232d      	movs	r3, #45	@ 0x2d
 80089f6:	426d      	negs	r5, r5
 80089f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089fc:	4858      	ldr	r0, [pc, #352]	@ (8008b60 <_printf_i+0x234>)
 80089fe:	230a      	movs	r3, #10
 8008a00:	e011      	b.n	8008a26 <_printf_i+0xfa>
 8008a02:	6821      	ldr	r1, [r4, #0]
 8008a04:	6833      	ldr	r3, [r6, #0]
 8008a06:	0608      	lsls	r0, r1, #24
 8008a08:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a0c:	d402      	bmi.n	8008a14 <_printf_i+0xe8>
 8008a0e:	0649      	lsls	r1, r1, #25
 8008a10:	bf48      	it	mi
 8008a12:	b2ad      	uxthmi	r5, r5
 8008a14:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a16:	4852      	ldr	r0, [pc, #328]	@ (8008b60 <_printf_i+0x234>)
 8008a18:	6033      	str	r3, [r6, #0]
 8008a1a:	bf14      	ite	ne
 8008a1c:	230a      	movne	r3, #10
 8008a1e:	2308      	moveq	r3, #8
 8008a20:	2100      	movs	r1, #0
 8008a22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a26:	6866      	ldr	r6, [r4, #4]
 8008a28:	60a6      	str	r6, [r4, #8]
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	db05      	blt.n	8008a3a <_printf_i+0x10e>
 8008a2e:	6821      	ldr	r1, [r4, #0]
 8008a30:	432e      	orrs	r6, r5
 8008a32:	f021 0104 	bic.w	r1, r1, #4
 8008a36:	6021      	str	r1, [r4, #0]
 8008a38:	d04b      	beq.n	8008ad2 <_printf_i+0x1a6>
 8008a3a:	4616      	mov	r6, r2
 8008a3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a40:	fb03 5711 	mls	r7, r3, r1, r5
 8008a44:	5dc7      	ldrb	r7, [r0, r7]
 8008a46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a4a:	462f      	mov	r7, r5
 8008a4c:	42bb      	cmp	r3, r7
 8008a4e:	460d      	mov	r5, r1
 8008a50:	d9f4      	bls.n	8008a3c <_printf_i+0x110>
 8008a52:	2b08      	cmp	r3, #8
 8008a54:	d10b      	bne.n	8008a6e <_printf_i+0x142>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	07df      	lsls	r7, r3, #31
 8008a5a:	d508      	bpl.n	8008a6e <_printf_i+0x142>
 8008a5c:	6923      	ldr	r3, [r4, #16]
 8008a5e:	6861      	ldr	r1, [r4, #4]
 8008a60:	4299      	cmp	r1, r3
 8008a62:	bfde      	ittt	le
 8008a64:	2330      	movle	r3, #48	@ 0x30
 8008a66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a6a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a6e:	1b92      	subs	r2, r2, r6
 8008a70:	6122      	str	r2, [r4, #16]
 8008a72:	f8cd a000 	str.w	sl, [sp]
 8008a76:	464b      	mov	r3, r9
 8008a78:	aa03      	add	r2, sp, #12
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	4640      	mov	r0, r8
 8008a7e:	f7ff fee7 	bl	8008850 <_printf_common>
 8008a82:	3001      	adds	r0, #1
 8008a84:	d14a      	bne.n	8008b1c <_printf_i+0x1f0>
 8008a86:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8a:	b004      	add	sp, #16
 8008a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a90:	6823      	ldr	r3, [r4, #0]
 8008a92:	f043 0320 	orr.w	r3, r3, #32
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	4832      	ldr	r0, [pc, #200]	@ (8008b64 <_printf_i+0x238>)
 8008a9a:	2778      	movs	r7, #120	@ 0x78
 8008a9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008aa0:	6823      	ldr	r3, [r4, #0]
 8008aa2:	6831      	ldr	r1, [r6, #0]
 8008aa4:	061f      	lsls	r7, r3, #24
 8008aa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008aaa:	d402      	bmi.n	8008ab2 <_printf_i+0x186>
 8008aac:	065f      	lsls	r7, r3, #25
 8008aae:	bf48      	it	mi
 8008ab0:	b2ad      	uxthmi	r5, r5
 8008ab2:	6031      	str	r1, [r6, #0]
 8008ab4:	07d9      	lsls	r1, r3, #31
 8008ab6:	bf44      	itt	mi
 8008ab8:	f043 0320 	orrmi.w	r3, r3, #32
 8008abc:	6023      	strmi	r3, [r4, #0]
 8008abe:	b11d      	cbz	r5, 8008ac8 <_printf_i+0x19c>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	e7ad      	b.n	8008a20 <_printf_i+0xf4>
 8008ac4:	4826      	ldr	r0, [pc, #152]	@ (8008b60 <_printf_i+0x234>)
 8008ac6:	e7e9      	b.n	8008a9c <_printf_i+0x170>
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	f023 0320 	bic.w	r3, r3, #32
 8008ace:	6023      	str	r3, [r4, #0]
 8008ad0:	e7f6      	b.n	8008ac0 <_printf_i+0x194>
 8008ad2:	4616      	mov	r6, r2
 8008ad4:	e7bd      	b.n	8008a52 <_printf_i+0x126>
 8008ad6:	6833      	ldr	r3, [r6, #0]
 8008ad8:	6825      	ldr	r5, [r4, #0]
 8008ada:	6961      	ldr	r1, [r4, #20]
 8008adc:	1d18      	adds	r0, r3, #4
 8008ade:	6030      	str	r0, [r6, #0]
 8008ae0:	062e      	lsls	r6, r5, #24
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	d501      	bpl.n	8008aea <_printf_i+0x1be>
 8008ae6:	6019      	str	r1, [r3, #0]
 8008ae8:	e002      	b.n	8008af0 <_printf_i+0x1c4>
 8008aea:	0668      	lsls	r0, r5, #25
 8008aec:	d5fb      	bpl.n	8008ae6 <_printf_i+0x1ba>
 8008aee:	8019      	strh	r1, [r3, #0]
 8008af0:	2300      	movs	r3, #0
 8008af2:	6123      	str	r3, [r4, #16]
 8008af4:	4616      	mov	r6, r2
 8008af6:	e7bc      	b.n	8008a72 <_printf_i+0x146>
 8008af8:	6833      	ldr	r3, [r6, #0]
 8008afa:	1d1a      	adds	r2, r3, #4
 8008afc:	6032      	str	r2, [r6, #0]
 8008afe:	681e      	ldr	r6, [r3, #0]
 8008b00:	6862      	ldr	r2, [r4, #4]
 8008b02:	2100      	movs	r1, #0
 8008b04:	4630      	mov	r0, r6
 8008b06:	f7f7 fb83 	bl	8000210 <memchr>
 8008b0a:	b108      	cbz	r0, 8008b10 <_printf_i+0x1e4>
 8008b0c:	1b80      	subs	r0, r0, r6
 8008b0e:	6060      	str	r0, [r4, #4]
 8008b10:	6863      	ldr	r3, [r4, #4]
 8008b12:	6123      	str	r3, [r4, #16]
 8008b14:	2300      	movs	r3, #0
 8008b16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b1a:	e7aa      	b.n	8008a72 <_printf_i+0x146>
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	4632      	mov	r2, r6
 8008b20:	4649      	mov	r1, r9
 8008b22:	4640      	mov	r0, r8
 8008b24:	47d0      	blx	sl
 8008b26:	3001      	adds	r0, #1
 8008b28:	d0ad      	beq.n	8008a86 <_printf_i+0x15a>
 8008b2a:	6823      	ldr	r3, [r4, #0]
 8008b2c:	079b      	lsls	r3, r3, #30
 8008b2e:	d413      	bmi.n	8008b58 <_printf_i+0x22c>
 8008b30:	68e0      	ldr	r0, [r4, #12]
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	4298      	cmp	r0, r3
 8008b36:	bfb8      	it	lt
 8008b38:	4618      	movlt	r0, r3
 8008b3a:	e7a6      	b.n	8008a8a <_printf_i+0x15e>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	4632      	mov	r2, r6
 8008b40:	4649      	mov	r1, r9
 8008b42:	4640      	mov	r0, r8
 8008b44:	47d0      	blx	sl
 8008b46:	3001      	adds	r0, #1
 8008b48:	d09d      	beq.n	8008a86 <_printf_i+0x15a>
 8008b4a:	3501      	adds	r5, #1
 8008b4c:	68e3      	ldr	r3, [r4, #12]
 8008b4e:	9903      	ldr	r1, [sp, #12]
 8008b50:	1a5b      	subs	r3, r3, r1
 8008b52:	42ab      	cmp	r3, r5
 8008b54:	dcf2      	bgt.n	8008b3c <_printf_i+0x210>
 8008b56:	e7eb      	b.n	8008b30 <_printf_i+0x204>
 8008b58:	2500      	movs	r5, #0
 8008b5a:	f104 0619 	add.w	r6, r4, #25
 8008b5e:	e7f5      	b.n	8008b4c <_printf_i+0x220>
 8008b60:	080096ee 	.word	0x080096ee
 8008b64:	080096ff 	.word	0x080096ff

08008b68 <__sflush_r>:
 8008b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b70:	0716      	lsls	r6, r2, #28
 8008b72:	4605      	mov	r5, r0
 8008b74:	460c      	mov	r4, r1
 8008b76:	d454      	bmi.n	8008c22 <__sflush_r+0xba>
 8008b78:	684b      	ldr	r3, [r1, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	dc02      	bgt.n	8008b84 <__sflush_r+0x1c>
 8008b7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	dd48      	ble.n	8008c16 <__sflush_r+0xae>
 8008b84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b86:	2e00      	cmp	r6, #0
 8008b88:	d045      	beq.n	8008c16 <__sflush_r+0xae>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b90:	682f      	ldr	r7, [r5, #0]
 8008b92:	6a21      	ldr	r1, [r4, #32]
 8008b94:	602b      	str	r3, [r5, #0]
 8008b96:	d030      	beq.n	8008bfa <__sflush_r+0x92>
 8008b98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b9a:	89a3      	ldrh	r3, [r4, #12]
 8008b9c:	0759      	lsls	r1, r3, #29
 8008b9e:	d505      	bpl.n	8008bac <__sflush_r+0x44>
 8008ba0:	6863      	ldr	r3, [r4, #4]
 8008ba2:	1ad2      	subs	r2, r2, r3
 8008ba4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ba6:	b10b      	cbz	r3, 8008bac <__sflush_r+0x44>
 8008ba8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008baa:	1ad2      	subs	r2, r2, r3
 8008bac:	2300      	movs	r3, #0
 8008bae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bb0:	6a21      	ldr	r1, [r4, #32]
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	47b0      	blx	r6
 8008bb6:	1c43      	adds	r3, r0, #1
 8008bb8:	89a3      	ldrh	r3, [r4, #12]
 8008bba:	d106      	bne.n	8008bca <__sflush_r+0x62>
 8008bbc:	6829      	ldr	r1, [r5, #0]
 8008bbe:	291d      	cmp	r1, #29
 8008bc0:	d82b      	bhi.n	8008c1a <__sflush_r+0xb2>
 8008bc2:	4a2a      	ldr	r2, [pc, #168]	@ (8008c6c <__sflush_r+0x104>)
 8008bc4:	40ca      	lsrs	r2, r1
 8008bc6:	07d6      	lsls	r6, r2, #31
 8008bc8:	d527      	bpl.n	8008c1a <__sflush_r+0xb2>
 8008bca:	2200      	movs	r2, #0
 8008bcc:	6062      	str	r2, [r4, #4]
 8008bce:	04d9      	lsls	r1, r3, #19
 8008bd0:	6922      	ldr	r2, [r4, #16]
 8008bd2:	6022      	str	r2, [r4, #0]
 8008bd4:	d504      	bpl.n	8008be0 <__sflush_r+0x78>
 8008bd6:	1c42      	adds	r2, r0, #1
 8008bd8:	d101      	bne.n	8008bde <__sflush_r+0x76>
 8008bda:	682b      	ldr	r3, [r5, #0]
 8008bdc:	b903      	cbnz	r3, 8008be0 <__sflush_r+0x78>
 8008bde:	6560      	str	r0, [r4, #84]	@ 0x54
 8008be0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008be2:	602f      	str	r7, [r5, #0]
 8008be4:	b1b9      	cbz	r1, 8008c16 <__sflush_r+0xae>
 8008be6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bea:	4299      	cmp	r1, r3
 8008bec:	d002      	beq.n	8008bf4 <__sflush_r+0x8c>
 8008bee:	4628      	mov	r0, r5
 8008bf0:	f7ff fa94 	bl	800811c <_free_r>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bf8:	e00d      	b.n	8008c16 <__sflush_r+0xae>
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	47b0      	blx	r6
 8008c00:	4602      	mov	r2, r0
 8008c02:	1c50      	adds	r0, r2, #1
 8008c04:	d1c9      	bne.n	8008b9a <__sflush_r+0x32>
 8008c06:	682b      	ldr	r3, [r5, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d0c6      	beq.n	8008b9a <__sflush_r+0x32>
 8008c0c:	2b1d      	cmp	r3, #29
 8008c0e:	d001      	beq.n	8008c14 <__sflush_r+0xac>
 8008c10:	2b16      	cmp	r3, #22
 8008c12:	d11e      	bne.n	8008c52 <__sflush_r+0xea>
 8008c14:	602f      	str	r7, [r5, #0]
 8008c16:	2000      	movs	r0, #0
 8008c18:	e022      	b.n	8008c60 <__sflush_r+0xf8>
 8008c1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c1e:	b21b      	sxth	r3, r3
 8008c20:	e01b      	b.n	8008c5a <__sflush_r+0xf2>
 8008c22:	690f      	ldr	r7, [r1, #16]
 8008c24:	2f00      	cmp	r7, #0
 8008c26:	d0f6      	beq.n	8008c16 <__sflush_r+0xae>
 8008c28:	0793      	lsls	r3, r2, #30
 8008c2a:	680e      	ldr	r6, [r1, #0]
 8008c2c:	bf08      	it	eq
 8008c2e:	694b      	ldreq	r3, [r1, #20]
 8008c30:	600f      	str	r7, [r1, #0]
 8008c32:	bf18      	it	ne
 8008c34:	2300      	movne	r3, #0
 8008c36:	eba6 0807 	sub.w	r8, r6, r7
 8008c3a:	608b      	str	r3, [r1, #8]
 8008c3c:	f1b8 0f00 	cmp.w	r8, #0
 8008c40:	dde9      	ble.n	8008c16 <__sflush_r+0xae>
 8008c42:	6a21      	ldr	r1, [r4, #32]
 8008c44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c46:	4643      	mov	r3, r8
 8008c48:	463a      	mov	r2, r7
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	47b0      	blx	r6
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	dc08      	bgt.n	8008c64 <__sflush_r+0xfc>
 8008c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c5a:	81a3      	strh	r3, [r4, #12]
 8008c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c64:	4407      	add	r7, r0
 8008c66:	eba8 0800 	sub.w	r8, r8, r0
 8008c6a:	e7e7      	b.n	8008c3c <__sflush_r+0xd4>
 8008c6c:	20400001 	.word	0x20400001

08008c70 <_fflush_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	690b      	ldr	r3, [r1, #16]
 8008c74:	4605      	mov	r5, r0
 8008c76:	460c      	mov	r4, r1
 8008c78:	b913      	cbnz	r3, 8008c80 <_fflush_r+0x10>
 8008c7a:	2500      	movs	r5, #0
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	bd38      	pop	{r3, r4, r5, pc}
 8008c80:	b118      	cbz	r0, 8008c8a <_fflush_r+0x1a>
 8008c82:	6a03      	ldr	r3, [r0, #32]
 8008c84:	b90b      	cbnz	r3, 8008c8a <_fflush_r+0x1a>
 8008c86:	f7fe ff5f 	bl	8007b48 <__sinit>
 8008c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d0f3      	beq.n	8008c7a <_fflush_r+0xa>
 8008c92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c94:	07d0      	lsls	r0, r2, #31
 8008c96:	d404      	bmi.n	8008ca2 <_fflush_r+0x32>
 8008c98:	0599      	lsls	r1, r3, #22
 8008c9a:	d402      	bmi.n	8008ca2 <_fflush_r+0x32>
 8008c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c9e:	f7ff fa06 	bl	80080ae <__retarget_lock_acquire_recursive>
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	f7ff ff5f 	bl	8008b68 <__sflush_r>
 8008caa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cac:	07da      	lsls	r2, r3, #31
 8008cae:	4605      	mov	r5, r0
 8008cb0:	d4e4      	bmi.n	8008c7c <_fflush_r+0xc>
 8008cb2:	89a3      	ldrh	r3, [r4, #12]
 8008cb4:	059b      	lsls	r3, r3, #22
 8008cb6:	d4e1      	bmi.n	8008c7c <_fflush_r+0xc>
 8008cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cba:	f7ff f9f9 	bl	80080b0 <__retarget_lock_release_recursive>
 8008cbe:	e7dd      	b.n	8008c7c <_fflush_r+0xc>

08008cc0 <fiprintf>:
 8008cc0:	b40e      	push	{r1, r2, r3}
 8008cc2:	b503      	push	{r0, r1, lr}
 8008cc4:	4601      	mov	r1, r0
 8008cc6:	ab03      	add	r3, sp, #12
 8008cc8:	4805      	ldr	r0, [pc, #20]	@ (8008ce0 <fiprintf+0x20>)
 8008cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cce:	6800      	ldr	r0, [r0, #0]
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	f7ff fca5 	bl	8008620 <_vfiprintf_r>
 8008cd6:	b002      	add	sp, #8
 8008cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cdc:	b003      	add	sp, #12
 8008cde:	4770      	bx	lr
 8008ce0:	20000034 	.word	0x20000034

08008ce4 <__swhatbuf_r>:
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cec:	2900      	cmp	r1, #0
 8008cee:	b096      	sub	sp, #88	@ 0x58
 8008cf0:	4615      	mov	r5, r2
 8008cf2:	461e      	mov	r6, r3
 8008cf4:	da0d      	bge.n	8008d12 <__swhatbuf_r+0x2e>
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
 8008cf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cfc:	f04f 0100 	mov.w	r1, #0
 8008d00:	bf14      	ite	ne
 8008d02:	2340      	movne	r3, #64	@ 0x40
 8008d04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d08:	2000      	movs	r0, #0
 8008d0a:	6031      	str	r1, [r6, #0]
 8008d0c:	602b      	str	r3, [r5, #0]
 8008d0e:	b016      	add	sp, #88	@ 0x58
 8008d10:	bd70      	pop	{r4, r5, r6, pc}
 8008d12:	466a      	mov	r2, sp
 8008d14:	f000 f896 	bl	8008e44 <_fstat_r>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	dbec      	blt.n	8008cf6 <__swhatbuf_r+0x12>
 8008d1c:	9901      	ldr	r1, [sp, #4]
 8008d1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d26:	4259      	negs	r1, r3
 8008d28:	4159      	adcs	r1, r3
 8008d2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d2e:	e7eb      	b.n	8008d08 <__swhatbuf_r+0x24>

08008d30 <__smakebuf_r>:
 8008d30:	898b      	ldrh	r3, [r1, #12]
 8008d32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d34:	079d      	lsls	r5, r3, #30
 8008d36:	4606      	mov	r6, r0
 8008d38:	460c      	mov	r4, r1
 8008d3a:	d507      	bpl.n	8008d4c <__smakebuf_r+0x1c>
 8008d3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	6123      	str	r3, [r4, #16]
 8008d44:	2301      	movs	r3, #1
 8008d46:	6163      	str	r3, [r4, #20]
 8008d48:	b003      	add	sp, #12
 8008d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d4c:	ab01      	add	r3, sp, #4
 8008d4e:	466a      	mov	r2, sp
 8008d50:	f7ff ffc8 	bl	8008ce4 <__swhatbuf_r>
 8008d54:	9f00      	ldr	r7, [sp, #0]
 8008d56:	4605      	mov	r5, r0
 8008d58:	4639      	mov	r1, r7
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7ff fa52 	bl	8008204 <_malloc_r>
 8008d60:	b948      	cbnz	r0, 8008d76 <__smakebuf_r+0x46>
 8008d62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d66:	059a      	lsls	r2, r3, #22
 8008d68:	d4ee      	bmi.n	8008d48 <__smakebuf_r+0x18>
 8008d6a:	f023 0303 	bic.w	r3, r3, #3
 8008d6e:	f043 0302 	orr.w	r3, r3, #2
 8008d72:	81a3      	strh	r3, [r4, #12]
 8008d74:	e7e2      	b.n	8008d3c <__smakebuf_r+0xc>
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	6020      	str	r0, [r4, #0]
 8008d7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d7e:	81a3      	strh	r3, [r4, #12]
 8008d80:	9b01      	ldr	r3, [sp, #4]
 8008d82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d86:	b15b      	cbz	r3, 8008da0 <__smakebuf_r+0x70>
 8008d88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d8c:	4630      	mov	r0, r6
 8008d8e:	f000 f86b 	bl	8008e68 <_isatty_r>
 8008d92:	b128      	cbz	r0, 8008da0 <__smakebuf_r+0x70>
 8008d94:	89a3      	ldrh	r3, [r4, #12]
 8008d96:	f023 0303 	bic.w	r3, r3, #3
 8008d9a:	f043 0301 	orr.w	r3, r3, #1
 8008d9e:	81a3      	strh	r3, [r4, #12]
 8008da0:	89a3      	ldrh	r3, [r4, #12]
 8008da2:	431d      	orrs	r5, r3
 8008da4:	81a5      	strh	r5, [r4, #12]
 8008da6:	e7cf      	b.n	8008d48 <__smakebuf_r+0x18>

08008da8 <_putc_r>:
 8008da8:	b570      	push	{r4, r5, r6, lr}
 8008daa:	460d      	mov	r5, r1
 8008dac:	4614      	mov	r4, r2
 8008dae:	4606      	mov	r6, r0
 8008db0:	b118      	cbz	r0, 8008dba <_putc_r+0x12>
 8008db2:	6a03      	ldr	r3, [r0, #32]
 8008db4:	b90b      	cbnz	r3, 8008dba <_putc_r+0x12>
 8008db6:	f7fe fec7 	bl	8007b48 <__sinit>
 8008dba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dbc:	07d8      	lsls	r0, r3, #31
 8008dbe:	d405      	bmi.n	8008dcc <_putc_r+0x24>
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	0599      	lsls	r1, r3, #22
 8008dc4:	d402      	bmi.n	8008dcc <_putc_r+0x24>
 8008dc6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dc8:	f7ff f971 	bl	80080ae <__retarget_lock_acquire_recursive>
 8008dcc:	68a3      	ldr	r3, [r4, #8]
 8008dce:	3b01      	subs	r3, #1
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	60a3      	str	r3, [r4, #8]
 8008dd4:	da05      	bge.n	8008de2 <_putc_r+0x3a>
 8008dd6:	69a2      	ldr	r2, [r4, #24]
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	db12      	blt.n	8008e02 <_putc_r+0x5a>
 8008ddc:	b2eb      	uxtb	r3, r5
 8008dde:	2b0a      	cmp	r3, #10
 8008de0:	d00f      	beq.n	8008e02 <_putc_r+0x5a>
 8008de2:	6823      	ldr	r3, [r4, #0]
 8008de4:	1c5a      	adds	r2, r3, #1
 8008de6:	6022      	str	r2, [r4, #0]
 8008de8:	701d      	strb	r5, [r3, #0]
 8008dea:	b2ed      	uxtb	r5, r5
 8008dec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dee:	07da      	lsls	r2, r3, #31
 8008df0:	d405      	bmi.n	8008dfe <_putc_r+0x56>
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	059b      	lsls	r3, r3, #22
 8008df6:	d402      	bmi.n	8008dfe <_putc_r+0x56>
 8008df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dfa:	f7ff f959 	bl	80080b0 <__retarget_lock_release_recursive>
 8008dfe:	4628      	mov	r0, r5
 8008e00:	bd70      	pop	{r4, r5, r6, pc}
 8008e02:	4629      	mov	r1, r5
 8008e04:	4622      	mov	r2, r4
 8008e06:	4630      	mov	r0, r6
 8008e08:	f7fe ffb1 	bl	8007d6e <__swbuf_r>
 8008e0c:	4605      	mov	r5, r0
 8008e0e:	e7ed      	b.n	8008dec <_putc_r+0x44>

08008e10 <memmove>:
 8008e10:	4288      	cmp	r0, r1
 8008e12:	b510      	push	{r4, lr}
 8008e14:	eb01 0402 	add.w	r4, r1, r2
 8008e18:	d902      	bls.n	8008e20 <memmove+0x10>
 8008e1a:	4284      	cmp	r4, r0
 8008e1c:	4623      	mov	r3, r4
 8008e1e:	d807      	bhi.n	8008e30 <memmove+0x20>
 8008e20:	1e43      	subs	r3, r0, #1
 8008e22:	42a1      	cmp	r1, r4
 8008e24:	d008      	beq.n	8008e38 <memmove+0x28>
 8008e26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e2e:	e7f8      	b.n	8008e22 <memmove+0x12>
 8008e30:	4402      	add	r2, r0
 8008e32:	4601      	mov	r1, r0
 8008e34:	428a      	cmp	r2, r1
 8008e36:	d100      	bne.n	8008e3a <memmove+0x2a>
 8008e38:	bd10      	pop	{r4, pc}
 8008e3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e42:	e7f7      	b.n	8008e34 <memmove+0x24>

08008e44 <_fstat_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4d07      	ldr	r5, [pc, #28]	@ (8008e64 <_fstat_r+0x20>)
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4604      	mov	r4, r0
 8008e4c:	4608      	mov	r0, r1
 8008e4e:	4611      	mov	r1, r2
 8008e50:	602b      	str	r3, [r5, #0]
 8008e52:	f7f9 fe33 	bl	8002abc <_fstat>
 8008e56:	1c43      	adds	r3, r0, #1
 8008e58:	d102      	bne.n	8008e60 <_fstat_r+0x1c>
 8008e5a:	682b      	ldr	r3, [r5, #0]
 8008e5c:	b103      	cbz	r3, 8008e60 <_fstat_r+0x1c>
 8008e5e:	6023      	str	r3, [r4, #0]
 8008e60:	bd38      	pop	{r3, r4, r5, pc}
 8008e62:	bf00      	nop
 8008e64:	20000dc0 	.word	0x20000dc0

08008e68 <_isatty_r>:
 8008e68:	b538      	push	{r3, r4, r5, lr}
 8008e6a:	4d06      	ldr	r5, [pc, #24]	@ (8008e84 <_isatty_r+0x1c>)
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	4604      	mov	r4, r0
 8008e70:	4608      	mov	r0, r1
 8008e72:	602b      	str	r3, [r5, #0]
 8008e74:	f7f9 fe32 	bl	8002adc <_isatty>
 8008e78:	1c43      	adds	r3, r0, #1
 8008e7a:	d102      	bne.n	8008e82 <_isatty_r+0x1a>
 8008e7c:	682b      	ldr	r3, [r5, #0]
 8008e7e:	b103      	cbz	r3, 8008e82 <_isatty_r+0x1a>
 8008e80:	6023      	str	r3, [r4, #0]
 8008e82:	bd38      	pop	{r3, r4, r5, pc}
 8008e84:	20000dc0 	.word	0x20000dc0

08008e88 <_sbrk_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4d06      	ldr	r5, [pc, #24]	@ (8008ea4 <_sbrk_r+0x1c>)
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4604      	mov	r4, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	602b      	str	r3, [r5, #0]
 8008e94:	f7f9 fe3a 	bl	8002b0c <_sbrk>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_sbrk_r+0x1a>
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_sbrk_r+0x1a>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	20000dc0 	.word	0x20000dc0

08008ea8 <abort>:
 8008ea8:	b508      	push	{r3, lr}
 8008eaa:	2006      	movs	r0, #6
 8008eac:	f000 f85a 	bl	8008f64 <raise>
 8008eb0:	2001      	movs	r0, #1
 8008eb2:	f7f9 fdb3 	bl	8002a1c <_exit>

08008eb6 <_realloc_r>:
 8008eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eba:	4607      	mov	r7, r0
 8008ebc:	4614      	mov	r4, r2
 8008ebe:	460d      	mov	r5, r1
 8008ec0:	b921      	cbnz	r1, 8008ecc <_realloc_r+0x16>
 8008ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	f7ff b99c 	b.w	8008204 <_malloc_r>
 8008ecc:	b92a      	cbnz	r2, 8008eda <_realloc_r+0x24>
 8008ece:	f7ff f925 	bl	800811c <_free_r>
 8008ed2:	4625      	mov	r5, r4
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eda:	f000 f85f 	bl	8008f9c <_malloc_usable_size_r>
 8008ede:	4284      	cmp	r4, r0
 8008ee0:	4606      	mov	r6, r0
 8008ee2:	d802      	bhi.n	8008eea <_realloc_r+0x34>
 8008ee4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ee8:	d8f4      	bhi.n	8008ed4 <_realloc_r+0x1e>
 8008eea:	4621      	mov	r1, r4
 8008eec:	4638      	mov	r0, r7
 8008eee:	f7ff f989 	bl	8008204 <_malloc_r>
 8008ef2:	4680      	mov	r8, r0
 8008ef4:	b908      	cbnz	r0, 8008efa <_realloc_r+0x44>
 8008ef6:	4645      	mov	r5, r8
 8008ef8:	e7ec      	b.n	8008ed4 <_realloc_r+0x1e>
 8008efa:	42b4      	cmp	r4, r6
 8008efc:	4622      	mov	r2, r4
 8008efe:	4629      	mov	r1, r5
 8008f00:	bf28      	it	cs
 8008f02:	4632      	movcs	r2, r6
 8008f04:	f7ff f8dd 	bl	80080c2 <memcpy>
 8008f08:	4629      	mov	r1, r5
 8008f0a:	4638      	mov	r0, r7
 8008f0c:	f7ff f906 	bl	800811c <_free_r>
 8008f10:	e7f1      	b.n	8008ef6 <_realloc_r+0x40>

08008f12 <_raise_r>:
 8008f12:	291f      	cmp	r1, #31
 8008f14:	b538      	push	{r3, r4, r5, lr}
 8008f16:	4605      	mov	r5, r0
 8008f18:	460c      	mov	r4, r1
 8008f1a:	d904      	bls.n	8008f26 <_raise_r+0x14>
 8008f1c:	2316      	movs	r3, #22
 8008f1e:	6003      	str	r3, [r0, #0]
 8008f20:	f04f 30ff 	mov.w	r0, #4294967295
 8008f24:	bd38      	pop	{r3, r4, r5, pc}
 8008f26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f28:	b112      	cbz	r2, 8008f30 <_raise_r+0x1e>
 8008f2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f2e:	b94b      	cbnz	r3, 8008f44 <_raise_r+0x32>
 8008f30:	4628      	mov	r0, r5
 8008f32:	f000 f831 	bl	8008f98 <_getpid_r>
 8008f36:	4622      	mov	r2, r4
 8008f38:	4601      	mov	r1, r0
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f40:	f000 b818 	b.w	8008f74 <_kill_r>
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d00a      	beq.n	8008f5e <_raise_r+0x4c>
 8008f48:	1c59      	adds	r1, r3, #1
 8008f4a:	d103      	bne.n	8008f54 <_raise_r+0x42>
 8008f4c:	2316      	movs	r3, #22
 8008f4e:	6003      	str	r3, [r0, #0]
 8008f50:	2001      	movs	r0, #1
 8008f52:	e7e7      	b.n	8008f24 <_raise_r+0x12>
 8008f54:	2100      	movs	r1, #0
 8008f56:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	4798      	blx	r3
 8008f5e:	2000      	movs	r0, #0
 8008f60:	e7e0      	b.n	8008f24 <_raise_r+0x12>
	...

08008f64 <raise>:
 8008f64:	4b02      	ldr	r3, [pc, #8]	@ (8008f70 <raise+0xc>)
 8008f66:	4601      	mov	r1, r0
 8008f68:	6818      	ldr	r0, [r3, #0]
 8008f6a:	f7ff bfd2 	b.w	8008f12 <_raise_r>
 8008f6e:	bf00      	nop
 8008f70:	20000034 	.word	0x20000034

08008f74 <_kill_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d07      	ldr	r5, [pc, #28]	@ (8008f94 <_kill_r+0x20>)
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	4608      	mov	r0, r1
 8008f7e:	4611      	mov	r1, r2
 8008f80:	602b      	str	r3, [r5, #0]
 8008f82:	f7f9 fd3b 	bl	80029fc <_kill>
 8008f86:	1c43      	adds	r3, r0, #1
 8008f88:	d102      	bne.n	8008f90 <_kill_r+0x1c>
 8008f8a:	682b      	ldr	r3, [r5, #0]
 8008f8c:	b103      	cbz	r3, 8008f90 <_kill_r+0x1c>
 8008f8e:	6023      	str	r3, [r4, #0]
 8008f90:	bd38      	pop	{r3, r4, r5, pc}
 8008f92:	bf00      	nop
 8008f94:	20000dc0 	.word	0x20000dc0

08008f98 <_getpid_r>:
 8008f98:	f7f9 bd28 	b.w	80029ec <_getpid>

08008f9c <_malloc_usable_size_r>:
 8008f9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fa0:	1f18      	subs	r0, r3, #4
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	bfbc      	itt	lt
 8008fa6:	580b      	ldrlt	r3, [r1, r0]
 8008fa8:	18c0      	addlt	r0, r0, r3
 8008faa:	4770      	bx	lr

08008fac <_init>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	bf00      	nop
 8008fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fb2:	bc08      	pop	{r3}
 8008fb4:	469e      	mov	lr, r3
 8008fb6:	4770      	bx	lr

08008fb8 <_fini>:
 8008fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fba:	bf00      	nop
 8008fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fbe:	bc08      	pop	{r3}
 8008fc0:	469e      	mov	lr, r3
 8008fc2:	4770      	bx	lr
