TimeQuest Timing Analyzer report for DE2_115_CAMERA
Fri Dec 23 17:19:59 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
 98. Slow 1200mV 0C Model Fmax Summary
 99. Slow 1200mV 0C Model Setup Summary
100. Slow 1200mV 0C Model Hold Summary
101. Slow 1200mV 0C Model Recovery Summary
102. Slow 1200mV 0C Model Removal Summary
103. Slow 1200mV 0C Model Minimum Pulse Width Summary
104. Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
105. Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
106. Slow 1200mV 0C Model Setup: 'CLOCK_50'
107. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
108. Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
109. Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
110. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
111. Slow 1200mV 0C Model Hold: 'CLOCK_50'
112. Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
113. Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
114. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
115. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
116. Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
117. Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
121. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
122. Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Propagation Delay
128. Minimum Propagation Delay
129. Output Enable Times
130. Minimum Output Enable Times
131. Output Disable Times
132. Minimum Output Disable Times
133. MTBF Summary
134. Synchronizer Summary
135. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
189. Fast 1200mV 0C Model Setup Summary
190. Fast 1200mV 0C Model Hold Summary
191. Fast 1200mV 0C Model Recovery Summary
192. Fast 1200mV 0C Model Removal Summary
193. Fast 1200mV 0C Model Minimum Pulse Width Summary
194. Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
195. Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
196. Fast 1200mV 0C Model Setup: 'CLOCK_50'
197. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
198. Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
199. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
200. Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
201. Fast 1200mV 0C Model Hold: 'CLOCK_50'
202. Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
203. Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
204. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
205. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
206. Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
207. Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
211. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
212. Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
213. Setup Times
214. Hold Times
215. Clock to Output Times
216. Minimum Clock to Output Times
217. Propagation Delay
218. Minimum Propagation Delay
219. Output Enable Times
220. Minimum Output Enable Times
221. Output Disable Times
222. Minimum Output Disable Times
223. MTBF Summary
224. Synchronizer Summary
225. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
253. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
254. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
255. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
256. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
257. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
258. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
259. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
260. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
261. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
262. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
263. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
264. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
265. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
266. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
267. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
268. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
269. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
270. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
271. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
272. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
273. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
274. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
275. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
276. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
277. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
278. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
279. Multicorner Timing Analysis Summary
280. Setup Times
281. Hold Times
282. Clock to Output Times
283. Minimum Clock to Output Times
284. Propagation Delay
285. Minimum Propagation Delay
286. Board Trace Model Assignments
287. Input Transition Times
288. Signal Integrity Metrics (Slow 1200mv 0c Model)
289. Signal Integrity Metrics (Slow 1200mv 85c Model)
290. Signal Integrity Metrics (Fast 1200mv 0c Model)
291. Setup Transfers
292. Hold Transfers
293. Recovery Transfers
294. Removal Transfers
295. Report TCCS
296. Report RSKM
297. Unconstrained Paths
298. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DE2_115_CAMERA                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Fri Dec 23 17:19:49 2016 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[0] } ;
; u8|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[1] } ;
; u8|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[2] } ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 63.52 MHz  ; 63.52 MHz       ; u8|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 133.07 MHz ; 133.07 MHz      ; u8|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 178.99 MHz ; 178.99 MHz      ; CLOCK_50                                       ;      ;
; 189.0 MHz  ; 189.0 MHz       ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.065  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 12.129 ; 0.000         ;
; CLOCK_50                                       ; 14.413 ; 0.000         ;
; CLOCK2_50                                      ; 14.709 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.295 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.386 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
; CLOCK_50                                       ; 0.634 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.935  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 12.935 ; 0.000         ;
; CLOCK2_50                                      ; 13.894 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.821 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 5.214 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 5.273 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.693  ; 0.000         ;
; CLOCK_50                                       ; 9.645  ; 0.000         ;
; CLOCK2_50                                      ; 9.685  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.687 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.065 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 4.659      ;
; 2.078 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.638      ;
; 2.082 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.636      ;
; 2.082 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.636      ;
; 2.082 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.636      ;
; 2.082 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.636      ;
; 2.258 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 4.464      ;
; 2.258 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 4.464      ;
; 2.382 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.330      ;
; 2.382 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.330      ;
; 2.382 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.330      ;
; 2.419 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.299      ;
; 2.419 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 4.299      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.446 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.232     ; 4.270      ;
; 2.485 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.406      ;
; 2.518 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.402      ;
; 2.565 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.354      ;
; 2.582 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.132      ;
; 2.582 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 4.132      ;
; 2.594 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.305      ;
; 2.599 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.113      ;
; 2.599 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.113      ;
; 2.599 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.236     ; 4.113      ;
; 2.608 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.312      ;
; 2.610 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.281      ;
; 2.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.282      ;
; 2.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.282      ;
; 2.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.282      ;
; 2.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.317      ;
; 2.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.282      ;
; 2.612 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.279      ;
; 2.619 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.303      ;
; 2.619 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.303      ;
; 2.619 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.303      ;
; 2.619 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.303      ;
; 2.624 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.267      ;
; 2.626 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.293      ;
; 2.655 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.264      ;
; 2.658 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.269      ;
; 2.666 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.255      ;
; 2.666 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.255      ;
; 2.666 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.255      ;
; 2.666 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.255      ;
; 2.700 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.191      ;
; 2.719 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.180      ;
; 2.727 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.164      ;
; 2.733 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.166      ;
; 2.736 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.157      ;
; 2.736 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.157      ;
; 2.736 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.157      ;
; 2.736 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.157      ;
; 2.737 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.154      ;
; 2.742 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.149      ;
; 2.742 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.185      ;
; 2.745 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.174      ;
; 2.750 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.143      ;
; 2.750 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.143      ;
; 2.750 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.143      ;
; 2.750 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.143      ;
; 2.751 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.140      ;
; 2.753 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.138      ;
; 2.753 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.166      ;
; 2.759 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.162      ;
; 2.759 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.162      ;
; 2.759 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.162      ;
; 2.759 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.162      ;
; 2.760 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.159      ;
; 2.787 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.110      ;
; 2.787 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 7.110      ;
; 2.792 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.128      ;
; 2.809 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.090      ;
; 2.820 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.106      ;
; 2.820 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.106      ;
; 2.822 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 7.034      ;
; 2.825 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.134     ; 7.039      ;
; 2.826 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.067      ;
; 2.826 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.067      ;
; 2.826 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.067      ;
; 2.826 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.067      ;
; 2.827 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.092      ;
; 2.827 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.064      ;
; 2.833 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 7.025      ;
; 2.833 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 7.025      ;
; 2.833 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 7.025      ;
; 2.833 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.140     ; 7.025      ;
; 2.835 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.084      ;
; 2.836 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.063      ;
; 2.838 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 7.089      ;
; 2.846 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.075      ;
; 2.846 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.075      ;
; 2.846 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.075      ;
; 2.846 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.075      ;
; 2.851 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.048      ;
; 2.853 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 7.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.129 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.431      ;
; 12.150 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.411      ;
; 12.157 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.403      ;
; 12.166 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.394      ;
; 12.178 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.383      ;
; 12.194 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.366      ;
; 12.306 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 7.259      ;
; 12.334 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 7.231      ;
; 12.383 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.177      ;
; 12.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.156      ;
; 12.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.157      ;
; 12.420 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.140      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.136      ;
; 12.431 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.130      ;
; 12.441 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.119      ;
; 12.459 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.102      ;
; 12.492 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.068      ;
; 12.513 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 7.048      ;
; 12.529 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 7.031      ;
; 12.560 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 7.005      ;
; 12.565 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.995      ;
; 12.573 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.987      ;
; 12.581 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.984      ;
; 12.586 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.975      ;
; 12.593 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.967      ;
; 12.610 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.950      ;
; 12.622 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.938      ;
; 12.623 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.938      ;
; 12.625 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.935      ;
; 12.652 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.913      ;
; 12.653 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.907      ;
; 12.659 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.901      ;
; 12.669 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.896      ;
; 12.669 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.896      ;
; 12.685 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.876      ;
; 12.706 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.855      ;
; 12.750 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.810      ;
; 12.750 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.815      ;
; 12.754 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.806      ;
; 12.755 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.812      ;
; 12.758 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.802      ;
; 12.766 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.801      ;
; 12.770 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.791      ;
; 12.772 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.788      ;
; 12.778 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.782      ;
; 12.782 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.778      ;
; 12.783 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.784      ;
; 12.786 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.774      ;
; 12.794 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.767      ;
; 12.794 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.773      ;
; 12.799 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.766      ;
; 12.809 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.751      ;
; 12.819 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.741      ;
; 12.840 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.720      ;
; 12.855 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.711      ;
; 12.875 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.686      ;
; 12.879 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.681      ;
; 12.883 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.683      ;
; 12.886 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.680      ;
; 12.889 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.676      ;
; 12.900 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.660      ;
; 12.908 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.657      ;
; 12.914 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.652      ;
; 12.924 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.636      ;
; 12.924 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.637      ;
; 12.928 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.632      ;
; 12.949 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.616      ;
; 12.952 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.608      ;
; 12.960 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.600      ;
; 12.960 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.600      ;
; 12.982 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.579      ;
; 12.988 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.572      ;
; 12.988 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.572      ;
; 12.988 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.572      ;
; 12.992 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.573      ;
; 13.001 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.436     ; 6.561      ;
; 13.004 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.556      ;
; 13.008 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.552      ;
; 13.009 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.558      ;
; 13.009 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.551      ;
; 13.010 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.551      ;
; 13.012 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.548      ;
; 13.020 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.547      ;
; 13.025 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.535      ;
; 13.029 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.531      ;
; 13.029 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.436     ; 6.533      ;
; 13.030 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.537      ;
; 13.033 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.527      ;
; 13.041 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.431     ; 6.526      ;
; 13.058 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.502      ;
; 13.063 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.502      ;
; 13.067 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.493      ;
; 13.074 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.437     ; 6.487      ;
; 13.100 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.433     ; 6.465      ;
; 13.103 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[7]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.457      ;
; 13.104 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.456      ;
; 13.105 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[8]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.455      ;
; 13.109 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.457      ;
; 13.113 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[5]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.447      ;
; 13.113 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.438     ; 6.447      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.413 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 4.184      ;
; 14.456 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 4.141      ;
; 14.652 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.945      ;
; 14.752 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.845      ;
; 14.771 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.826      ;
; 14.961 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.636      ;
; 15.112 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.485      ;
; 15.166 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.431      ;
; 15.244 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.353      ;
; 15.313 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.284      ;
; 15.365 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.232      ;
; 15.389 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.208      ;
; 15.455 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 3.142      ;
; 15.943 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.401     ; 2.654      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.453 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.464      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.496 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.421      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.692 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.225      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.792 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.125      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 16.811 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.106      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
; 17.001 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.916      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                    ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.709 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 5.214      ;
; 14.919 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 5.011      ;
; 14.941 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.980      ;
; 14.946 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.982      ;
; 14.946 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.982      ;
; 14.946 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.982      ;
; 14.951 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.967      ;
; 14.965 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.963      ;
; 14.992 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.934      ;
; 14.992 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.934      ;
; 14.992 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.934      ;
; 14.994 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.934      ;
; 14.995 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.935      ;
; 14.996 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.922      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.907      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.907      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.907      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.905      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.905      ;
; 15.021 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.905      ;
; 15.076 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.854      ;
; 15.098 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.823      ;
; 15.103 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.825      ;
; 15.103 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.825      ;
; 15.103 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.825      ;
; 15.107 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.814      ;
; 15.136 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.785      ;
; 15.144 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.784      ;
; 15.171 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.755      ;
; 15.171 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.755      ;
; 15.171 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.755      ;
; 15.179 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.742      ;
; 15.180 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.748      ;
; 15.192 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.733      ;
; 15.192 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.733      ;
; 15.206 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.720      ;
; 15.206 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.720      ;
; 15.206 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.720      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.224 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.704      ;
; 15.229 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.692      ;
; 15.238 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.685      ;
; 15.238 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.685      ;
; 15.253 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.668      ;
; 15.265 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.660      ;
; 15.265 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.660      ;
; 15.267 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.656      ;
; 15.267 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.270 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.656      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.290 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.638      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.299 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.627      ;
; 15.318 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.610      ;
; 15.330 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.598      ;
; 15.339 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.582      ;
; 15.342 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.586      ;
; 15.344 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.582      ;
; 15.344 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.582      ;
; 15.344 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.582      ;
; 15.349 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.576      ;
; 15.349 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.576      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
; 15.354 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.563      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.295 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.961      ;
; 0.328 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.994      ;
; 0.363 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.026      ;
; 0.365 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.378 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.036      ;
; 0.381 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.044      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.388 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.046      ;
; 0.391 ; Sdram_Control:u9|mDATAOUT[17]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.071      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Write                                                                                                                                                                ; Sdram_Control:u9|Write                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Sdram_Control:u9|Read                                                                                                                                                                 ; Sdram_Control:u9|Read                                                                                                                                                                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.414 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.698      ;
; 0.428 ; Sdram_Control:u9|mADDR[15]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Sdram_Control:u9|mADDR[11]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|mADDR[12]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u9|CS_N[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[3]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Sdram_Control:u9|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u9|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.025      ;
; 0.431 ; Sdram_Control:u9|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u9|CKE                                                                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Sdram_Control:u9|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[1]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.447 ; Sdram_Control:u9|rRD1_ADDR[5]                                                                                                                                                         ; Sdram_Control:u9|mADDR[5]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.712      ;
; 0.448 ; Sdram_Control:u9|rRD1_ADDR[18]                                                                                                                                                        ; Sdram_Control:u9|mADDR[18]                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.713      ;
; 0.453 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[0]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.047      ;
; 0.453 ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.041      ;
; 0.458 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.044      ;
; 0.459 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.464 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.050      ;
; 0.466 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.466 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.466 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[2]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.467 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.053      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.415 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.697      ;
; 0.421 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.687      ;
; 0.429 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.695      ;
; 0.441 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.707      ;
; 0.443 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.708      ;
; 0.444 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.366      ; 1.033      ;
; 0.453 ; CROP_YEND:u13|maxYEND[7]                                                                                                                                                             ; CROP_YEND:u13|oYEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                             ; CROP_XEND:u12|oXEND[4]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.721      ;
; 0.458 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.725      ;
; 0.543 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.809      ;
; 0.544 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.811      ;
; 0.561 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.827      ;
; 0.576 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.841      ;
; 0.582 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.848      ;
; 0.595 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.861      ;
; 0.595 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.860      ;
; 0.598 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.863      ;
; 0.598 ; CROP_XEND:u12|maxXEND[2]                                                                                                                                                             ; CROP_XEND:u12|oXEND[2]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.863      ;
; 0.599 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.864      ;
; 0.600 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.883      ;
; 0.601 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.885      ;
; 0.603 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.868      ;
; 0.605 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.870      ;
; 0.608 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; CROP_YEND:u13|maxYEND[1]                                                                                                                                                             ; CROP_YEND:u13|oYEND[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.877      ;
; 0.619 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.902      ;
; 0.619 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.883      ;
; 0.619 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.883      ;
; 0.619 ; CROP_YEND:u13|maxYEND[3]                                                                                                                                                             ; CROP_YEND:u13|oYEND[3]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.884      ;
; 0.620 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.884      ;
; 0.620 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.884      ;
; 0.620 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.884      ;
; 0.622 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.887      ;
; 0.623 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.887      ;
; 0.627 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.891      ;
; 0.631 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.895      ;
; 0.636 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.903      ;
; 0.640 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.643 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.648 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.916      ;
; 0.655 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.937      ;
; 0.655 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.920      ;
; 0.655 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.920      ;
; 0.656 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; CROP_YEND:u13|maxYEND[5]                                                                                                                                                             ; CROP_YEND:u13|oYEND[5]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; CROP_XEND:u12|maxXEND[1]                                                                                                                                                             ; CROP_XEND:u12|oXEND[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; CROP_YEND:u13|maxYEND[4]                                                                                                                                                             ; CROP_YEND:u13|oYEND[4]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.695      ;
; 0.436 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.701      ;
; 0.439 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.491 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.417      ; 1.094      ;
; 0.611 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.417      ; 1.214      ;
; 0.641 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.914      ;
; 0.655 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.929      ;
; 0.685 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.950      ;
; 0.767 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.417      ; 1.370      ;
; 0.853 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.417      ; 1.456      ;
; 0.959 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.960 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.224      ;
; 0.962 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.228      ;
; 0.963 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.417      ; 1.567      ;
; 0.966 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.231      ;
; 0.969 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.236      ;
; 0.973 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.238      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.634 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.951 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.964 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.072 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.339      ;
; 1.077 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.090 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.357      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.382      ;
; 1.118 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.118 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.198 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.465      ;
; 1.203 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.470      ;
; 1.216 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.483      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.225 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.225 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.227 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.236 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.503      ;
; 1.239 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.239 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.508      ;
; 1.244 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.245 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.512      ;
; 1.324 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.591      ;
; 1.329 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.596      ;
; 1.342 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.609      ;
; 1.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.347 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.614      ;
; 1.348 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.348 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.351 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.618      ;
; 1.351 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.618      ;
; 1.353 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.620      ;
; 1.362 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.629      ;
; 1.365 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.632      ;
; 1.365 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.632      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.941     ; 3.996      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 2.948 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.003      ;
; 3.042 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.011      ;
; 3.052 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.021      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.179 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 3.563      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 3.553      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 3.553      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 3.555      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 3.553      ;
; 3.180 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.556      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.921     ; 4.016      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 12.970 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.008      ;
; 13.041 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.915     ; 4.032      ;
; 13.073 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.888     ; 4.027      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.226     ; 3.607      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[13]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[14]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[15]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.224     ; 3.609      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_H_SYNC                                                                                                                                                     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.115 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_V_SYNC                                                                                                                                                     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.227     ; 3.606      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[12]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[10]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.234     ; 3.598      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.583      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.249     ; 3.583      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[0]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.250     ; 3.582      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[1]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[2]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[3]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[5]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
; 13.116 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.248     ; 3.584      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 13.894 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.146     ; 5.958      ;
; 14.163 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.141      ; 5.976      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.017 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.909      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.065 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.861      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.111 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.813      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.140 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.784      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.181 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.745      ;
; 15.250 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.674      ;
; 15.250 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.674      ;
; 15.250 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.674      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                  ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.821 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.422      ; 2.429      ;
; 1.978 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.422      ; 2.586      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.149 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.419      ;
; 2.292 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 2.902      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.299 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.569      ;
; 2.611 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.221      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.620 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.892      ;
; 2.672 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.282      ;
; 2.734 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.344      ;
; 2.783 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.393      ;
; 2.819 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.429      ;
; 2.823 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.433      ;
; 2.905 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.424      ; 3.515      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.932 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.204      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 2.993 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.265      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
; 3.055 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 3.327      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.136     ; 3.364      ;
; 5.225 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 3.357      ;
; 5.225 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 3.357      ;
; 5.225 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 3.357      ;
; 5.225 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.154     ; 3.357      ;
; 5.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.369      ;
; 5.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.369      ;
; 5.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.369      ;
; 5.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.369      ;
; 5.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.369      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.247 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.163     ; 3.370      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.266 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 3.354      ;
; 5.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.191     ; 3.369      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.592     ; 3.367      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.592     ; 3.367      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.592     ; 3.367      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.592     ; 3.367      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.592     ; 3.367      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.369      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.591     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.363      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.358      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.364      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.364      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.364      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.364      ;
; 5.686 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.364      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.199     ; 3.360      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.278 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.198     ; 3.366      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.301 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.376      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.360      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.360      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.360      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.360      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.360      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.673 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.593     ; 3.366      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.600     ; 3.360      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.600     ; 3.360      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.599     ; 3.361      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.607     ; 3.376      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.607     ; 3.376      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.607     ; 3.376      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.607     ; 3.376      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.607     ; 3.376      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.608     ; 3.375      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.616     ; 3.367      ;
; 5.697 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.609     ; 3.374      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.401      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest                                                                                                                                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.400      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.628     ; 3.403      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.628     ; 3.403      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.628     ; 3.403      ;
; 5.745 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.628     ; 3.403      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[21]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[16]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[18]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[19]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[20]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[22]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[23]                                                                                                                                                        ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[27]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CMD[0]                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CMD[1]                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[3]                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|IN_REQ                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|PM_STOP                                                                                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Pre_RD                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Pre_WR                                                                                                                                                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|RD_MASK[0]                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|RD_MASK[1]                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Read                                                                                                                                                                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|WR_MASK[0]                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|WR_MASK[1]                                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Write                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|command_done                                                                                                                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_reada                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_writea                                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|rp_done                                                                                                                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.645  ; 9.833        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.798  ; 9.798        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.945  ; 10.165       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.201 ; 10.201       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK                ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                              ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.687 ; 19.907       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_YSTART:u10|oYSTART[0]                                                                                                                                                           ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_YSTART:u10|oYSTART[1]                                                                                                                                                           ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_YSTART:u10|oYSTART[2]                                                                                                                                                           ;
; 19.751 ; 19.939       ; 0.188          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_YSTART:u10|oYSTART[3]                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.090  ; 4.563  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.090  ; 4.563  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.153  ; 4.675  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.153  ; 4.675  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.370  ; 5.826  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.370  ; 5.826  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.815  ; 4.235  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.262  ; 4.642  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.567  ; 4.974  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.321  ; 4.695  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.829  ; 4.249  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.419  ; 4.805  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.831  ; 4.250  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.401  ; 4.806  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.494  ; 4.916  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.310  ; 4.685  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.065  ; 5.450  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.335  ; 4.707  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.460  ; 4.865  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.776  ; 5.173  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.599  ; 5.026  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.226  ; 5.714  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.525  ; 4.913  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.370  ; 4.775  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.389  ; 4.793  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.174  ; 5.651  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.452  ; 4.867  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.613  ; 4.983  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.742  ; 5.156  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.280  ; 4.652  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.930  ; 5.337  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.011  ; 5.479  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.427  ; 4.818  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.408  ; 4.806  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.808  ; 4.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.355  ; 7.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.355  ; 7.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 12.834 ; 13.310 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 12.834 ; 13.310 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 7.153  ; 7.725  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+--------------+------------+--------+---------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall    ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+---------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.125 ; -2.542  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.125 ; -2.542  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.994 ; -2.436  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.994 ; -2.436  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.016 ; -3.414  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -4.531 ; -4.972  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -3.022 ; -3.420  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.453 ; -3.812  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.761 ; -4.155  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.510 ; -3.863  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.037 ; -3.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.605 ; -3.969  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.038 ; -3.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.586 ; -3.970  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.676 ; -4.076  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.500 ; -3.855  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.224 ; -4.587  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.524 ; -3.875  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.644 ; -4.027  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.946 ; -4.322  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.789 ; -4.203  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -4.378 ; -4.840  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.718 ; -4.095  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.555 ; -3.938  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.573 ; -3.955  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.329 ; -4.782  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.633 ; -4.026  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.787 ; -4.137  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.925 ; -4.327  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.469 ; -3.820  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.109 ; -4.503  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.185 ; -4.638  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.625 ; -4.004  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.592 ; -3.967  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.016 ; -3.414  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.664 ; -6.187  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.664 ; -6.187  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -5.882 ; -6.444  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -9.593 ; -10.081 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -5.882 ; -6.444  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+---------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.166 ; 10.239 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.745  ; 8.574  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 9.791  ; 9.646  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.586  ; 6.443  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.663  ; 5.542  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.091  ; 5.077  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.599  ; 5.586  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.276  ; 6.272  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.010  ; 5.879  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.500  ; 6.356  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.025  ; 6.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.969  ; 5.988  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.323  ; 5.295  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.330  ; 6.193  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.586  ; 4.535  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.586  ; 6.443  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.222  ; 6.218  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.222  ; 6.218  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.512  ; 5.374  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.647  ; 5.556  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.557  ; 5.555  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.127  ; 5.097  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.853 ; 11.684 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.290 ; 11.113 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.661  ; 8.556  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 10.140 ; 10.207 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.627  ; 8.612  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.533  ; 9.459  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.188  ; 9.154  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.228  ; 9.093  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.893  ; 8.969  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.356  ; 9.164  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.931  ; 8.903  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.734  ; 8.630  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.085 ; 9.916  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.481  ; 9.349  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.206  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.066  ; 9.023  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.770  ; 9.554  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.261  ; 9.221  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 11.033 ; 10.989 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.764  ; 9.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.801  ; 8.814  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 10.874 ; 10.746 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.173  ; 9.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.407  ; 9.422  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 11.853 ; 11.684 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.372  ; 9.423  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 10.589 ; 10.636 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.462  ; 9.397  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.359  ; 9.275  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.577  ; 8.654  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.533  ; 9.497  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.607  ; 8.500  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.863  ; 9.661  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.936  ; 6.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.263  ; 5.122  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.455  ; 6.418  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.936  ; 6.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.427  ; 6.401  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.915  ; 4.837  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.100  ; 6.030  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 7.362  ; 7.171  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.348  ; 5.296  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.522  ; 6.383  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.412  ; 5.425  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.697  ; 6.526  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.302  ; 5.244  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 7.362  ; 7.171  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.371  ; 6.217  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.518  ; 5.482  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 7.020  ; 6.850  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 8.364  ; 8.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 8.364  ; 8.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.560  ; 7.469  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 8.313  ; 8.155  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.560  ; 5.488  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.187  ; 7.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.812  ; 5.741  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.457  ; 6.317  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.768  ; 4.763  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 7.817  ; 7.804  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.374  ; 7.432  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.144  ; 6.043  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.955  ; 6.027  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.734  ; 6.682  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.142  ; 6.082  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.863  ; 6.745  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.311  ; 5.254  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 7.374  ; 7.432  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.184  ; 6.174  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.144  ; 6.059  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.799  ; 9.865  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.438  ; 8.270  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 9.443  ; 9.300  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.955  ; 3.903  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.994  ; 4.874  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.445  ; 4.428  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.927  ; 4.911  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.584  ; 5.576  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.327  ; 5.198  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.797  ; 5.655  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.337  ; 5.310  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.283  ; 5.297  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.668  ; 4.637  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.635  ; 5.499  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.955  ; 3.903  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.881  ; 5.740  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.850  ; 4.713  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.525  ; 5.518  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.850  ; 4.713  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.980  ; 4.888  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.894  ; 4.888  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.481  ; 4.448  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.793  ; 5.760  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.344  ; 8.181  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.406  ; 6.202  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.206  ; 7.160  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.047  ; 5.922  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.684  ; 6.506  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.740  ; 6.596  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.802  ; 6.653  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.670  ; 6.641  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.000  ; 6.801  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.082  ; 5.949  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.053  ; 5.971  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.622  ; 7.372  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.889  ; 6.665  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.335  ; 6.183  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.318  ; 6.171  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.913  ; 7.672  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.078  ; 6.030  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.437  ; 8.278  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.830  ; 6.764  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.268  ; 6.182  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.229  ; 8.008  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.307  ; 6.254  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.340  ; 7.338  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 9.001  ; 8.849  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.687  ; 6.757  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.701  ; 7.628  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.937  ; 6.875  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.862  ; 6.786  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.793  ; 5.760  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.693  ; 6.540  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.687  ; 6.626  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.119  ; 6.946  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.612  ; 4.473  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.612  ; 4.473  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.756  ; 5.716  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.218  ; 6.162  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.722  ; 5.694  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.276  ; 4.197  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.414  ; 5.343  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.723 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.877 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.650  ; 4.591  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.695  ; 4.641  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.823  ; 5.685  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.755  ; 4.764  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.990  ; 5.821  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.650  ; 4.591  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.627  ; 6.440  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.675  ; 5.523  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.857  ; 4.818  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.297  ; 6.130  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.138  ; 4.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 7.589  ; 7.492  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.816  ; 6.725  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.540  ; 7.385  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.896  ; 4.822  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.460  ; 6.399  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.140  ; 5.068  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.757  ; 5.618  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.138  ; 4.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 7.061  ; 7.045  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.658  ; 4.598  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.457  ; 5.356  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.276  ; 5.341  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.025  ; 5.971  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.455  ; 5.393  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.147  ; 6.030  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.658  ; 4.598  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.638  ; 6.689  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.495  ; 5.482  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.457  ; 5.372  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.670  ;        ;        ; 9.137  ;
; SW[1]      ; LEDR[1]     ; 8.477  ;        ;        ; 8.938  ;
; SW[2]      ; LEDR[2]     ; 8.588  ;        ;        ; 8.979  ;
; SW[3]      ; LEDR[3]     ; 9.368  ;        ;        ; 9.809  ;
; SW[4]      ; LEDR[4]     ; 8.560  ;        ;        ; 9.045  ;
; SW[5]      ; AUD_DACDAT  ;        ; 14.094 ; 14.714 ;        ;
; SW[5]      ; LEDR[5]     ; 8.569  ;        ;        ; 9.054  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;        ;        ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.612  ;        ;        ; 9.097  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;        ;        ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.815  ;        ;        ; 10.371 ;
; SW[10]     ; LEDR[10]    ; 9.260  ;        ;        ; 9.782  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;        ;        ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;        ;        ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 8.873  ;        ;        ; 9.378  ;
; SW[14]     ; LEDR[14]    ; 8.870  ;        ;        ; 9.375  ;
; SW[15]     ; LEDR[15]    ; 10.513 ;        ;        ; 11.089 ;
; SW[16]     ; LEDR[16]    ; 8.858  ;        ;        ; 9.358  ;
; SW[17]     ; LEDR[17]    ; 8.860  ;        ;        ; 9.357  ;
; TD_CLK27   ; AUD_XCK     ; 2.825  ;        ;        ; 2.883  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;        ;        ; 9.009  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.374  ;        ;        ; 8.822  ;
; SW[1]      ; LEDR[1]     ; 8.187  ;        ;        ; 8.628  ;
; SW[2]      ; LEDR[2]     ; 8.293  ;        ;        ; 8.668  ;
; SW[3]      ; LEDR[3]     ; 9.042  ;        ;        ; 9.464  ;
; SW[4]      ; LEDR[4]     ; 8.266  ;        ;        ; 8.731  ;
; SW[5]      ; AUD_DACDAT  ;        ; 13.574 ; 14.175 ;        ;
; SW[5]      ; LEDR[5]     ; 8.275  ;        ;        ; 8.740  ;
; SW[6]      ; LEDR[6]     ; 8.633  ;        ;        ; 9.089  ;
; SW[7]      ; LEDR[7]     ; 8.317  ;        ;        ; 8.781  ;
; SW[8]      ; LEDR[8]     ; 8.556  ;        ;        ; 9.023  ;
; SW[9]      ; LEDR[9]     ; 9.525  ;        ;        ; 10.062 ;
; SW[10]     ; LEDR[10]    ; 8.938  ;        ;        ; 9.438  ;
; SW[11]     ; LEDR[11]    ; 8.895  ;        ;        ; 9.371  ;
; SW[12]     ; LEDR[12]    ; 8.830  ;        ;        ; 9.261  ;
; SW[13]     ; LEDR[13]    ; 8.566  ;        ;        ; 9.050  ;
; SW[14]     ; LEDR[14]    ; 8.563  ;        ;        ; 9.046  ;
; SW[15]     ; LEDR[15]    ; 10.193 ;        ;        ; 10.749 ;
; SW[16]     ; LEDR[16]    ; 8.551  ;        ;        ; 9.030  ;
; SW[17]     ; LEDR[17]    ; 8.552  ;        ;        ; 9.028  ;
; TD_CLK27   ; AUD_XCK     ; 2.282  ;        ;        ; 2.340  ;
; UART_RXD   ; UART_TXD    ; 8.757  ;        ;        ; 8.761  ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.868 ; 3.723 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.244 ; 5.099 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.206 ; 4.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.256 ; 4.111 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.251 ; 4.106 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.256 ; 4.111 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.210 ; 4.065 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.210 ; 4.065 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.614 ; 4.469 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.259 ; 4.114 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.259 ; 4.114 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.868 ; 3.723 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.597 ; 4.452 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.868 ; 3.723 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.253 ; 4.108 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.458 ; 4.320 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.259 ; 4.114 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.262 ; 5.117 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.618 ; 5.473 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.270 ; 5.125 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.617 ; 5.472 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.617 ; 5.472 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.008 ; 5.863 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.262 ; 5.117 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.640 ; 5.495 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.259 ; 4.114 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.011 ; 4.866 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.011 ; 4.866 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.011 ; 4.866 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.614 ; 4.469 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.589 ; 4.444 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.614 ; 4.469 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.233 ; 4.088 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.281 ; 3.136 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.601 ; 4.456 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.605 ; 3.460 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.653 ; 3.508 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.648 ; 3.503 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.653 ; 3.508 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.609 ; 3.464 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.609 ; 3.464 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.997 ; 3.852 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.656 ; 3.511 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.656 ; 3.511 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.281 ; 3.136 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.980 ; 3.835 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.281 ; 3.136 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.650 ; 3.505 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.841 ; 3.703 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.656 ; 3.511 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.619 ; 4.474 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.960 ; 4.815 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.627 ; 4.482 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.960 ; 4.815 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.960 ; 4.815 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.335 ; 5.190 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.619 ; 4.474 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.982 ; 4.837 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.656 ; 3.511 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.378 ; 4.233 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.378 ; 4.233 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.378 ; 4.233 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.997 ; 3.852 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.973 ; 3.828 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.997 ; 3.852 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.631 ; 3.486 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.770     ; 3.915     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.130     ; 5.275     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.105     ; 4.250     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.160     ; 4.305     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.155     ; 4.300     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.160     ; 4.305     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.109     ; 4.254     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.109     ; 4.254     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.516     ; 4.661     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.164     ; 4.309     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.164     ; 4.309     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.770     ; 3.915     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.479     ; 4.624     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.770     ; 3.915     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.138     ; 4.283     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.365     ; 4.503     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.164     ; 4.309     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.167     ; 5.312     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.520     ; 5.665     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.174     ; 5.319     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.503     ; 5.648     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.503     ; 5.648     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.909     ; 6.054     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.167     ; 5.312     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.546     ; 5.691     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.164     ; 4.309     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.933     ; 5.078     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.933     ; 5.078     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.933     ; 5.078     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.516     ; 4.661     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.491     ; 4.636     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.516     ; 4.661     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.134     ; 4.279     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.181     ; 3.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.487     ; 4.632     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.502     ; 3.647     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.555     ; 3.700     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.550     ; 3.695     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.555     ; 3.700     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.506     ; 3.651     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.506     ; 3.651     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.897     ; 4.042     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.558     ; 3.703     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.558     ; 3.703     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.181     ; 3.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.862     ; 4.007     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.181     ; 3.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.534     ; 3.679     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.747     ; 3.885     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.558     ; 3.703     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.522     ; 4.667     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.861     ; 5.006     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.528     ; 4.673     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.844     ; 4.989     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.844     ; 4.989     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.234     ; 5.379     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.522     ; 4.667     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.885     ; 5.030     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.558     ; 3.703     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.297     ; 4.442     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.297     ; 4.442     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.297     ; 4.442     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.897     ; 4.042     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.873     ; 4.018     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.897     ; 4.042     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.530     ; 3.675     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.247 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.086        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.161        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.325                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.108        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.217        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.628                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.087        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.541        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.771                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.393        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.378        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.778                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.129        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.649        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.953                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.131        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.822        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.975                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.519        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.456        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.012                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.665        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.347        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.063                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.486        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.577        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.519        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.548        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.128        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.939        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.094                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.484        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.610        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.518        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.621        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.520        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.621        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.156                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.509        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.647        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.950        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.213        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.951        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.220        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.517        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.670        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.665        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.565        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.512        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.734        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.271                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.465        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.806        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.949        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.325        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.283                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.520        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.763        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.514        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 6.780        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.951        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.380        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.408                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.687        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.721        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.487        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.940        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.541                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.948        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.593        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.690        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.891        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.587                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.948        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.639        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.715        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.885        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.724                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.128        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.596        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.747                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.358        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.389        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.921                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.950        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 6.971        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.044                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.699        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.345        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.163                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.781        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.382        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.049       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.231       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.258       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.198       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.269       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.198       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.747                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.112       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.635       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.828                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.787       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.041       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.979                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.779       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.200       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.980                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.987       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.993       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.090                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.569       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.521       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.812       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.359       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.949       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.223       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.965       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.329       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.130       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.165       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.323                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.065       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.258       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.337                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.947       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.426                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.968       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.458       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.130       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.360       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.502                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.951       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.551       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.034                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.807       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.227       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 69.17 MHz  ; 69.17 MHz       ; u8|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 146.46 MHz ; 146.46 MHz      ; u8|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 197.55 MHz ; 197.55 MHz      ; CLOCK_50                                       ;      ;
; 209.64 MHz ; 209.64 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.789  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 12.771 ; 0.000         ;
; CLOCK_50                                       ; 14.938 ; 0.000         ;
; CLOCK2_50                                      ; 15.230 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.306 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.339 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
; CLOCK_50                                       ; 0.581 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 3.720  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 13.719 ; 0.000         ;
; CLOCK2_50                                      ; 14.460 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.611 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.557 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 4.619 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.684  ; 0.000         ;
; CLOCK_50                                       ; 9.636  ; 0.000         ;
; CLOCK2_50                                      ; 9.692  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.679 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.789 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 4.330      ;
; 2.790 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 4.335      ;
; 2.798 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.323      ;
; 2.798 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.323      ;
; 2.798 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.323      ;
; 2.798 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.828     ; 4.323      ;
; 2.989 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.134      ;
; 2.989 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.134      ;
; 3.104 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.016      ;
; 3.104 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.016      ;
; 3.124 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.990      ;
; 3.124 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.990      ;
; 3.124 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.990      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.133 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.985      ;
; 3.172 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.727      ;
; 3.175 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.752      ;
; 3.180 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.747      ;
; 3.222 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.678      ;
; 3.223 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.683      ;
; 3.231 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.671      ;
; 3.231 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.671      ;
; 3.231 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.671      ;
; 3.231 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.671      ;
; 3.273 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.654      ;
; 3.280 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.619      ;
; 3.297 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.833     ; 3.819      ;
; 3.297 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.833     ; 3.819      ;
; 3.309 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.619      ;
; 3.310 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.624      ;
; 3.314 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.614      ;
; 3.315 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.619      ;
; 3.318 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.612      ;
; 3.318 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.612      ;
; 3.318 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.612      ;
; 3.318 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.612      ;
; 3.323 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.607      ;
; 3.323 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.607      ;
; 3.323 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.607      ;
; 3.323 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.607      ;
; 3.326 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.788      ;
; 3.326 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.788      ;
; 3.326 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.788      ;
; 3.330 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.570      ;
; 3.331 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.575      ;
; 3.339 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.563      ;
; 3.339 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.563      ;
; 3.339 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.563      ;
; 3.339 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.563      ;
; 3.342 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.557      ;
; 3.343 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.584      ;
; 3.359 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.540      ;
; 3.374 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.525      ;
; 3.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.543      ;
; 3.392 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.508      ;
; 3.393 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.513      ;
; 3.396 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.503      ;
; 3.401 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.501      ;
; 3.401 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.501      ;
; 3.401 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.501      ;
; 3.401 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.501      ;
; 3.409 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.518      ;
; 3.409 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.491      ;
; 3.410 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.517      ;
; 3.410 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.496      ;
; 3.418 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.484      ;
; 3.418 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.484      ;
; 3.418 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.484      ;
; 3.418 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.484      ;
; 3.422 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.482      ;
; 3.422 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.482      ;
; 3.424 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.476      ;
; 3.425 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.509      ;
; 3.425 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.481      ;
; 3.433 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.469      ;
; 3.433 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.469      ;
; 3.433 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.469      ;
; 3.433 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.469      ;
; 3.437 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.493      ;
; 3.437 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.493      ;
; 3.437 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.493      ;
; 3.437 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.493      ;
; 3.437 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.491      ;
; 3.446 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.454      ;
; 3.447 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 6.459      ;
; 3.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.447      ;
; 3.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.447      ;
; 3.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.447      ;
; 3.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.447      ;
; 3.456 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.443      ;
; 3.477 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.451      ;
; 3.478 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.456      ;
; 3.483 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.444      ;
; 3.486 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.444      ;
; 3.486 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.444      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.771 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.830      ;
; 12.797 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.804      ;
; 12.811 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.790      ;
; 12.837 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.764      ;
; 12.841 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.761      ;
; 12.867 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.735      ;
; 12.937 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.669      ;
; 12.963 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.643      ;
; 13.007 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.594      ;
; 13.030 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.571      ;
; 13.047 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.554      ;
; 13.051 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.551      ;
; 13.070 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.531      ;
; 13.070 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.532      ;
; 13.077 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.525      ;
; 13.088 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.514      ;
; 13.102 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.499      ;
; 13.142 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.459      ;
; 13.172 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.430      ;
; 13.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.433      ;
; 13.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.427      ;
; 13.196 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.410      ;
; 13.214 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.387      ;
; 13.214 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.387      ;
; 13.214 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.387      ;
; 13.240 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.361      ;
; 13.244 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.358      ;
; 13.254 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.347      ;
; 13.259 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.342      ;
; 13.268 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.338      ;
; 13.281 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.321      ;
; 13.285 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.316      ;
; 13.287 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.315      ;
; 13.293 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.313      ;
; 13.310 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.292      ;
; 13.319 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.287      ;
; 13.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.266      ;
; 13.361 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.240      ;
; 13.380 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.226      ;
; 13.381 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 6.227      ;
; 13.382 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.220      ;
; 13.384 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.217      ;
; 13.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.214      ;
; 13.387 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.214      ;
; 13.389 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 6.219      ;
; 13.401 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.200      ;
; 13.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.199      ;
; 13.407 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 6.201      ;
; 13.410 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.191      ;
; 13.413 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.188      ;
; 13.413 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.188      ;
; 13.415 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 6.193      ;
; 13.450 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.151      ;
; 13.454 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.148      ;
; 13.468 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 6.139      ;
; 13.473 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.128      ;
; 13.494 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.108      ;
; 13.494 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 6.113      ;
; 13.495 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.106      ;
; 13.509 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.097      ;
; 13.513 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 6.094      ;
; 13.518 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.083      ;
; 13.527 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.079      ;
; 13.527 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 6.079      ;
; 13.529 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.072      ;
; 13.539 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 6.068      ;
; 13.545 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.056      ;
; 13.553 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.048      ;
; 13.555 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.046      ;
; 13.563 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.038      ;
; 13.579 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.022      ;
; 13.589 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.012      ;
; 13.590 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.011      ;
; 13.606 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 5.996      ;
; 13.617 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 5.991      ;
; 13.617 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.984      ;
; 13.620 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.981      ;
; 13.623 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.978      ;
; 13.623 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.978      ;
; 13.624 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.982      ;
; 13.625 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 5.983      ;
; 13.632 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 5.970      ;
; 13.638 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.396     ; 5.965      ;
; 13.640 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 5.968      ;
; 13.641 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 5.961      ;
; 13.643 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.958      ;
; 13.646 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.955      ;
; 13.646 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.955      ;
; 13.648 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 5.960      ;
; 13.657 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.944      ;
; 13.662 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.939      ;
; 13.664 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.396     ; 5.939      ;
; 13.689 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.393     ; 5.917      ;
; 13.701 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[7]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.900      ;
; 13.702 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.899      ;
; 13.703 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[8]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.898      ;
; 13.704 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.392     ; 5.903      ;
; 13.706 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[5]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.895      ;
; 13.712 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.391     ; 5.896      ;
; 13.715 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 5.886      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.938 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.831      ;
; 14.979 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.790      ;
; 15.163 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.606      ;
; 15.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.529      ;
; 15.253 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.516      ;
; 15.427 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.342      ;
; 15.562 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.207      ;
; 15.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.170      ;
; 15.671 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.098      ;
; 15.732 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 3.037      ;
; 15.776 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 2.993      ;
; 15.803 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 2.966      ;
; 15.864 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 2.905      ;
; 16.312 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.230     ; 2.457      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.763 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.164      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.804 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.123      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 16.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.939      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.065 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.862      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.078 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.849      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
; 17.252 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.675      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.230 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.703      ;
; 15.267 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.673      ;
; 15.292 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.646      ;
; 15.292 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.646      ;
; 15.292 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.646      ;
; 15.294 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.642      ;
; 15.319 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.615      ;
; 15.319 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.615      ;
; 15.319 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.615      ;
; 15.322 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.614      ;
; 15.338 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.602      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.587      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.587      ;
; 15.347 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.587      ;
; 15.363 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.575      ;
; 15.363 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.575      ;
; 15.363 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.575      ;
; 15.406 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.534      ;
; 15.408 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.522      ;
; 15.431 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.507      ;
; 15.431 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.507      ;
; 15.431 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.507      ;
; 15.462 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.474      ;
; 15.464 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.464      ;
; 15.487 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.447      ;
; 15.487 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.447      ;
; 15.487 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.447      ;
; 15.507 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.421      ;
; 15.521 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.415      ;
; 15.523 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.412      ;
; 15.523 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.412      ;
; 15.546 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.388      ;
; 15.546 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.388      ;
; 15.546 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.388      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.387      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.381      ;
; 15.550 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.381      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.577 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.356      ;
; 15.578 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.353      ;
; 15.578 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.353      ;
; 15.594 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.341      ;
; 15.594 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.341      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.605 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.328      ;
; 15.610 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.321      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.621 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.316      ;
; 15.624 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.306      ;
; 15.633 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.297      ;
; 15.645 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.286      ;
; 15.662 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.273      ;
; 15.662 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 4.273      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.689 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.248      ;
; 15.700 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.236      ;
; 15.704 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.232      ;
; 15.705 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.231      ;
; 15.706 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.230      ;
; 15.718 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.213      ;
; 15.718 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.213      ;
; 15.725 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.209      ;
; 15.725 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.209      ;
; 15.725 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.209      ;
; 15.729 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.205      ;
; 15.729 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.205      ;
; 15.729 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.205      ;
; 15.730 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.204      ;
; 15.730 ; I2C_CCD_Config:u1|combo_cnt[0]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.204      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.306 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.904      ;
; 0.334 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.932      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Write                                                                                                                                                                ; Sdram_Control:u9|Write                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.360 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.956      ;
; 0.367 ; Sdram_Control:u9|Read                                                                                                                                                                 ; Sdram_Control:u9|Read                                                                                                                                                                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.961      ;
; 0.373 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.969      ;
; 0.383 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.642      ;
; 0.385 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.975      ;
; 0.390 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.980      ;
; 0.391 ; Sdram_Control:u9|mDATAOUT[17]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.003      ;
; 0.391 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.632      ;
; 0.395 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u9|mADDR[15]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|mADDR[12]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|mADDR[11]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u9|CS_N[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[3]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u9|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u9|CKE                                                                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u9|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u9|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[1]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u9|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.410 ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.651      ;
; 0.411 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.654      ;
; 0.411 ; Sdram_Control:u9|rRD1_ADDR[5]                                                                                                                                                         ; Sdram_Control:u9|mADDR[5]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.653      ;
; 0.412 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[0]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.653      ;
; 0.416 ; Sdram_Control:u9|rRD1_ADDR[18]                                                                                                                                                        ; Sdram_Control:u9|mADDR[18]                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.657      ;
; 0.416 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.425 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.666      ;
; 0.426 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.667      ;
; 0.426 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.667      ;
; 0.426 ; Sdram_Control:u9|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[2]                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.667      ;
; 0.427 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.957      ;
; 0.432 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.675      ;
; 0.432 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.675      ;
; 0.444 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.974      ;
; 0.457 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.322      ; 0.980      ;
; 0.458 ; Sdram_Control:u9|command:u_command|command_done                                                                                                                                       ; Sdram_Control:u9|command:u_command|rp_done                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.699      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.380 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.623      ;
; 0.382 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.640      ;
; 0.395 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.639      ;
; 0.401 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.645      ;
; 0.407 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.649      ;
; 0.414 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.657      ;
; 0.419 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; CROP_YEND:u13|maxYEND[7]                                                                                                                                                             ; CROP_YEND:u13|oYEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                             ; CROP_XEND:u12|oXEND[4]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.660      ;
; 0.437 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.323      ; 0.961      ;
; 0.492 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.735      ;
; 0.494 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.737      ;
; 0.515 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.757      ;
; 0.527 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.770      ;
; 0.543 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.785      ;
; 0.546 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.792      ;
; 0.550 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.792      ;
; 0.553 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.811      ;
; 0.553 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.795      ;
; 0.554 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.813      ;
; 0.556 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.798      ;
; 0.556 ; CROP_XEND:u12|maxXEND[2]                                                                                                                                                             ; CROP_XEND:u12|oXEND[2]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.798      ;
; 0.556 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.798      ;
; 0.558 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.800      ;
; 0.561 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.803      ;
; 0.561 ; CROP_YEND:u13|maxYEND[3]                                                                                                                                                             ; CROP_YEND:u13|oYEND[3]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.803      ;
; 0.564 ; CROP_YEND:u13|maxYEND[1]                                                                                                                                                             ; CROP_YEND:u13|oYEND[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.806      ;
; 0.565 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.807      ;
; 0.574 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.832      ;
; 0.576 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.817      ;
; 0.577 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.818      ;
; 0.577 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.819      ;
; 0.578 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.819      ;
; 0.580 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.821      ;
; 0.582 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.836      ;
; 0.595 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.837      ;
; 0.597 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.838      ;
; 0.598 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.855      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.434      ; 1.205      ;
; 0.600 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.438      ; 1.210      ;
; 0.602 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; CROP_YEND:u13|maxYEND[5]                                                                                                                                                             ; CROP_YEND:u13|oYEND[5]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; CROP_XEND:u12|maxXEND[1]                                                                                                                                                             ; CROP_XEND:u12|oXEND[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.388 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.629      ;
; 0.397 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.638      ;
; 0.403 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.644      ;
; 0.406 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.647      ;
; 0.431 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.011      ;
; 0.530 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.110      ;
; 0.585 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.598 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.608 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.849      ;
; 0.627 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.868      ;
; 0.675 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.255      ;
; 0.744 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.324      ;
; 0.830 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.410      ;
; 0.866 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.409      ; 1.446      ;
; 0.872 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.113      ;
; 0.872 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.874 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.875 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.876 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.113      ;
; 0.878 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.120      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.868 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.882 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.967 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.210      ;
; 0.978 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.221      ;
; 0.981 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.224      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.235      ;
; 0.995 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.010 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.077 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.320      ;
; 1.088 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.331      ;
; 1.091 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.334      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.102 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.345      ;
; 1.105 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.109 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.112 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.120 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.363      ;
; 1.123 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.123 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.187 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.430      ;
; 1.198 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.441      ;
; 1.201 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.444      ;
; 1.204 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.447      ;
; 1.204 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.447      ;
; 1.209 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.209 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.212 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.455      ;
; 1.215 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.458      ;
; 1.215 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.458      ;
; 1.219 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.462      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.463      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.465      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.465      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.720 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.572     ; 3.589      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.731 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.597      ;
; 3.824 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.567     ; 3.589      ;
; 3.835 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.597      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 3.191      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.204      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.203      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 3.202      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 3.202      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.203      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.203      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 3.202      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 3.205      ;
; 3.935 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.203      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.553     ; 3.609      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.752 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.528     ; 3.601      ;
; 13.823 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.548     ; 3.609      ;
; 13.856 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.523     ; 3.601      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.218      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.218      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[0]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.853     ; 3.217      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[1]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[2]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[3]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[5]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[1]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[2]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[3]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.852     ; 3.218      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[5]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[6]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[7]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[8]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[1]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.879 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[1]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.851     ; 3.219      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[0]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[2]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[3]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[4]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[5]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[6]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[0]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[3]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[4]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.880 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[5]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.221      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.845     ; 3.223      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.220      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[0]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.848     ; 3.220      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[4]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[7]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[2]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.221      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[6]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.847     ; 3.221      ;
; 13.881 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[7]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.846     ; 3.222      ;
; 13.883 ; Reset_Delay:u0|oRST_2 ; CROP_YSTART:u10|oYSTART[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.862     ; 3.204      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.460 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.135     ; 5.404      ;
; 14.743 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.157      ; 5.413      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.433 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.503      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.460 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.472      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.488 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.444      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.504 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.432      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.572 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.364      ;
; 15.628 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.304      ;
; 15.628 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.304      ;
; 15.628 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.304      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.611 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.414      ; 2.196      ;
; 1.773 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.414      ; 2.358      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 1.940 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.187      ;
; 2.024 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 2.611      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.102 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 2.349      ;
; 2.346 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 2.933      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.353 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.602      ;
; 2.394 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 2.981      ;
; 2.459 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.046      ;
; 2.487 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.074      ;
; 2.567 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.154      ;
; 2.570 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.157      ;
; 2.572 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.159      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.675 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.924      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.723 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 2.972      ;
; 2.747 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.416      ; 3.334      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
; 2.788 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 3.037      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.557 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.837     ; 2.991      ;
; 4.570 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 2.986      ;
; 4.570 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 2.986      ;
; 4.570 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 2.986      ;
; 4.570 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.855     ; 2.986      ;
; 4.579 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 2.997      ;
; 4.579 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 2.997      ;
; 4.579 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 2.997      ;
; 4.579 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 2.997      ;
; 4.579 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 2.997      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.592 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.998      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.609 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.984      ;
; 4.618 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 2.998      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.258     ; 2.997      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.992      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.997      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.997      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.997      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.997      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 2.997      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.994      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.993      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.993      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.993      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.993      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.988      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.987      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.988      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.988      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.619 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.900     ; 2.990      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.624 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.899     ; 2.996      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.644 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.910     ; 3.005      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.266     ; 2.990      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.266     ; 2.990      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.266     ; 2.990      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.266     ; 2.990      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.266     ; 2.990      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.267     ; 2.989      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.267     ; 2.989      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.260     ; 2.996      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 4.985 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.265     ; 2.991      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.273     ; 3.003      ;
; 5.005 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.281     ; 2.995      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.005      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.005      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.005      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.005      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.272     ; 3.005      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.006 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.274     ; 3.003      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.073 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.303     ; 3.041      ;
; 5.074 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest                                                                                                                                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.304     ; 3.041      ;
; 5.074 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.044      ;
; 5.074 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.044      ;
; 5.074 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.044      ;
; 5.074 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.044      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[3]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.636  ; 9.822        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.783  ; 9.783        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.959  ; 10.177       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK                ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.679 ; 19.897       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.680 ; 19.898       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.685 ; 19.903       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.703 ; 19.921       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[0]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[5]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[6]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[7]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[8]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                             ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; CROP_XEND:u12|oXEND[0]                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.679  ; 4.029  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.679  ; 4.029  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.759  ; 4.064  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.759  ; 4.064  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.718  ; 5.054  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.718  ; 5.054  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.270  ; 3.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.695  ; 3.973  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.970  ; 4.286  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.748  ; 4.018  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.285  ; 3.623  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.838  ; 4.124  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.287  ; 3.623  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.822  ; 4.122  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.909  ; 4.224  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.744  ; 4.016  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.443  ; 4.701  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.765  ; 4.034  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.884  ; 4.179  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.173  ; 4.454  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.997  ; 4.335  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.597  ; 4.934  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.937  ; 4.225  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.796  ; 4.092  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.813  ; 4.109  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.547  ; 4.880  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.868  ; 4.173  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.020  ; 4.277  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.134  ; 4.437  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.709  ; 3.978  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.306  ; 4.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.389  ; 4.737  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.840  ; 4.141  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.822  ; 4.115  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.266  ; 3.605  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.576  ; 6.890  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.576  ; 6.890  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 11.510 ; 11.818 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 11.510 ; 11.818 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 6.381  ; 6.738  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.906 ; -2.159 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.906 ; -2.159 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.775 ; -2.060 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.775 ; -2.060 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.563 ; -2.883 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -3.972 ; -4.297 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -2.569 ; -2.888 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.976 ; -3.238 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.255 ; -3.560 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.028 ; -3.281 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.583 ; -2.902 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.114 ; -3.382 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.584 ; -2.900 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.098 ; -3.381 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.182 ; -3.478 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.024 ; -3.279 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.694 ; -3.936 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.043 ; -3.295 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.159 ; -3.437 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.436 ; -3.699 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.278 ; -3.604 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.842 ; -4.159 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.221 ; -3.499 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.072 ; -3.350 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.088 ; -3.365 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.796 ; -4.109 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.141 ; -3.428 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.286 ; -3.527 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.410 ; -3.702 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.989 ; -3.240 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.577 ; -3.870 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.655 ; -3.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.128 ; -3.419 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.098 ; -3.373 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.563 ; -2.883 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.035 ; -5.359 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.035 ; -5.359 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -5.238 ; -5.594 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -8.695 ; -8.861 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -5.238 ; -5.594 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 9.318  ; 9.208  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.978  ; 7.769  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 8.983  ; 8.747  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.127  ; 5.800  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.250  ; 4.989  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.698  ; 4.578  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.211  ; 5.097  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.815  ; 5.647  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.580  ; 5.298  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.048  ; 5.720  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.630  ; 5.459  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.554  ; 5.464  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.925  ; 4.767  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.877  ; 5.580  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.263  ; 4.159  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.127  ; 5.800  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.792  ; 5.666  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.792  ; 5.666  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.132  ; 4.836  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.247  ; 4.999  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.121  ; 5.018  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.732  ; 4.593  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.054 ; 10.601 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.520 ; 10.092 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.062  ; 7.775  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 9.406  ; 9.290  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.003  ; 7.859  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.888  ; 8.601  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.536  ; 8.345  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.580  ; 8.281  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.250  ; 8.144  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.718  ; 8.335  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.290  ; 8.114  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.105  ; 7.873  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.419  ; 9.001  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.840  ; 8.488  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.549  ; 8.344  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.461  ; 8.288  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.123  ; 8.680  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.573  ; 8.405  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.266 ; 9.977  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.052  ; 8.920  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.161  ; 8.020  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 10.133 ; 9.753  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.505  ; 8.408  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.721  ; 8.565  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 11.054 ; 10.601 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.680  ; 8.562  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.824  ; 9.669  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.778  ; 8.568  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.686  ; 8.444  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.936  ; 7.881  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.847  ; 8.650  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.993  ; 7.728  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.197  ; 8.776  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.419  ; 6.217  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.894  ; 4.612  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.000  ; 5.773  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.419  ; 6.217  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.003  ; 5.826  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.534  ; 4.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.659  ; 5.429  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.370 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.533 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.833  ; 6.529  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.971  ; 4.837  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.069  ; 5.826  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.028  ; 4.945  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.233  ; 5.957  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.918  ; 4.787  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.833  ; 6.529  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.929  ; 5.674  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.128  ; 5.000  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 6.519  ; 6.244  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.797  ; 7.497  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 7.797  ; 7.497  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.037  ; 6.793  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.750  ; 7.421  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.159  ; 5.002  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.675  ; 6.506  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.420  ; 5.233  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.003  ; 5.765  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.423  ; 4.353  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 7.265  ; 7.083  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.868  ; 6.747  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.706  ; 5.501  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.520  ; 5.493  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.255  ; 6.085  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.706  ; 5.538  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.409  ; 6.118  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.926  ; 4.795  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.868  ; 6.747  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.748  ; 5.613  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.711  ; 5.510  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.966  ; 8.856  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.682  ; 7.478  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 8.648  ; 8.419  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.686  ; 3.582  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.636  ; 4.381  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.106  ; 3.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.595  ; 4.482  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.180  ; 5.014  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.953  ; 4.678  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.402  ; 5.083  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.998  ; 4.831  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.925  ; 4.835  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.325  ; 4.169  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.238  ; 4.949  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.686  ; 3.582  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.479  ; 5.160  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.523  ; 4.235  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.153  ; 5.028  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.523  ; 4.235  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.633  ; 4.391  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.514  ; 4.411  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.141  ; 4.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.349  ; 5.170  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.790  ; 7.329  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.975  ; 5.559  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.675  ; 6.428  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.603  ; 5.316  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.237  ; 5.838  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.259  ; 5.925  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.321  ; 5.971  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.193  ; 5.951  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.518  ; 6.100  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.638  ; 5.336  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.609  ; 5.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.130  ; 6.603  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.435  ; 5.976  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.877  ; 5.546  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.905  ; 5.602  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.392  ; 6.876  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.621  ; 5.414  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.852  ; 7.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.320  ; 6.076  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.812  ; 5.555  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.677  ; 7.193  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.838  ; 5.610  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.788  ; 6.591  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.402  ; 7.936  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.174  ; 6.052  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.145  ; 6.840  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.435  ; 6.184  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.372  ; 6.090  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.349  ; 5.170  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.208  ; 5.867  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.208  ; 5.939  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.643  ; 6.231  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.297  ; 4.021  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.297  ; 4.021  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.358  ; 5.135  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.760  ; 5.561  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.356  ; 5.183  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.949  ; 3.778  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.029  ; 4.805  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.870 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.029 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.319  ; 4.189  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.370  ; 4.238  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.424  ; 5.187  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.423  ; 4.341  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.582  ; 5.313  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.319  ; 4.189  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.157  ; 5.861  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.288  ; 5.039  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.520  ; 4.393  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.854  ; 5.586  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.844  ; 3.772  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 7.081  ; 6.789  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 6.351  ; 6.113  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.037  ; 6.717  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.548  ; 4.393  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.005  ; 5.839  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.800  ; 4.617  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.358  ; 5.126  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.844  ; 3.772  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 6.570  ; 6.391  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.325  ; 4.196  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.074  ; 4.873  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.896  ; 4.865  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.602  ; 5.434  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.074  ; 4.908  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.748  ; 5.465  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.325  ; 4.196  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.189  ; 6.069  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.113  ; 4.980  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 5.080  ; 4.883  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; SW[0]      ; LEDR[0]     ; 7.776 ;        ;        ; 8.081 ;
; SW[1]      ; LEDR[1]     ; 7.593 ;        ;        ; 7.888 ;
; SW[2]      ; LEDR[2]     ; 7.702 ;        ;        ; 7.925 ;
; SW[3]      ; LEDR[3]     ; 8.435 ;        ;        ; 8.670 ;
; SW[4]      ; LEDR[4]     ; 7.666 ;        ;        ; 7.989 ;
; SW[5]      ; AUD_DACDAT  ;       ; 12.639 ; 13.296 ;       ;
; SW[5]      ; LEDR[5]     ; 7.678 ;        ;        ; 8.003 ;
; SW[6]      ; LEDR[6]     ; 8.028 ;        ;        ; 8.331 ;
; SW[7]      ; LEDR[7]     ; 7.722 ;        ;        ; 8.035 ;
; SW[8]      ; LEDR[8]     ; 7.954 ;        ;        ; 8.257 ;
; SW[9]      ; LEDR[9]     ; 8.765 ;        ;        ; 9.111 ;
; SW[10]     ; LEDR[10]    ; 8.326 ;        ;        ; 8.644 ;
; SW[11]     ; LEDR[11]    ; 8.283 ;        ;        ; 8.586 ;
; SW[12]     ; LEDR[12]    ; 8.219 ;        ;        ; 8.484 ;
; SW[13]     ; LEDR[13]    ; 7.965 ;        ;        ; 8.285 ;
; SW[14]     ; LEDR[14]    ; 7.961 ;        ;        ; 8.283 ;
; SW[15]     ; LEDR[15]    ; 9.414 ;        ;        ; 9.755 ;
; SW[16]     ; LEDR[16]    ; 7.950 ;        ;        ; 8.261 ;
; SW[17]     ; LEDR[17]    ; 7.951 ;        ;        ; 8.263 ;
; TD_CLK27   ; AUD_XCK     ; 2.588 ;        ;        ; 2.636 ;
; UART_RXD   ; UART_TXD    ; 7.986 ;        ;        ; 7.870 ;
+------------+-------------+-------+--------+--------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+--------+--------+-------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF    ;
+------------+-------------+-------+--------+--------+-------+
; SW[0]      ; LEDR[0]     ; 7.496 ;        ;        ; 7.786 ;
; SW[1]      ; LEDR[1]     ; 7.318 ;        ;        ; 7.599 ;
; SW[2]      ; LEDR[2]     ; 7.423 ;        ;        ; 7.635 ;
; SW[3]      ; LEDR[3]     ; 8.127 ;        ;        ; 8.350 ;
; SW[4]      ; LEDR[4]     ; 7.388 ;        ;        ; 7.696 ;
; SW[5]      ; AUD_DACDAT  ;       ; 12.160 ; 12.795 ;       ;
; SW[5]      ; LEDR[5]     ; 7.400 ;        ;        ; 7.709 ;
; SW[6]      ; LEDR[6]     ; 7.737 ;        ;        ; 8.025 ;
; SW[7]      ; LEDR[7]     ; 7.442 ;        ;        ; 7.741 ;
; SW[8]      ; LEDR[8]     ; 7.664 ;        ;        ; 7.952 ;
; SW[9]      ; LEDR[9]     ; 8.491 ;        ;        ; 8.822 ;
; SW[10]     ; LEDR[10]    ; 8.020 ;        ;        ; 8.324 ;
; SW[11]     ; LEDR[11]    ; 7.980 ;        ;        ; 8.268 ;
; SW[12]     ; LEDR[12]    ; 7.918 ;        ;        ; 8.170 ;
; SW[13]     ; LEDR[13]    ; 7.674 ;        ;        ; 7.979 ;
; SW[14]     ; LEDR[14]    ; 7.670 ;        ;        ; 7.976 ;
; SW[15]     ; LEDR[15]    ; 9.112 ;        ;        ; 9.439 ;
; SW[16]     ; LEDR[16]    ; 7.659 ;        ;        ; 7.955 ;
; SW[17]     ; LEDR[17]    ; 7.660 ;        ;        ; 7.957 ;
; TD_CLK27   ; AUD_XCK     ; 2.093 ;        ;        ; 2.141 ;
; UART_RXD   ; UART_TXD    ; 7.761 ;        ;        ; 7.637 ;
+------------+-------------+-------+--------+--------+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.531 ; 3.366 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.819 ; 4.654 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.844 ; 3.679 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.891 ; 3.726 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.887 ; 3.722 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.891 ; 3.726 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.847 ; 3.682 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.847 ; 3.682 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.226 ; 4.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.895 ; 3.730 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.895 ; 3.730 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.531 ; 3.366 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.210 ; 4.045 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.531 ; 3.366 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.888 ; 3.723 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.118 ; 3.988 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.895 ; 3.730 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.832 ; 4.667 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.162 ; 4.997 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.842 ; 4.677 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.159 ; 4.994 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.159 ; 4.994 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.525 ; 5.360 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.832 ; 4.667 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.182 ; 5.017 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.895 ; 3.730 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.593 ; 4.428 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.593 ; 4.428 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.593 ; 4.428 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.226 ; 4.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.202 ; 4.037 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.226 ; 4.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.870 ; 3.705 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.009 ; 2.844 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.245 ; 4.080 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.309 ; 3.144 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.354 ; 3.189 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.351 ; 3.186 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.354 ; 3.189 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.312 ; 3.147 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.312 ; 3.147 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.675 ; 3.510 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.358 ; 3.193 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.358 ; 3.193 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.009 ; 2.844 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.660 ; 3.495 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.009 ; 2.844 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.352 ; 3.187 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.568 ; 3.438 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.358 ; 3.193 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.257 ; 4.092 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.574 ; 4.409 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.267 ; 4.102 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.572 ; 4.407 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.572 ; 4.407 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.923 ; 4.758 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.257 ; 4.092 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.594 ; 4.429 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.358 ; 3.193 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.028 ; 3.863 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.028 ; 3.863 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.028 ; 3.863 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.675 ; 3.510 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.653 ; 3.488 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.675 ; 3.510 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.334 ; 3.169 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.391     ; 3.556     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.620     ; 4.785     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.693     ; 3.858     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.743     ; 3.908     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.738     ; 3.903     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.743     ; 3.908     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.697     ; 3.862     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.697     ; 3.862     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.067     ; 4.232     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.747     ; 3.912     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.747     ; 3.912     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.391     ; 3.556     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.033     ; 4.198     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.391     ; 3.556     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.726     ; 3.891     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.992     ; 4.122     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.747     ; 3.912     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.665     ; 4.830     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.986     ; 5.151     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.670     ; 4.835     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.969     ; 5.134     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.969     ; 5.134     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.338     ; 5.503     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.665     ; 4.830     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.007     ; 5.172     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.747     ; 3.912     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.451     ; 4.616     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.451     ; 4.616     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.451     ; 4.616     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.067     ; 4.232     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.044     ; 4.209     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.067     ; 4.232     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.721     ; 3.886     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.867     ; 3.032     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.047     ; 4.212     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.157     ; 3.322     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.206     ; 3.371     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.201     ; 3.366     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.206     ; 3.371     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.161     ; 3.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.161     ; 3.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.517     ; 3.682     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.209     ; 3.374     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.209     ; 3.374     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.867     ; 3.032     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.484     ; 3.649     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.867     ; 3.032     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.189     ; 3.354     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.442     ; 3.572     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.209     ; 3.374     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.091     ; 4.256     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.399     ; 4.564     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.095     ; 4.260     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.382     ; 4.547     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.382     ; 4.547     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.737     ; 4.902     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.091     ; 4.256     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.419     ; 4.584     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.209     ; 3.374     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.885     ; 4.050     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.885     ; 4.050     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.885     ; 4.050     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.517     ; 3.682     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.494     ; 3.659     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.517     ; 3.682     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.185     ; 3.350     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.731 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.259        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.472        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.817                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.198        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.619        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.085                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.262        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.823        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.198                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.217        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.981        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.549        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.656        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.387                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.645        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.742        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.788        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.632        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.425                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.218        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.207        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.645        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.811        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.456                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.217        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.239        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.497                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.616        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.881        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.541                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.895        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.643        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.921        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.614        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.956        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.649        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.942        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.599                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.043        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.556        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.044        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.556        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.617                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.653        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.964        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.654                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 7.008        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.042        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.621        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.790        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.876        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.690                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.653        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.037        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.612        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 7.090        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.044        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.705        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.760                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.656        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.104        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.818                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.804        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 7.014        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.617        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 7.229        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.898                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.042        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.856        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.809        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 7.127        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.966                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.830        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 7.136        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.983                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.042        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.941        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.074                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.216        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.858        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.115                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.519        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.596        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.043        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.211        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.372                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.819        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.553        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.911        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.579        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.795                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.235       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.560       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.907                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.410       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.497       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.920                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.423       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.497       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.201       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 35.984       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.903       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.353       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.085       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.289       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.896       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.523       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.491                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.701       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.790       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.595                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.924       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.671       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.041       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.560       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.217       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.460       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.072       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.609       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.740                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.248       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.492       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.747                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.039       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.708       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.074       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.727       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.860                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.217       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.643       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.870                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.043       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.827       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.375                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.920       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.455       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 5.765  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 16.170 ; 0.000         ;
; CLOCK_50                                       ; 17.140 ; 0.000         ;
; CLOCK2_50                                      ; 17.378 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.102 ; 0.000         ;
; CLOCK2_50                                      ; 0.150 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.174 ; 0.000         ;
; CLOCK_50                                       ; 0.288 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 6.195  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 16.193 ; 0.000         ;
; CLOCK2_50                                      ; 16.744 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.837 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.776 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 2.801 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.759  ; 0.000         ;
; CLOCK_50                                       ; 9.264  ; 0.000         ;
; CLOCK2_50                                      ; 9.271  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.759 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.765 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.379      ;
; 5.772 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.369      ;
; 5.776 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.367      ;
; 5.776 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.367      ;
; 5.776 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.367      ;
; 5.776 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.367      ;
; 5.866 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.276      ;
; 5.866 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.276      ;
; 5.950 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.186      ;
; 5.950 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.186      ;
; 5.950 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.186      ;
; 5.959 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.183      ;
; 5.959 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.795     ; 2.183      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 5.970 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 2.170      ;
; 6.048 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.090      ;
; 6.048 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.090      ;
; 6.067 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.069      ;
; 6.067 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.069      ;
; 6.067 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.801     ; 2.069      ;
; 6.128 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.792      ;
; 6.167 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.773      ;
; 6.193 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.727      ;
; 6.195 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.725      ;
; 6.211 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.713      ;
; 6.218 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.703      ;
; 6.222 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.701      ;
; 6.222 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.701      ;
; 6.222 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.701      ;
; 6.222 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.701      ;
; 6.233 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.706      ;
; 6.235 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.704      ;
; 6.243 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.677      ;
; 6.258 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.662      ;
; 6.262 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.658      ;
; 6.271 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.649      ;
; 6.276 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.648      ;
; 6.278 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.646      ;
; 6.283 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.638      ;
; 6.285 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.636      ;
; 6.287 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.636      ;
; 6.287 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.636      ;
; 6.287 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.636      ;
; 6.287 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.636      ;
; 6.289 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.634      ;
; 6.289 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.634      ;
; 6.289 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.634      ;
; 6.289 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.634      ;
; 6.302 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.637      ;
; 6.308 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.632      ;
; 6.312 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.610      ;
; 6.312 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.610      ;
; 6.315 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.624      ;
; 6.326 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.598      ;
; 6.329 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.591      ;
; 6.329 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.591      ;
; 6.330 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.611      ;
; 6.333 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.588      ;
; 6.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.586      ;
; 6.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.586      ;
; 6.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.586      ;
; 6.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.586      ;
; 6.339 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.581      ;
; 6.341 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.583      ;
; 6.345 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.579      ;
; 6.348 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.573      ;
; 6.352 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.569      ;
; 6.352 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.571      ;
; 6.352 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.571      ;
; 6.352 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.571      ;
; 6.352 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.571      ;
; 6.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 3.570      ;
; 6.356 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.584      ;
; 6.356 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.567      ;
; 6.356 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.567      ;
; 6.356 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.567      ;
; 6.356 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.567      ;
; 6.361 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.560      ;
; 6.364 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[11]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.580      ;
; 6.365 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.558      ;
; 6.365 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.558      ;
; 6.365 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.558      ;
; 6.365 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 3.558      ;
; 6.366 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.573      ;
; 6.367 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.576      ;
; 6.367 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.576      ;
; 6.367 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.576      ;
; 6.367 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.576      ;
; 6.370 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.569      ;
; 6.376 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.544      ;
; 6.377 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.563      ;
; 6.377 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.545      ;
; 6.377 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.545      ;
; 6.379 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[15]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.543      ;
; 6.379 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[12]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 3.543      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 16.170 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.616      ;
; 16.179 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.607      ;
; 16.199 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.585      ;
; 16.208 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.576      ;
; 16.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.562      ;
; 16.231 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.553      ;
; 16.267 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.523      ;
; 16.271 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.519      ;
; 16.283 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.503      ;
; 16.305 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.481      ;
; 16.312 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.472      ;
; 16.326 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.458      ;
; 16.335 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.449      ;
; 16.349 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.435      ;
; 16.350 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.436      ;
; 16.354 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.432      ;
; 16.367 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.417      ;
; 16.372 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.414      ;
; 16.377 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.407      ;
; 16.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.404      ;
; 16.386 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.398      ;
; 16.390 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.394      ;
; 16.392 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.398      ;
; 16.402 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.382      ;
; 16.406 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.378      ;
; 16.407 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.379      ;
; 16.408 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.376      ;
; 16.416 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.374      ;
; 16.417 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.367      ;
; 16.422 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.364      ;
; 16.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.365      ;
; 16.427 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.363      ;
; 16.431 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.353      ;
; 16.440 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.344      ;
; 16.463 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.321      ;
; 16.464 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.320      ;
; 16.465 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.319      ;
; 16.468 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.322      ;
; 16.469 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.317      ;
; 16.472 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.312      ;
; 16.473 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.311      ;
; 16.474 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.310      ;
; 16.475 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.311      ;
; 16.477 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.313      ;
; 16.479 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.312      ;
; 16.488 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.303      ;
; 16.490 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.294      ;
; 16.492 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[6]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.294      ;
; 16.498 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.294      ;
; 16.505 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|oXSTART[2]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.279      ;
; 16.507 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.285      ;
; 16.510 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.276      ;
; 16.512 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.272      ;
; 16.513 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.278      ;
; 16.515 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.277      ;
; 16.521 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.263      ;
; 16.522 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.269      ;
; 16.524 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.268      ;
; 16.527 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.257      ;
; 16.528 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[2] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.256      ;
; 16.529 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.261      ;
; 16.533 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.254      ;
; 16.535 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.251      ;
; 16.542 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.245      ;
; 16.544 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[3]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.242      ;
; 16.551 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.239      ;
; 16.551 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.235      ;
; 16.560 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.224      ;
; 16.560 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|oXSTART[0]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.201     ; 3.226      ;
; 16.562 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.222      ;
; 16.562 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.222      ;
; 16.565 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XSTART:u11|minXSTART[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.225      ;
; 16.568 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.216      ;
; 16.569 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.215      ;
; 16.570 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.214      ;
; 16.575 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.209      ;
; 16.576 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.208      ;
; 16.577 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.207      ;
; 16.578 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.206      ;
; 16.578 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.206      ;
; 16.592 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.199      ;
; 16.598 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.186      ;
; 16.599 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.185      ;
; 16.600 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.184      ;
; 16.603 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.181      ;
; 16.611 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.181      ;
; 16.612 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[9] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.172      ;
; 16.614 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_YEND:u13|oYEND[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.177      ;
; 16.614 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.170      ;
; 16.621 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_YEND:u13|maxYEND[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.197     ; 3.169      ;
; 16.623 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.164      ;
; 16.625 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XSTART:u11|minXSTART[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.159      ;
; 16.626 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_YEND:u13|oYEND[2]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.196     ; 3.165      ;
; 16.628 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.164      ;
; 16.632 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.155      ;
; 16.633 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[7]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.151      ;
; 16.633 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.154      ;
; 16.633 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.195     ; 3.159      ;
; 16.635 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[8]   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.203     ; 3.149      ;
; 16.636 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_YEND:u13|maxYEND[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.200     ; 3.151      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.140 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 2.041      ;
; 17.155 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 2.026      ;
; 17.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.939      ;
; 17.290 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.891      ;
; 17.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.850      ;
; 17.415 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.766      ;
; 17.478 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.703      ;
; 17.505 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.676      ;
; 17.536 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.645      ;
; 17.573 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.608      ;
; 17.607 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.574      ;
; 17.612 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.569      ;
; 17.652 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.529      ;
; 17.873 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.806     ; 1.308      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.331 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.614      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.599      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.433 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.512      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.481 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.464      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.522 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.423      ;
; 18.603 ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 1.353      ;
; 18.606 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.339      ;
; 18.606 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.339      ;
; 18.606 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.339      ;
; 18.606 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.339      ;
; 18.606 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.339      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.378 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.574      ;
; 17.438 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.029     ; 2.520      ;
; 17.453 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.503      ;
; 17.453 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.503      ;
; 17.453 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.503      ;
; 17.455 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.494      ;
; 17.467 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.029     ; 2.491      ;
; 17.471 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.484      ;
; 17.482 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.474      ;
; 17.482 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.474      ;
; 17.482 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.474      ;
; 17.486 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.467      ;
; 17.486 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.467      ;
; 17.486 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.467      ;
; 17.494 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.461      ;
; 17.503 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.444      ;
; 17.509 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.444      ;
; 17.509 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.444      ;
; 17.509 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.444      ;
; 17.518 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.429      ;
; 17.531 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.029     ; 2.427      ;
; 17.546 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.410      ;
; 17.546 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.410      ;
; 17.546 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.031     ; 2.410      ;
; 17.547 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.402      ;
; 17.553 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.402      ;
; 17.557 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.392      ;
; 17.566 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.389      ;
; 17.568 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.385      ;
; 17.568 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.385      ;
; 17.568 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.385      ;
; 17.581 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.372      ;
; 17.581 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.372      ;
; 17.581 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.372      ;
; 17.587 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.366      ;
; 17.587 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.366      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.599 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.356      ;
; 17.604 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.345      ;
; 17.616 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.337      ;
; 17.616 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.337      ;
; 17.620 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.330      ;
; 17.620 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.330      ;
; 17.622 ; I2C_CCD_Config:u1|senosr_exposure[7] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.327      ;
; 17.624 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.325      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.628 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.327      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.632 ; I2C_CCD_Config:u1|combo_cnt[1]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.320      ;
; 17.641 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.314      ;
; 17.643 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.307      ;
; 17.643 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.307      ;
; 17.645 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.310      ;
; 17.649 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.306      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.297      ;
; 17.656 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.297      ;
; 17.656 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.297      ;
; 17.656 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.297      ;
; 17.660 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.290      ;
; 17.660 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.293      ;
; 17.660 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.293      ;
; 17.660 ; I2C_CCD_Config:u1|combo_cnt[10]      ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.293      ;
; 17.664 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.289      ;
; 17.664 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.289      ;
; 17.664 ; I2C_CCD_Config:u1|combo_cnt[5]       ; I2C_CCD_Config:u1|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.289      ;
; 17.680 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.273      ;
; 17.680 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.273      ;
; 17.681 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.265      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
; 17.692 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.263      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.102 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.442      ;
; 0.116 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.456      ;
; 0.147 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.153 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.156 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.158 ; Sdram_Control:u9|mDATAOUT[17]                                                                                                                                                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.501      ;
; 0.163 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.167 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; Sdram_Control:u9|ST[0]                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.183 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Write                                                                                                                                                                ; Sdram_Control:u9|Write                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Sdram_Control:u9|mADDR[15]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|mADDR[12]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|mADDR[11]                                                                                                                                                            ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u9|CS_N[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|Read                                                                                                                                                                 ; Sdram_Control:u9|Read                                                                                                                                                                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|command:u_command|command_delay[5]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[3]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u9|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[1]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u9|CKE                                                                                                                                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; Sdram_Control:u9|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u9|command:u_command|command_delay[6]                                                                                                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.483      ;
; 0.195 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.200 ; Sdram_Control:u9|rRD1_ADDR[5]                                                                                                                                                         ; Sdram_Control:u9|mADDR[5]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.202 ; Sdram_Control:u9|rRD1_ADDR[18]                                                                                                                                                        ; Sdram_Control:u9|mADDR[18]                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.489      ;
; 0.205 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.495      ;
; 0.206 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.331      ;
; 0.209 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.495      ;
; 0.210 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.500      ;
; 0.211 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.498      ;
; 0.212 ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ; Sdram_Control:u9|CMD[0]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.336      ;
; 0.212 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.213 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.503      ;
; 0.213 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.499      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.150 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.499      ;
; 0.181 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.313      ;
; 0.193 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.320      ;
; 0.201 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.216 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.565      ;
; 0.282 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.631      ;
; 0.292 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[8]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[4]           ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u1|combo_cnt[6]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.428      ;
; 0.314 ; I2C_CCD_Config:u1|combo_cnt[0]           ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.438      ;
; 0.336 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.685      ;
; 0.369 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.718      ;
; 0.393 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.265      ; 0.742      ;
; 0.441 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.567      ;
; 0.444 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.569      ;
; 0.447 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.572      ;
; 0.448 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.574      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.307      ;
; 0.179 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.321      ;
; 0.198 ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                             ; CROP_XEND:u12|oXEND[4]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.326      ;
; 0.199 ; CROP_YEND:u13|maxYEND[7]                                                                                                                                                             ; CROP_YEND:u13|oYEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.327      ;
; 0.201 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.329      ;
; 0.202 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.183      ; 0.489      ;
; 0.202 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.328      ;
; 0.209 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.335      ;
; 0.246 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.248 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.378      ;
; 0.256 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.383      ;
; 0.256 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.384      ;
; 0.257 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; CROP_XEND:u12|maxXEND[2]                                                                                                                                                             ; CROP_XEND:u12|oXEND[2]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.384      ;
; 0.259 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.392      ;
; 0.265 ; CROP_YEND:u13|maxYEND[1]                                                                                                                                                             ; CROP_YEND:u13|oYEND[1]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.392      ;
; 0.266 ; CROP_YEND:u13|maxYEND[3]                                                                                                                                                             ; CROP_YEND:u13|oYEND[3]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.393      ;
; 0.267 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.394      ;
; 0.268 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.401      ;
; 0.268 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.395      ;
; 0.268 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.395      ;
; 0.269 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; VGA_Controller:u16|oVGA_B[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.396      ;
; 0.270 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.403      ;
; 0.270 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.397      ;
; 0.270 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_R[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.398      ;
; 0.275 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; VGA_Controller:u16|oVGA_G[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.402      ;
; 0.280 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.413      ;
; 0.288 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.419      ;
; 0.291 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.420      ;
; 0.292 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.421      ;
; 0.293 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.421      ;
; 0.295 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.232      ; 0.611      ;
; 0.295 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.431      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; CROP_YEND:u13|maxYEND[5]                                                                                                                                                             ; CROP_YEND:u13|oYEND[5]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; VGA_Controller:u16|V_Cont[6]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u16|V_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.428      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.298 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.437 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.446 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.458 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.500 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.524 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.566 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.692      ;
; 0.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.580 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.590 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.716      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.592 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.632 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.758      ;
; 0.635 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.761      ;
; 0.643 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.643 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.646 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
; 0.646 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
; 0.647 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.773      ;
; 0.647 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.773      ;
; 0.656 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.782      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.783      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.783      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.195 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.066      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.199 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.077      ;
; 6.231 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.084      ;
; 6.235 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.095      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.273 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 1.899      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 1.887      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 1.887      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 1.887      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.776     ; 1.887      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.774     ; 1.889      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.888      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.193 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.088      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.214 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.085      ;
; 16.229 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.624     ; 2.106      ;
; 16.250 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.606     ; 2.103      ;
; 16.268 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[2]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.909      ;
; 16.268 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[6]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[7]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[5]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[6]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[8]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[0]                                                                                                                                                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.758     ; 1.910      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 1.906      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[0]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.767     ; 1.901      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[4]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[0]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.762     ; 1.906      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[4]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[0]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[2]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[3]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[4]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[5]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[6]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[7]                                                                                                                                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[0]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[3]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[4]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[5]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.761     ; 1.907      ;
; 16.269 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[7]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.759     ; 1.909      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.751     ; 1.916      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[0]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[2]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
; 16.270 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.760     ; 1.907      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.744 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.099     ; 3.144      ;
; 16.936 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.095      ; 3.146      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.464 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.490      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.493 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.461      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.497 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.454      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.520 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.431      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.557 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.397      ;
; 17.579 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.372      ;
; 17.579 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.372      ;
; 17.579 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.372      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.837 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.270      ; 1.191      ;
; 0.856 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.270      ; 1.210      ;
; 1.051 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.407      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.059 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.188      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.078 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.045      ; 1.207      ;
; 1.134 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.490      ;
; 1.153 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.509      ;
; 1.193 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.549      ;
; 1.235 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.591      ;
; 1.236 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.592      ;
; 1.242 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.598      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.273 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.404      ;
; 1.309 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.665      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.356 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.487      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.375 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.506      ;
; 1.391 ; I2C_CCD_Config:u1|combo_cnt[22]          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.272      ; 1.747      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
; 1.415 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.047      ; 1.546      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.776 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.227     ; 1.733      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.245     ; 1.724      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.245     ; 1.724      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.245     ; 1.724      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.245     ; 1.724      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 1.731      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 1.731      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 1.731      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 1.731      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.242     ; 1.731      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.789 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.237     ; 1.736      ;
; 2.800 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.736      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.719      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.736      ;
; 2.989 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.733      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.732      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.728      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.728      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.725      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.725      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.725      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.725      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.801 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.253     ; 1.732      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.803 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.252     ; 1.735      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.816 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.259     ; 1.741      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.444     ; 1.730      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.444     ; 1.730      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.439     ; 1.735      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.990 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.442     ; 1.732      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.430     ; 1.750      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[4]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[5]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[7]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[8]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.996 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[9]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.429     ; 1.751      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest                                                                                                                                                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.432     ; 1.749      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.427     ; 1.754      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[5]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[6]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[7]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[8]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.743      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[9]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.438     ; 1.743      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.432     ; 1.749      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.432     ; 1.749      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_BLANK                                                                                                                                                        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.432     ; 1.749      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[2]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[3]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
; 2.997 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[4]                                                                                                                                                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.431     ; 1.750      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg         ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[0]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[1]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[2]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[3]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.264  ; 9.448        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.285  ; 9.469        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.444  ; 9.444        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.314 ; 10.530       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 10.535 ; 10.535       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[13]          ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]                ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[14]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[15]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[9]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]                ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]              ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.114 ; 2.732 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.114 ; 2.732 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.077 ; 2.866 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.077 ; 2.866 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.796 ; 3.612 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.796 ; 3.612 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.031 ; 2.750 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.236 ; 2.969 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.392 ; 3.133 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.248 ; 2.989 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.041 ; 2.760 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.318 ; 3.070 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.029 ; 2.751 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.313 ; 3.065 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.366 ; 3.133 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.271 ; 3.008 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.633 ; 3.429 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.267 ; 3.008 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.366 ; 3.123 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.505 ; 3.285 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.396 ; 3.149 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.733 ; 3.577 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.337 ; 3.076 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.294 ; 3.047 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.296 ; 3.053 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.720 ; 3.550 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.330 ; 3.096 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.387 ; 3.150 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.438 ; 3.195 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.207 ; 2.948 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.555 ; 3.328 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.616 ; 3.411 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.286 ; 3.014 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.293 ; 3.051 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.021 ; 2.740 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.909 ; 4.712 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.909 ; 4.712 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 6.583 ; 7.359 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 6.583 ; 7.359 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 3.802 ; 4.620 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.102 ; -1.766 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.102 ; -1.766 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.084 ; -1.765 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.084 ; -1.765 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.615 ; -2.322 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.365 ; -3.172 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.626 ; -2.333 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.822 ; -2.542 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.978 ; -2.713 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.833 ; -2.562 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.635 ; -2.342 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.902 ; -2.640 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.623 ; -2.333 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.896 ; -2.636 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.948 ; -2.701 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.857 ; -2.581 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.203 ; -2.984 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.852 ; -2.581 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -1.948 ; -2.692 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.081 ; -2.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -1.979 ; -2.725 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.299 ; -3.126 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.923 ; -2.656 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.877 ; -2.617 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.878 ; -2.622 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.289 ; -3.102 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.912 ; -2.663 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.965 ; -2.714 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.019 ; -2.769 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.793 ; -2.521 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.134 ; -2.900 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.191 ; -2.977 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.874 ; -2.596 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.875 ; -2.620 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.615 ; -2.322 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.066 ; -3.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.066 ; -3.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.152 ; -3.954 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -4.861 ; -5.825 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.152 ; -3.954 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.327  ; 5.603  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.651  ; 4.649  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 5.053  ; 5.152  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.301  ; 3.442  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.840  ; 2.931  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.580  ; 2.667  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.836  ; 2.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.185  ; 3.348  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.018  ; 3.125  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.262  ; 3.385  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.036  ; 3.191  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.022  ; 3.209  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.693  ; 2.787  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.179  ; 3.313  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.328  ; 2.394  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.301  ; 3.442  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.122  ; 3.327  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.122  ; 3.327  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.757  ; 2.828  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.841  ; 2.929  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.849  ; 2.969  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.605  ; 2.677  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.994  ; 6.264  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.717  ; 5.990  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.460  ; 4.474  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.293  ; 5.419  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.506  ; 4.516  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.891  ; 4.961  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.770  ; 4.820  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.774  ; 4.867  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.612  ; 4.704  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.798  ; 4.887  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.638  ; 4.658  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.535  ; 4.591  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.141  ; 5.239  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.852  ; 4.925  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.783  ; 4.817  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.706  ; 4.760  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.013  ; 5.119  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.802  ; 4.908  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.657  ; 5.828  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.083  ; 5.191  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.564  ; 4.633  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.546  ; 5.723  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.787  ; 4.845  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.848  ; 5.023  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.994  ; 6.264  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.841  ; 5.000  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.460  ; 5.597  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.881  ; 5.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.825  ; 4.922  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.456  ; 4.508  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.941  ; 4.973  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.382  ; 4.521  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.016  ; 5.157  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.538  ; 3.733  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.645  ; 2.698  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.255  ; 3.418  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.538  ; 3.733  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.219  ; 3.420  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.477  ; 2.532  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.081  ; 3.208  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.494 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.527 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.746  ; 3.950  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.798  ; 2.894  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.389  ; 3.530  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.829  ; 2.951  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.453  ; 3.605  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.756  ; 2.858  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.746  ; 3.950  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.272  ; 3.409  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.863  ; 2.975  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.573  ; 3.763  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.251  ; 4.547  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.251  ; 4.547  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.878  ; 4.118  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.228  ; 4.516  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.850  ; 2.964  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.751  ; 3.975  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.012  ; 3.131  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.317  ; 3.466  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.506  ; 2.582  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.000  ; 4.279  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.796  ; 4.070  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.136  ; 3.288  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 3.103  ; 3.288  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.466  ; 3.664  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.146  ; 3.308  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.460  ; 3.649  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.745  ; 2.846  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.796  ; 4.070  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.174  ; 3.343  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.152  ; 3.297  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.138  ; 5.400  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.492  ; 4.488  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 4.879  ; 4.971  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.003  ; 2.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.498  ; 2.583  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.249  ; 2.330  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.491  ; 2.633  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.831  ; 2.985  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.670  ; 2.770  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.903  ; 3.018  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.684  ; 2.831  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.671  ; 2.848  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.357  ; 2.445  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.824  ; 2.950  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.003  ; 2.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.942  ; 3.074  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.418  ; 2.484  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.766  ; 2.961  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.418  ; 2.484  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.500  ; 2.581  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.507  ; 2.620  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.274  ; 2.340  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.929  ; 3.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.142  ; 4.417  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.203  ; 3.312  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.641  ; 3.851  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.041  ; 3.147  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.337  ; 3.486  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.377  ; 3.549  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.414  ; 3.551  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.364  ; 3.554  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.485  ; 3.624  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.041  ; 3.143  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.061  ; 3.182  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.761  ; 3.935  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.426  ; 3.574  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.170  ; 3.283  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.165  ; 3.320  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.945  ; 4.138  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.078  ; 3.224  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.227  ; 4.494  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.443  ; 3.630  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.164  ; 3.312  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.094  ; 4.342  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.178  ; 3.314  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.720  ; 3.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.436  ; 4.760  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.370  ; 3.570  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.838  ; 4.093  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.489  ; 3.679  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.443  ; 3.614  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.929  ; 3.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.336  ; 3.493  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.357  ; 3.525  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.556  ; 3.727  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.313  ; 2.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.313  ; 2.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.897  ; 3.051  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.170  ; 3.354  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.858  ; 3.050  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.149  ; 2.200  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.730  ; 2.850  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.414  ; 2.509  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.454  ; 2.544  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.021  ; 3.154  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.482  ; 2.598  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.083  ; 3.227  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.414  ; 2.509  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.363  ; 3.557  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.907  ; 3.036  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.515  ; 2.620  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.196  ; 3.376  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.172  ; 2.243  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.847  ; 4.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.488  ; 3.716  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.825  ; 4.099  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.501  ; 2.608  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.368  ; 3.581  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.659  ; 2.770  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.950  ; 3.091  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.172  ; 2.243  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 3.605  ; 3.870  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.402  ; 2.496  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.776  ; 2.920  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.744  ; 2.920  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.094  ; 3.282  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.786  ; 2.939  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.087  ; 3.266  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.402  ; 2.496  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.410  ; 3.671  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.813  ; 2.972  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.793  ; 2.930  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.624 ;       ;       ; 5.359 ;
; SW[1]      ; LEDR[1]     ; 4.475 ;       ;       ; 5.203 ;
; SW[2]      ; LEDR[2]     ; 4.510 ;       ;       ; 5.222 ;
; SW[3]      ; LEDR[3]     ; 4.913 ;       ;       ; 5.690 ;
; SW[4]      ; LEDR[4]     ; 4.521 ;       ;       ; 5.262 ;
; SW[5]      ; AUD_DACDAT  ;       ; 7.690 ; 8.191 ;       ;
; SW[5]      ; LEDR[5]     ; 4.539 ;       ;       ; 5.282 ;
; SW[6]      ; LEDR[6]     ; 4.740 ;       ;       ; 5.504 ;
; SW[7]      ; LEDR[7]     ; 4.569 ;       ;       ; 5.310 ;
; SW[8]      ; LEDR[8]     ; 4.670 ;       ;       ; 5.427 ;
; SW[9]      ; LEDR[9]     ; 5.391 ;       ;       ; 6.172 ;
; SW[10]     ; LEDR[10]    ; 4.877 ;       ;       ; 5.673 ;
; SW[11]     ; LEDR[11]    ; 4.853 ;       ;       ; 5.643 ;
; SW[12]     ; LEDR[12]    ; 4.801 ;       ;       ; 5.574 ;
; SW[13]     ; LEDR[13]    ; 4.678 ;       ;       ; 5.448 ;
; SW[14]     ; LEDR[14]    ; 4.675 ;       ;       ; 5.445 ;
; SW[15]     ; LEDR[15]    ; 5.730 ;       ;       ; 6.569 ;
; SW[16]     ; LEDR[16]    ; 4.657 ;       ;       ; 5.426 ;
; SW[17]     ; LEDR[17]    ; 4.661 ;       ;       ; 5.429 ;
; TD_CLK27   ; AUD_XCK     ; 1.533 ;       ;       ; 2.081 ;
; UART_RXD   ; UART_TXD    ; 5.160 ;       ;       ; 5.633 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.468 ;       ;       ; 5.191 ;
; SW[1]      ; LEDR[1]     ; 4.323 ;       ;       ; 5.038 ;
; SW[2]      ; LEDR[2]     ; 4.355 ;       ;       ; 5.056 ;
; SW[3]      ; LEDR[3]     ; 4.743 ;       ;       ; 5.506 ;
; SW[4]      ; LEDR[4]     ; 4.366 ;       ;       ; 5.095 ;
; SW[5]      ; AUD_DACDAT  ;       ; 7.415 ; 7.913 ;       ;
; SW[5]      ; LEDR[5]     ; 4.384 ;       ;       ; 5.114 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;       ;       ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.413 ;       ;       ; 5.141 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;       ;       ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.238 ;       ;       ; 6.007 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;       ;       ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;       ;       ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;       ;       ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.516 ;       ;       ; 5.272 ;
; SW[14]     ; LEDR[14]    ; 4.513 ;       ;       ; 5.269 ;
; SW[15]     ; LEDR[15]    ; 5.562 ;       ;       ; 6.387 ;
; SW[16]     ; LEDR[16]    ; 4.495 ;       ;       ; 5.250 ;
; SW[17]     ; LEDR[17]    ; 4.499 ;       ;       ; 5.252 ;
; TD_CLK27   ; AUD_XCK     ; 1.252 ;       ;       ; 1.797 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;       ;       ; 5.502 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.020 ; 1.927 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.715 ; 2.622 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.183 ; 2.090 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.212 ; 2.119 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.210 ; 2.117 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.212 ; 2.119 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.186 ; 2.093 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.186 ; 2.093 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.402 ; 2.309 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.217 ; 2.124 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.217 ; 2.124 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.020 ; 1.927 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.392 ; 2.299 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.020 ; 1.927 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.216 ; 2.123 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.306 ; 2.241 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.217 ; 2.124 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.770 ; 2.677 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.952 ; 2.859 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.764 ; 2.671 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.942 ; 2.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.942 ; 2.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.148 ; 3.055 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.770 ; 2.677 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.958 ; 2.865 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.217 ; 2.124 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.598 ; 2.505 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.598 ; 2.505 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.598 ; 2.505 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.402 ; 2.309 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.385 ; 2.292 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.402 ; 2.309 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.207 ; 2.114 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.717 ; 1.624 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.385 ; 2.292 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.874 ; 1.781 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.902 ; 1.809 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.899 ; 1.806 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.902 ; 1.809 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.876 ; 1.783 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.876 ; 1.783 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.084 ; 1.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.907 ; 1.814 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.907 ; 1.814 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.717 ; 1.624 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.074 ; 1.981 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.717 ; 1.624 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.906 ; 1.813 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 1.989 ; 1.924 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.907 ; 1.814 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.437 ; 2.344 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.612 ; 2.519 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.431 ; 2.338 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.603 ; 2.510 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.603 ; 2.510 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.800 ; 2.707 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.437 ; 2.344 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.618 ; 2.525 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.907 ; 1.814 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.272 ; 2.179 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.272 ; 2.179 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.272 ; 2.179 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.084 ; 1.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.068 ; 1.975 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.084 ; 1.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.896 ; 1.803 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.972     ; 2.065     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.760     ; 2.853     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.161     ; 2.254     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.198     ; 2.291     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.195     ; 2.288     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.198     ; 2.291     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.164     ; 2.257     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.164     ; 2.257     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.409     ; 2.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.203     ; 2.296     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.203     ; 2.296     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.972     ; 2.065     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.385     ; 2.478     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.972     ; 2.065     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.187     ; 2.280     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.343     ; 2.408     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.203     ; 2.296     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.820     ; 2.913     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.033     ; 3.126     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.824     ; 2.917     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.009     ; 3.102     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.009     ; 3.102     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.254     ; 3.347     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.820     ; 2.913     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.042     ; 3.135     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.203     ; 2.296     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.650     ; 2.743     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.650     ; 2.743     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.650     ; 2.743     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.409     ; 2.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.392     ; 2.485     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.409     ; 2.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.188     ; 2.281     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.667     ; 1.760     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.424     ; 2.517     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.849     ; 1.942     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.884     ; 1.977     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.881     ; 1.974     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.884     ; 1.977     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.851     ; 1.944     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.851     ; 1.944     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.087     ; 2.180     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.889     ; 1.982     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.889     ; 1.982     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.667     ; 1.760     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.064     ; 2.157     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.667     ; 1.760     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.874     ; 1.967     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.021     ; 2.086     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.889     ; 1.982     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.482     ; 2.575     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.686     ; 2.779     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.485     ; 2.578     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.663     ; 2.756     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.663     ; 2.756     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.898     ; 2.991     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.482     ; 2.575     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.695     ; 2.788     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.889     ; 1.982     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.087     ; 2.180     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.071     ; 2.164     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.087     ; 2.180     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.874     ; 1.967     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.187 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.076        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.111        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.561        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 7.654        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.367                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.077        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.290        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.397                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.571        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 7.826        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.439                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.221        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 8.218        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.516                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.574        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 7.942        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.524                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.357        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 8.167        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.550                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.305        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.245        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.571        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 7.982        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.605                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.260        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 8.345        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.610                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.304        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.616                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.291        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.325        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.622                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.273        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.349        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.289        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.341        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.635                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.329        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.645                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.509        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.136        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.647                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.509        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.138        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.649                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.259        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.390        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.659                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.235        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.424        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.303        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.369        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.673                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.357        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 8.316        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.700                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.506        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.194        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.702                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.272        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 8.430        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.703                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.397        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.508        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.218        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.730                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.333        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.397        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.292        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 8.502        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.325        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.476        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.349        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 8.471        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.821                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.507        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.314        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.845                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.505        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.340        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.893                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.572        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 8.321        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.207        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.721        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 18.008                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.507        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 8.501        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 18.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.371        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.704        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 18.119                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.398        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.721        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.034       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.115       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.124       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.244                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.123       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.121       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.391                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.563       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 37.828       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.418       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.027       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.495       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.012       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.413       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.116       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.308       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.269       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.626                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.432       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.194       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.507       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.133       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.666                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.484       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.182       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.042       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.632       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.572       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 38.102       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.718                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.503       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.215       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.742                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.487       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.255       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.772                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.572       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.200       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.797                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.508       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.289       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 78.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.428       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.610       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 2.065  ; 0.102 ; 2.935    ; 0.837   ; 4.684               ;
;  CLOCK2_50                                      ; 14.709 ; 0.150 ; 13.894   ; 0.837   ; 9.271               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 14.413 ; 0.288 ; N/A      ; N/A     ; 9.264               ;
;  u8|altpll_component|auto_generated|pll1|clk[0] ; 2.065  ; 0.102 ; 2.935    ; 2.776   ; 4.684               ;
;  u8|altpll_component|auto_generated|pll1|clk[3] ; 12.129 ; 0.174 ; 12.935   ; 2.801   ; 19.679              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.090  ; 4.563  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.090  ; 4.563  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.153  ; 4.675  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.153  ; 4.675  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.370  ; 5.826  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.370  ; 5.826  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.815  ; 4.235  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.262  ; 4.642  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.567  ; 4.974  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.321  ; 4.695  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.829  ; 4.249  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.419  ; 4.805  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.831  ; 4.250  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.401  ; 4.806  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.494  ; 4.916  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.310  ; 4.685  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.065  ; 5.450  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.335  ; 4.707  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.460  ; 4.865  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.776  ; 5.173  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.599  ; 5.026  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.226  ; 5.714  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.525  ; 4.913  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.370  ; 4.775  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.389  ; 4.793  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.174  ; 5.651  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.452  ; 4.867  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.613  ; 4.983  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.742  ; 5.156  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.280  ; 4.652  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.930  ; 5.337  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.011  ; 5.479  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.427  ; 4.818  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.408  ; 4.806  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.808  ; 4.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.355  ; 7.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.355  ; 7.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 12.834 ; 13.310 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 12.834 ; 13.310 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 7.153  ; 7.725  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.102 ; -1.766 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.102 ; -1.766 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.084 ; -1.765 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.084 ; -1.765 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.615 ; -2.322 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.365 ; -3.172 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -1.626 ; -2.333 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -1.822 ; -2.542 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -1.978 ; -2.713 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -1.833 ; -2.562 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.635 ; -2.342 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.902 ; -2.640 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.623 ; -2.333 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -1.896 ; -2.636 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -1.948 ; -2.701 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -1.857 ; -2.581 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.203 ; -2.984 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.852 ; -2.581 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -1.948 ; -2.692 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.081 ; -2.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -1.979 ; -2.725 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.299 ; -3.126 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.923 ; -2.656 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.877 ; -2.617 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.878 ; -2.622 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.289 ; -3.102 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.912 ; -2.663 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.965 ; -2.714 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.019 ; -2.769 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.793 ; -2.521 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.134 ; -2.900 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.191 ; -2.977 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.874 ; -2.596 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.875 ; -2.620 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.615 ; -2.322 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -3.066 ; -3.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -3.066 ; -3.847 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.152 ; -3.954 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -4.861 ; -5.825 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.152 ; -3.954 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.166 ; 10.239 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.745  ; 8.574  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 9.791  ; 9.646  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.586  ; 6.443  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.663  ; 5.542  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.091  ; 5.077  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.599  ; 5.586  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.276  ; 6.272  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.010  ; 5.879  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.500  ; 6.356  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.025  ; 6.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.969  ; 5.988  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.323  ; 5.295  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.330  ; 6.193  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.586  ; 4.535  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.586  ; 6.443  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.222  ; 6.218  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.222  ; 6.218  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.512  ; 5.374  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.647  ; 5.556  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.557  ; 5.555  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.127  ; 5.097  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 11.853 ; 11.684 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 11.290 ; 11.113 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.661  ; 8.556  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 10.140 ; 10.207 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.627  ; 8.612  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 9.533  ; 9.459  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.188  ; 9.154  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.228  ; 9.093  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.893  ; 8.969  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.356  ; 9.164  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.931  ; 8.903  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.734  ; 8.630  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.085 ; 9.916  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 9.481  ; 9.349  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.206  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.066  ; 9.023  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.770  ; 9.554  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.261  ; 9.221  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 11.033 ; 10.989 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.764  ; 9.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.801  ; 8.814  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 10.874 ; 10.746 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 9.173  ; 9.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.407  ; 9.422  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 11.853 ; 11.684 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 9.372  ; 9.423  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 10.589 ; 10.636 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.462  ; 9.397  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.359  ; 9.275  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.577  ; 8.654  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.533  ; 9.497  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.607  ; 8.500  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.863  ; 9.661  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.936  ; 6.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.263  ; 5.122  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.455  ; 6.418  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.936  ; 6.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.427  ; 6.401  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.915  ; 4.837  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.100  ; 6.030  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 7.362  ; 7.171  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.348  ; 5.296  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.522  ; 6.383  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.412  ; 5.425  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.697  ; 6.526  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.302  ; 5.244  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 7.362  ; 7.171  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.371  ; 6.217  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.518  ; 5.482  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 7.020  ; 6.850  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 8.364  ; 8.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 8.364  ; 8.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 7.560  ; 7.469  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 8.313  ; 8.155  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.560  ; 5.488  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 7.187  ; 7.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.812  ; 5.741  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.457  ; 6.317  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.768  ; 4.763  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 7.817  ; 7.804  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 7.374  ; 7.432  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.144  ; 6.043  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.955  ; 6.027  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.734  ; 6.682  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 6.142  ; 6.082  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.863  ; 6.745  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.311  ; 5.254  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 7.374  ; 7.432  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.184  ; 6.174  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 6.144  ; 6.059  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.138  ; 5.400  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.492  ; 4.488  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 4.879  ; 4.971  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.003  ; 2.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.498  ; 2.583  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.249  ; 2.330  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.491  ; 2.633  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.831  ; 2.985  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.670  ; 2.770  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.903  ; 3.018  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.684  ; 2.831  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.671  ; 2.848  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.357  ; 2.445  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.824  ; 2.950  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.003  ; 2.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.942  ; 3.074  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.418  ; 2.484  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.766  ; 2.961  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.418  ; 2.484  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.500  ; 2.581  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.507  ; 2.620  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.274  ; 2.340  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.929  ; 3.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.142  ; 4.417  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.203  ; 3.312  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.641  ; 3.851  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.041  ; 3.147  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.337  ; 3.486  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.377  ; 3.549  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.414  ; 3.551  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.364  ; 3.554  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.485  ; 3.624  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.041  ; 3.143  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.061  ; 3.182  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.761  ; 3.935  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.426  ; 3.574  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.170  ; 3.283  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.165  ; 3.320  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.945  ; 4.138  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.078  ; 3.224  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.227  ; 4.494  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.443  ; 3.630  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.164  ; 3.312  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.094  ; 4.342  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.178  ; 3.314  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.720  ; 3.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.436  ; 4.760  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.370  ; 3.570  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.838  ; 4.093  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.489  ; 3.679  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.443  ; 3.614  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.929  ; 3.065  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.336  ; 3.493  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.357  ; 3.525  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.556  ; 3.727  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.313  ; 2.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.313  ; 2.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.897  ; 3.051  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.170  ; 3.354  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.858  ; 3.050  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.149  ; 2.200  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.730  ; 2.850  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.414  ; 2.509  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.454  ; 2.544  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.021  ; 3.154  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.482  ; 2.598  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.083  ; 3.227  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.414  ; 2.509  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.363  ; 3.557  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.907  ; 3.036  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.515  ; 2.620  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.196  ; 3.376  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.172  ; 2.243  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.847  ; 4.128  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 3.488  ; 3.716  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.825  ; 4.099  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.501  ; 2.608  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.368  ; 3.581  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.659  ; 2.770  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.950  ; 3.091  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.172  ; 2.243  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 3.605  ; 3.870  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.402  ; 2.496  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.776  ; 2.920  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.744  ; 2.920  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.094  ; 3.282  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.786  ; 2.939  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.087  ; 3.266  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.402  ; 2.496  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.410  ; 3.671  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.813  ; 2.972  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.793  ; 2.930  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 8.670  ;        ;        ; 9.137  ;
; SW[1]      ; LEDR[1]     ; 8.477  ;        ;        ; 8.938  ;
; SW[2]      ; LEDR[2]     ; 8.588  ;        ;        ; 8.979  ;
; SW[3]      ; LEDR[3]     ; 9.368  ;        ;        ; 9.809  ;
; SW[4]      ; LEDR[4]     ; 8.560  ;        ;        ; 9.045  ;
; SW[5]      ; AUD_DACDAT  ;        ; 14.094 ; 14.714 ;        ;
; SW[5]      ; LEDR[5]     ; 8.569  ;        ;        ; 9.054  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;        ;        ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.612  ;        ;        ; 9.097  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;        ;        ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.815  ;        ;        ; 10.371 ;
; SW[10]     ; LEDR[10]    ; 9.260  ;        ;        ; 9.782  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;        ;        ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;        ;        ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 8.873  ;        ;        ; 9.378  ;
; SW[14]     ; LEDR[14]    ; 8.870  ;        ;        ; 9.375  ;
; SW[15]     ; LEDR[15]    ; 10.513 ;        ;        ; 11.089 ;
; SW[16]     ; LEDR[16]    ; 8.858  ;        ;        ; 9.358  ;
; SW[17]     ; LEDR[17]    ; 8.860  ;        ;        ; 9.357  ;
; TD_CLK27   ; AUD_XCK     ; 2.825  ;        ;        ; 2.883  ;
; UART_RXD   ; UART_TXD    ; 8.996  ;        ;        ; 9.009  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 4.468 ;       ;       ; 5.191 ;
; SW[1]      ; LEDR[1]     ; 4.323 ;       ;       ; 5.038 ;
; SW[2]      ; LEDR[2]     ; 4.355 ;       ;       ; 5.056 ;
; SW[3]      ; LEDR[3]     ; 4.743 ;       ;       ; 5.506 ;
; SW[4]      ; LEDR[4]     ; 4.366 ;       ;       ; 5.095 ;
; SW[5]      ; AUD_DACDAT  ;       ; 7.415 ; 7.913 ;       ;
; SW[5]      ; LEDR[5]     ; 4.384 ;       ;       ; 5.114 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;       ;       ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.413 ;       ;       ; 5.141 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;       ;       ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.238 ;       ;       ; 6.007 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;       ;       ; 5.488 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;       ;       ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;       ;       ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.516 ;       ;       ; 5.272 ;
; SW[14]     ; LEDR[14]    ; 4.513 ;       ;       ; 5.269 ;
; SW[15]     ; LEDR[15]    ; 5.562 ;       ;       ; 6.387 ;
; SW[16]     ; LEDR[16]    ; 4.495 ;       ;       ; 5.250 ;
; SW[17]     ; LEDR[17]    ; 4.499 ;       ;       ; 5.252 ;
; TD_CLK27   ; AUD_XCK     ; 1.252 ;       ;       ; 1.797 ;
; UART_RXD   ; UART_TXD    ; 5.039 ;       ;       ; 5.502 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3373     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 375      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 22522    ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 1572     ; 74       ; 722      ; 450626   ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3373     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 375      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 22522    ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 1572     ; 74       ; 722      ; 450626   ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[3] ; 110      ; 0        ; 159      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[3] ; 110      ; 0        ; 159      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 6     ; 6    ;
; Unconstrained Input Ports       ; 70    ; 70   ;
; Unconstrained Input Port Paths  ; 517   ; 517  ;
; Unconstrained Output Ports      ; 123   ; 123  ;
; Unconstrained Output Port Paths ; 242   ; 242  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Dec 23 17:19:45 2016
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[0]} {u8|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[1]} {u8|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[2]} {u8|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[3]} {u8|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u18|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u18|altpll_component|auto_generated|pll1|clk[1]} {u18|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.065               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.129               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.413               0.000 CLOCK_50 
    Info (332119):    14.709               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.386               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.634               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 2.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.935               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.935               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.894               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.821               0.000 CLOCK2_50 
    Info (332119):     5.214               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.273               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.687               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.247 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 2.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.789               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.771               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.938               0.000 CLOCK_50 
    Info (332119):    15.230               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.339               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.581               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.720               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.719               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.460               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.611
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.611               0.000 CLOCK2_50 
    Info (332119):     4.557               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.619               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.684               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.636               0.000 CLOCK_50 
    Info (332119):     9.692               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.679               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.731 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 5.765
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.765               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.170               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.140               0.000 CLOCK_50 
    Info (332119):    17.378               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.150               0.000 CLOCK2_50 
    Info (332119):     0.174               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.288               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.195               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.193               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.744               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.837
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.837               0.000 CLOCK2_50 
    Info (332119):     2.776               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.801               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.759               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.264               0.000 CLOCK_50 
    Info (332119):     9.271               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.759               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.187 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 659 megabytes
    Info: Processing ended: Fri Dec 23 17:19:59 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:11


