            }
        }
        // step the clock
        SW->eval();
		SW->clock = !SW->clock;	
        SW->eval();
        SW->clock = !SW->clock;

        //increment time signal
        contextp->timeInc(1);
		
	}	

    // check pipeline full testing
    for (int j = READ_LENGTH; j < REF_LENGTH-1; j++) {
        
         for (int i = 0; i < READ_LENGTH-1; i++){
            //printf("%d ",soln[i+1][j-i].v);
            switch(i+1){