

================================================================
== Vitis HLS Report for 'mSP_findLRBounds'
================================================================
* Date:           Tue Jul 30 23:06:31 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findLRBounds_LRdiscovery  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      300|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|       76|    -|
|Register             |        -|     -|      193|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      225|      409|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |trapezoid_edges_V_U  |mSP_findLRBounds_trapezoid_edges_V  |        0|  32|  33|    0|     5|   26|     1|          130|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                    |        0|  32|  33|    0|     5|   26|     1|          130|
    +---------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1698_fu_119_p2     |         +|   0|  0|  39|          32|           1|
    |ret_fu_139_p2            |         +|   0|  0|  40|          33|          33|
    |sub_ln180_fu_144_p2      |         -|   0|  0|  40|           1|          33|
    |icmp_ln1698_fu_125_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1700_fu_170_p2    |      icmp|   0|  0|  29|          64|          64|
    |lbVal_1_fu_158_p3        |    select|   0|  0|  33|           1|          33|
    |lbVal_2_fu_184_p3        |    select|   0|  0|  63|           1|          64|
    |select_ln1700_fu_176_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 300|         168|         295|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_j_phi_fu_90_p4       |   9|          2|   32|         64|
    |j_reg_86                        |   9|          2|   32|         64|
    |lbVal_reg_98                    |   9|          2|   64|        128|
    |left_bound_write_assign_reg_74  |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  76|         16|  162|        328|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln1698_reg_207              |  32|   0|   32|          0|
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |icmp_ln1698_reg_212             |   1|   0|    1|          0|
    |j_reg_86                        |  32|   0|   32|          0|
    |lbVal_reg_98                    |  64|   0|   64|          0|
    |left_bound_write_assign_reg_74  |  32|   0|   32|          0|
    |rhs_reg_202                     |  26|   0|   33|          7|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 193|   0|  200|          7|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|  mSP_findLRBounds|  return value|
|i                  |   in|    3|     ap_none|                 i|        scalar|
|row_list_address0  |  out|    8|   ap_memory|          row_list|         array|
|row_list_ce0       |  out|    1|   ap_memory|          row_list|         array|
|row_list_q0        |   in|   32|   ap_memory|          row_list|         array|
|row_list_size      |   in|   32|     ap_none|     row_list_size|        scalar|
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idxprom1 = zext i3 %i_read"   --->   Operation 7 'zext' 'idxprom1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %idxprom1"   --->   Operation 8 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.69ns)   --->   "%rhs_1 = load i3 %trapezoid_edges_V_addr"   --->   Operation 9 'load' 'rhs_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 10 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.69ns)   --->   "%rhs_1 = load i3 %trapezoid_edges_V_addr"   --->   Operation 11 'load' 'rhs_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%rhs = zext i26 %rhs_1"   --->   Operation 12 'zext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln1698 = br void" [patchMaker.cpp:1698]   --->   Operation 13 'br' 'br_ln1698' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%left_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1700, void %.split" [patchMaker.cpp:1700]   --->   Operation 14 'phi' 'left_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1698, void %.split" [patchMaker.cpp:1702]   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %lbVal_2, void %.split"   --->   Operation 16 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.88ns)   --->   "%add_ln1698 = add i32 %j, i32 1" [patchMaker.cpp:1698]   --->   Operation 17 'add' 'add_ln1698' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln1698 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1698]   --->   Operation 19 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1698 = br i1 %icmp_ln1698, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1698]   --->   Operation 20 'br' 'br_ln1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1702_cast = zext i32 %j" [patchMaker.cpp:1702]   --->   Operation 21 'zext' 'trunc_ln1702_cast' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1702_cast"   --->   Operation 22 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 23 'load' 'lhs' <Predicate = (!icmp_ln1698)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1694 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [patchMaker.cpp:1694]   --->   Operation 24 'specloopname' 'specloopname_ln1694' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 25 'load' 'lhs' <Predicate = (!icmp_ln1698)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 26 'sext' 'sext_ln215' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 %rhs"   --->   Operation 27 'add' 'ret' <Predicate = (!icmp_ln1698)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 28 'sub' 'sub_ln180' <Predicate = (!icmp_ln1698)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.22ns)   --->   "%lbVal_1 = select i1 %tmp, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 30 'select' 'lbVal_1' <Predicate = (!icmp_ln1698)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1694 = sext i33 %lbVal_1" [patchMaker.cpp:1694]   --->   Operation 31 'sext' 'sext_ln1694' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.06ns)   --->   "%icmp_ln1700 = icmp_slt  i64 %sext_ln1694, i64 %lbVal" [patchMaker.cpp:1700]   --->   Operation 32 'icmp' 'icmp_ln1700' <Predicate = (!icmp_ln1698)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.22ns)   --->   "%select_ln1700 = select i1 %icmp_ln1700, i32 %j, i32 %left_bound_write_assign" [patchMaker.cpp:1700]   --->   Operation 33 'select' 'select_ln1700' <Predicate = (!icmp_ln1698)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1700, i64 %sext_ln1694, i64 %lbVal" [patchMaker.cpp:1700]   --->   Operation 34 'select' 'lbVal_2' <Predicate = (!icmp_ln1698)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln1698)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln1700 = ret i32 %left_bound_write_assign" [patchMaker.cpp:1700]   --->   Operation 36 'ret' 'ret_ln1700' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_list_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                  (read         ) [ 000000]
idxprom1                (zext         ) [ 000000]
trapezoid_edges_V_addr  (getelementptr) [ 001000]
row_list_size_read      (read         ) [ 000110]
rhs_1                   (load         ) [ 000000]
rhs                     (zext         ) [ 000110]
br_ln1698               (br           ) [ 001110]
left_bound_write_assign (phi          ) [ 000111]
j                       (phi          ) [ 000110]
lbVal                   (phi          ) [ 000110]
add_ln1698              (add          ) [ 001110]
specpipeline_ln0        (specpipeline ) [ 000000]
icmp_ln1698             (icmp         ) [ 000110]
br_ln1698               (br           ) [ 000000]
trunc_ln1702_cast       (zext         ) [ 000000]
row_list_addr           (getelementptr) [ 000110]
specloopname_ln1694     (specloopname ) [ 000000]
lhs                     (load         ) [ 000000]
sext_ln215              (sext         ) [ 000000]
ret                     (add          ) [ 000000]
sub_ln180               (sub          ) [ 000000]
tmp                     (bitselect    ) [ 000000]
lbVal_1                 (select       ) [ 000000]
sext_ln1694             (sext         ) [ 000000]
icmp_ln1700             (icmp         ) [ 000000]
select_ln1700           (select       ) [ 001110]
lbVal_2                 (select       ) [ 001110]
br_ln0                  (br           ) [ 001110]
ret_ln1700              (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_list_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_list_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="3" slack="0"/>
<pin id="38" dir="0" index="1" bw="3" slack="0"/>
<pin id="39" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="row_list_size_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_list_size_read/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="trapezoid_edges_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="26" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="trapezoid_edges_V_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_1/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="row_list_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_addr/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="left_bound_write_assign_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_bound_write_assign (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="left_bound_write_assign_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="left_bound_write_assign/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="j_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="lbVal_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lbVal (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="lbVal_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="64" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lbVal/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="idxprom1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rhs_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="26" slack="0"/>
<pin id="117" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln1698_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1698/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln1698_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1698/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln1702_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1702_cast/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln215_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="ret_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="26" slack="2"/>
<pin id="142" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sub_ln180_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="33" slack="0"/>
<pin id="147" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="33" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lbVal_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="33" slack="0"/>
<pin id="161" dir="0" index="2" bw="33" slack="0"/>
<pin id="162" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lbVal_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln1694_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="33" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1694/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln1700_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="1"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1700/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln1700_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1700/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lbVal_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="64" slack="1"/>
<pin id="188" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lbVal_2/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="trapezoid_edges_V_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="1"/>
<pin id="194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trapezoid_edges_V_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="row_list_size_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="rhs_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="33" slack="2"/>
<pin id="204" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="207" class="1005" name="add_ln1698_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1698 "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln1698_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1698 "/>
</bind>
</comp>

<comp id="216" class="1005" name="row_list_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_list_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="select_ln1700_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1700 "/>
</bind>
</comp>

<comp id="226" class="1005" name="lbVal_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lbVal_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="36" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="118"><net_src comp="55" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="90" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="90" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="90" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="138"><net_src comp="68" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="139" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="144" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="139" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="98" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="86" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="74" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="166" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="98" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="48" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="200"><net_src comp="42" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="205"><net_src comp="115" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="210"><net_src comp="119" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="215"><net_src comp="125" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="61" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="224"><net_src comp="176" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="229"><net_src comp="184" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: mSP_findLRBounds : i | {1 }
	Port: mSP_findLRBounds : row_list | {3 4 }
	Port: mSP_findLRBounds : row_list_size | {2 }
	Port: mSP_findLRBounds : trapezoid_edges_V | {1 2 }
  - Chain level:
	State 1
		trapezoid_edges_V_addr : 1
		rhs_1 : 2
	State 2
		rhs : 1
	State 3
		add_ln1698 : 1
		icmp_ln1698 : 1
		br_ln1698 : 2
		trunc_ln1702_cast : 1
		row_list_addr : 2
		lhs : 3
	State 4
		sext_ln215 : 1
		ret : 2
		sub_ln180 : 3
		tmp : 3
		lbVal_1 : 4
		sext_ln1694 : 5
		icmp_ln1700 : 6
		select_ln1700 : 7
		lbVal_2 : 7
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         lbVal_1_fu_158        |    0    |    33   |
|  select  |      select_ln1700_fu_176     |    0    |    32   |
|          |         lbVal_2_fu_184        |    0    |    63   |
|----------|-------------------------------|---------|---------|
|    add   |       add_ln1698_fu_119       |    0    |    39   |
|          |           ret_fu_139          |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln1698_fu_125      |    0    |    20   |
|          |       icmp_ln1700_fu_170      |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln180_fu_144       |    0    |    40   |
|----------|-------------------------------|---------|---------|
|   read   |       i_read_read_fu_36       |    0    |    0    |
|          | row_list_size_read_read_fu_42 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        idxprom1_fu_110        |    0    |    0    |
|   zext   |           rhs_fu_115          |    0    |    0    |
|          |    trunc_ln1702_cast_fu_130   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln215_fu_135       |    0    |    0    |
|          |       sext_ln1694_fu_166      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|           tmp_fu_150          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   295   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln1698_reg_207      |   32   |
|      icmp_ln1698_reg_212     |    1   |
|           j_reg_86           |   32   |
|        lbVal_2_reg_226       |   64   |
|         lbVal_reg_98         |   64   |
|left_bound_write_assign_reg_74|   32   |
|          rhs_reg_202         |   33   |
|     row_list_addr_reg_216    |    8   |
|  row_list_size_read_reg_197  |   32   |
|     select_ln1700_reg_221    |   32   |
|trapezoid_edges_V_addr_reg_192|    3   |
+------------------------------+--------+
|             Total            |   333  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_55        |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_68        |  p0  |   2  |   8  |   16   ||    9    |
| left_bound_write_assign_reg_74 |  p0  |   2  |  32  |   64   ||    9    |
|            j_reg_86            |  p0  |   2  |  32  |   64   ||    9    |
|          lbVal_reg_98          |  p0  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   278  ||  1.935  ||    45   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   295  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   333  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   333  |   340  |
+-----------+--------+--------+--------+
