/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:00 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_H__
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR - Context 0 to 31
 ***************************************************************************/
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 0x00a4f500 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_SET_0_31 0x00a4f504 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_CLEAR_0_31 0x00a4f508 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 0x00a4f50c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_SET_0_31 0x00a4f510 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_CLEAR_0_31 0x00a4f514 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 0x00a4f518 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_SET_0_31 0x00a4f51c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_CLEAR_0_31 0x00a4f520 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 0x00a4f524 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_SET_0_31 0x00a4f528 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_CLEAR_0_31 0x00a4f52c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_H__ */

/* End of File */
