Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 11 20:01:59 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simplex_wrapper_control_sets_placed.rpt
| Design       : simplex_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   506 |
|    Minimum number of control sets                        |   506 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1274 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   506 |
| >= 0 to < 4        |    62 |
| >= 4 to < 6        |    68 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |     2 |
| >= 16              |   247 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4947 |          925 |
| No           | No                    | Yes                    |              60 |           20 |
| No           | Yes                   | No                     |             613 |          285 |
| Yes          | No                    | No                     |            1834 |          451 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6376 |         2277 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                               Enable Signal                                                                                               |                                                                                     Set/Reset Signal                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[3]_i_1_n_0                                                                                       | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[3]_i_1_n_0                                                                                         | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                  | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                              |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                3 |              4 |         1.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                          | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |         1.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                  | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                |                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                              | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                  | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                              |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]_0                                              | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                              |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |         1.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                       | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                    | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0        | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/enb                                                                                                                                                           |                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                        | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                   | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                             | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                               | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                              | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]_0                                              | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                |                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                |                1 |              4 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push134_out                                                                                 |                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | simplex_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | simplex_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |         6.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              6 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |         2.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                             | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                    | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                             |                2 |              8 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                             |                2 |              8 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                   | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                   | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                2 |              8 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                   | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                             | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                             | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              8 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                             | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              8 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              9 |         2.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |              9 |         1.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                |                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                            |                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              9 |         2.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                            |                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                   | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                2 |              9 |         4.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                      | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                2 |              9 |         4.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                            |                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0[0]                                                                                       | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_aresetn_0                                                                       |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                          | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                          | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |             10 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                          | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                               | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_next                                                                                                                                                        | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             10 |         2.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                3 |             10 |         3.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             11 |         2.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotCol_next                                                                                                                                                 | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                4 |             11 |         2.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                        | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             12 |         2.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                6 |             12 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                                   |                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   |                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                                   |                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                         |                3 |             13 |         4.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                    | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             14 |         3.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             20 |         3.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/j_next                                                                                                                                                        | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                6 |             21 |         3.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                          |                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             22 |         3.14 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                      |                                                                                                                                                                                         |                8 |             23 |         2.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |         3.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                     |                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                8 |             28 |         3.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             28 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               17 |             29 |         1.71 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[10]_268                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[14]_266                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[15]_196                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[12]_267                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[16]_265                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[18]_264                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[19]_167                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[20]_163                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[22]_172                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[0]_186                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                5 |             31 |         6.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[23]_197                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[24]_263                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[25]_198                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[67]_218                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[54]_174                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[76]_241                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[7]_192                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[80]_239                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[82]_238                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[86]_180                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[6]_270                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[90]_182                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[91]_227                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[70]_244                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[71]_220                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[40]_256                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[85]_152                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[53]_211                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[51]_210                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                5 |             31 |         6.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[69]_219                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[73]_221                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[43]_207                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[56]_249                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[34]_259                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             31 |         2.21 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[41]_206                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[49]_160                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[50]_251                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[37]_204                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                6 |             31 |         5.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[35]_203                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[48]_252                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[57]_213                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[66]_246                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                6 |             31 |         5.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[46]_253                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             31 |         1.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[52]_250                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                6 |             31 |         5.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[64]_247                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[74]_242                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[38]_257                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[39]_205                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[42]_255                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[68]_245                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[78]_240                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             31 |         2.07 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[79]_224                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               21 |             31 |         1.48 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[81]_166                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[75]_222                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[83]_184                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[84]_237                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[87]_225                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[88]_236                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[89]_226                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[60]_248                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[62]_179                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[77]_223                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[8]_269                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             31 |         2.21 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[72]_243                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[55]_212                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                6 |             31 |         5.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[5]_191                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[47]_209                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             31 |         1.94 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[4]_271                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[58]_176                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[36]_258                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[44]_254                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[3]_190                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[45]_208                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[59]_214                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[63]_216                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               21 |             31 |         1.48 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[61]_215                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[65]_217                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[92]_235                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[9]_193                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             31 |         2.21 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[96]_234                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[98]_233                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[99]_231                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[94]_178                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             31 |         2.21 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[95]_229                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               24 |             31 |         1.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[97]_230                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             31 |         3.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[93]_228                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             31 |         2.38 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[1]_189                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[100]_232                                                                                                                                          | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               22 |             31 |         1.41 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[13]_195                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[26]_169                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             31 |         2.07 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[27]_199                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[17]_154                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[11]_194                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             31 |         2.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[21]_157                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[28]_262                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             31 |         2.07 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[29]_200                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             31 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[2]_272                                                                                                                                            | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                8 |             31 |         3.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[30]_261                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             31 |         1.94 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[31]_201                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               19 |             31 |         1.63 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[32]_260                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             31 |         3.10 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_next[33]_202                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             31 |         4.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[36]_303                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             32 |         3.56 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/Q[0]                                                                                                                                                          | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[38]_297                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             32 |         3.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[8]_278                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             32 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[29]_344                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[37]_301                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               10 |             32 |         3.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[2]_307                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivot_next                                                                                                                                                    | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[48]_340                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             32 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[39]_354                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[4]_285                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[18]_319                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[12]_313                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                |                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[13]_321                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[49]_161                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[46]_351                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[22]_173                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[31]_355                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               18 |             32 |         1.78 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                5 |             32 |         6.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[9]_325                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[5]_289                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             32 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[19]_168                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[43]_353                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             32 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[16]_276                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             32 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[15]_358                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[14]_315                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[10]_317                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[41]_336                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             32 |         2.91 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                 | simplex_i/PIVOT_0/U0/PIVOT_v1_0_S00_AXI_inst/p_0_in                                                                                                                                     |                5 |             32 |         6.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[32]_281                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[6]_305                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               18 |             32 |         1.78 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[0]_187                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[50]_338                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               17 |             32 |         1.88 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[45]_342                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[42]_331                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             32 |         2.91 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[30]_350                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               18 |             32 |         1.78 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[40]_333                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             32 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[11]_323                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             32 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[44]_329                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[34]_293                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[28]_311                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[27]_356                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[33]_295                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                9 |             32 |         3.56 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[26]_170                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[25]_274                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               12 |             32 |         2.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[17]_155                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               13 |             32 |         2.46 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[24]_309                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               19 |             32 |         1.68 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[21]_158                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               16 |             32 |         2.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[7]_291                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               20 |             32 |         1.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[35]_299                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[23]_357                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[3]_287                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               15 |             32 |         2.13 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[20]_164                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               14 |             32 |         2.29 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[47]_352                                                                                                                                      | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               20 |             32 |         1.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_next[1]_283                                                                                                                                       | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               11 |             32 |         2.91 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                 |                5 |             34 |         6.80 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             35 |         5.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             35 |         5.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                             |                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                             |                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                             |                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                    |                                                                                                                                                                                         |               24 |             37 |         1.54 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                         |                6 |             37 |         6.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                         |                6 |             37 |         6.17 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                        |                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                         |                7 |             38 |         5.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                         |                7 |             38 |         5.43 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer[1144]_i_1_n_0                                                   |                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                         |               11 |             39 |         3.55 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             40 |         4.44 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             42 |         4.67 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             43 |         4.30 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               18 |             47 |         2.61 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |         5.22 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                         |               14 |             47 |         3.36 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |         4.70 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |         4.70 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                         |               10 |             48 |         4.80 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |               19 |             49 |         2.58 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                         |               10 |             52 |         5.20 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                         |                9 |             52 |         5.78 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 | simplex_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |               34 |             62 |         1.82 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/FSM_sequential_state_reg_reg[1]                                                                                                        |               12 |             64 |         5.33 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                       |               38 |             75 |         1.97 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | simplex_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               40 |             94 |         2.35 |
|  simplex_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                         |              927 |           4957 |         5.35 |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


