Timing Analyzer report for st_encoder
Tue Sep  6 06:41:42 2022
Quartus Prime Version 22.1.0 Build 174 03/30/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary 1 Slow vid1 100C Model
 15. Metastability Summary 1 Slow vid1 0C Model
 16. Metastability Summary Slow 900mV 100C Model
 17. Metastability Summary Slow 900mV 0C Model
 18. Metastability Summary Fast 900mV 100C Model
 19. Metastability Summary Fast 900mV 0C Model
 20. Board Trace Model Assignments
 21. Input Transition Times
 22. Signal Integrity Metrics (Slow 900mv 100c Model)
 23. Setup Transfers
 24. Hold Transfers
---- Setup Reports ----
     ---- clk Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 0.333 
           28. Path #2: Setup slack is 0.334 
           29. Path #3: Setup slack is 0.335 
           30. Path #4: Setup slack is 0.337 
           31. Path #5: Setup slack is 0.338 
           32. Path #6: Setup slack is 0.339 
           33. Path #7: Setup slack is 0.339 
           34. Path #8: Setup slack is 0.341 
           35. Path #9: Setup slack is 0.343 
           36. Path #10: Setup slack is 0.345 
---- Hold Reports ----
     ---- clk Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.134 
           40. Path #2: Hold slack is 0.140 
           41. Path #3: Hold slack is 0.142 
           42. Path #4: Hold slack is 0.143 
           43. Path #5: Hold slack is 0.143 
           44. Path #6: Hold slack is 0.143 
           45. Path #7: Hold slack is 0.143 
           46. Path #8: Hold slack is 0.144 
           47. Path #9: Hold slack is 0.145 
           48. Path #10: Hold slack is 0.145 
 49. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      50. Unconstrained Paths Summary
      51. Clock Status Summary
     ---- Setup Analysis Reports ----
           52. Unconstrained Input Ports
           53. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           54. Unconstrained Input Ports
           55. Unconstrained Output Ports
 56. Multicorner Timing Analysis Summary
 57. Design Assistant (Signoff) Results - 4 of 86 Rules Failed
 58. TMC-20011 - Missing Input Delay Constraint
 59. TMC-20012 - Missing Output Delay Constraint
 60. CLK-30026 - Missing Clock Assignment
 61. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 62. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 63. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 64. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 65. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 66. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 67. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 68. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 69. CDC-50011 - Combinational Logic Before Synchronizer Chain
 70. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 71. CLK-30027 - Multiple Clock Assignments Found
 72. CLK-30028 - Invalid Generated Clock
 73. CLK-30029 - Invalid Clock Assignments
 74. CLK-30030 - PLL Setting Violation
 75. CLK-30033 - Invalid Clock Group Assignment
 76. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 77. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 78. CLK-30042 - Incorrect Clock Group Type
 79. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 80. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 81. RES-50001 - Asynchronous Reset Is Not Synchronized
 82. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 83. RES-50003 - Asynchronous Reset with Insufficient Constraints
 84. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 85. TMC-20013 - Partial Input Delay
 86. TMC-20014 - Partial Output Delay
 87. TMC-20015 - Inconsistent Min-Max Delay
 88. TMC-20016 - Invalid Reference Pin
 89. TMC-20017 - Loops Detected
 90. TMC-20019 - Partial Multicycle Assignment
 91. TMC-20022 - Incomplete I/O Delay Assignment
 92. TMC-20023 - Invalid Set Net Delay Assignment
 93. TMC-20027 - Collection Filter Matching Multiple Types
 94. TMC-30041 - Constraint with Invalid Clock Reference
 95. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 96. CLK-30031 - Input Delay Assigned to Clock
 97. FLP-10000 - Physical RAM with Utilization Below Threshold
 98. LNT-30023 - Reset Nets with Polarity Conflict
 99. TMC-20018 - Unsupported Latches Detected
100. TMC-20021 - Partial Min-Max Delay Assignment
101. TMC-20024 - Synchronous Data Delay Assignment
102. TMC-20025 - Ignored or Overridden Constraints
103. TMC-20026 - Empty Collection Due To Unmatched Filter
104. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
105. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
106. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
107. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
108. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
109. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
110. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
111. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
112. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
113. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
114. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
115. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
116. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
117. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
118. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
119. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
120. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
121. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
122. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
123. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
124. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
125. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
126. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
127. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
128. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
129. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
130. CDC-50101 - Intra-Clock False Path Synchronizer
131. CDC-50102 - Synchronizer after CDC Topology with Control Signal
132. CLK-30032 - Improper Clock Targets
133. FLP-40006 - Pipelining Registers That Might Be Recoverable
134. RES-50010 - Reset Synchronizer Chains with Constant Output
135. RES-50101 - Intra-Clock False Path Reset Synchronizer
136. TMC-20020 - Invalid Multicycle Assignment
137. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
138. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
139. TMC-20552 - User Selected Duplication Candidate was Rejected
140. TMC-20601 - Registers with High Immediate Fan-Out Tension
141. TMC-20602 - Registers with High Timing Path Endpoint Tension
142. TMC-20603 - Registers with High Immediate Fan-Out Span
143. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 22.1.0 Build 174 03/30/2022 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; st_encoder                                         ;
; Device Family         ; Stratix 10                                         ;
; Device                ; 1SG280LN2F43E1VG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 32     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+----------------+----------+----------+--------+--------------------------+-----------------+
; SDC File Path  ; Instance ; Promoted ; Status ; Read at                  ; Processing Time ;
+----------------+----------+----------+--------+--------------------------+-----------------+
; st_encoder.sdc ;          ; No       ; OK     ; Tue Sep  6 06:41:34 2022 ; 00:00:00        ;
+----------------+----------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/bata/ksallemi/WORK/Interv/FT/exercise/quartus/).


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Pass           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Not Found      ;
;   Removal Summary                                    ; Not Found      ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Pass           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
;   Design Assistant Summary                           ; High           ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 599.88 MHz ; 599.88 MHz      ; clk        ;      ; 1 Slow vid1 0C Model            ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------+
; Setup Summary                                                                        ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clk   ; 0.333 ; 0.000         ; 0                  ; 1 Slow vid1 0C Model            ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clk   ; 0.134 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                      ;
+-------+-------+---------------+--------------------+-----------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Type      ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+-----------+---------------------------------+
; clk   ; 0.601 ; 0.000         ; 0                  ; Low Pulse ; 1 Slow vid1 0C Model            ;
+-------+-------+---------------+--------------------+-----------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



----------------------------------------------
; Metastability Summary 1 Slow vid1 0C Model ;
----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 15
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 15, or 100.0%



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; i_msg_type.ready    ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.valid    ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.sop      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.eop      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(0)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(1)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(2)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(3)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(4)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(5)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(6)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(7)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(8)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(9)  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(10) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(11) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(12) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(13) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(14) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(15) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(16) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(17) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(18) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(19) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(20) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(21) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(22) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(23) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(24) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(25) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(26) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(27) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(28) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(29) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(30) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.data(31) ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.len(0)   ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_pkt_intf.len(1)   ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; MSG3_i_fields.field1_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.valid               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; rst_n                          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(1)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(7)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(0)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(2)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(3)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(4)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(5)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_msg_type.data(6)             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk                            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z_avail          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z_avail          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(0)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(0)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(1)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(1)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(2)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(2)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(3)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(3)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(3)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(3)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(3)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(3)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(4)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(4)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(4)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(4)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(3)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field2(4)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field2(4)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(3)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(4)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(5)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(6)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(5)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.Z(5)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.Z(5)(7)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(5)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(6)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(6)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(7)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(7)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field3(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field0(8)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field0(8)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(0)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(1)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(0)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(1)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(2)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(3)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(4)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(5)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(6)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG4_i_fields.field1(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field1(2)(7)     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; o_pkt_intf.ready               ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; MSG3_i_fields.field3_avail     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; i_msg_type.ready    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.valid    ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.sop      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.eop      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(0)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(1)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(2)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(3)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(4)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(5)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(6)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(7)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(8)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(9)  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(10) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(11) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(12) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(13) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(14) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(15) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(16) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0285 V           ; 0.122 V                              ; 0.121 V                              ; 6.45e-10 s                  ; 6.32e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0285 V          ; 0.122 V                             ; 0.121 V                             ; 6.45e-10 s                 ; 6.32e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(17) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0285 V           ; 0.122 V                              ; 0.121 V                              ; 6.45e-10 s                  ; 6.32e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0285 V          ; 0.122 V                             ; 0.121 V                             ; 6.45e-10 s                 ; 6.32e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(18) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(19) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(20) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(21) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(22) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(23) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(24) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(25) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(26) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(27) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(28) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(29) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(30) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0275 V           ; 0.119 V                              ; 0.119 V                              ; 6.43e-10 s                  ; 6.29e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0275 V          ; 0.119 V                             ; 0.119 V                             ; 6.43e-10 s                 ; 6.29e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.data(31) ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.len(0)   ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0267 V           ; 0.118 V                              ; 0.117 V                              ; 6.41e-10 s                  ; 6.28e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0267 V          ; 0.118 V                             ; 0.117 V                             ; 6.41e-10 s                 ; 6.28e-10 s                 ; No                        ; No                        ;
; o_pkt_intf.len(1)   ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.86e-05 V                   ; 1.73 V              ; -0.0269 V           ; 0.123 V                              ; 0.123 V                              ; 6.47e-10 s                  ; 6.33e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.86e-05 V                  ; 1.73 V             ; -0.0269 V          ; 0.123 V                             ; 0.123 V                             ; 6.47e-10 s                 ; 6.33e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clk        ; clk      ; 584      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.333            ; Slow vid1 0C Model              ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clk        ; clk      ; 611      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.134            ; Fast 900mV 0C Model             ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.333 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clk} -to_clock [get_clocks {clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clk} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                        ;
+-------+---------------+-------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node     ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------+-------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.333 ; state.STATE_3 ; o_pkt_intf.data[3]~reg0 ; clk          ; clk         ; 2.000        ; -0.034     ; 1.416      ; 1 Slow vid1 0C Model            ;
; 0.334 ; state.STATE_3 ; o_pkt_intf.data[1]~reg0 ; clk          ; clk         ; 2.000        ; -0.034     ; 1.416      ; 1 Slow vid1 0C Model            ;
; 0.335 ; state.STATE_3 ; o_pkt_intf.data[6]~reg0 ; clk          ; clk         ; 2.000        ; -0.034     ; 1.416      ; 1 Slow vid1 0C Model            ;
; 0.337 ; state.STATE_0 ; o_pkt_intf.data[3]~reg0 ; clk          ; clk         ; 2.000        ; -0.035     ; 1.411      ; 1 Slow vid1 0C Model            ;
; 0.338 ; state.STATE_0 ; o_pkt_intf.data[1]~reg0 ; clk          ; clk         ; 2.000        ; -0.035     ; 1.411      ; 1 Slow vid1 0C Model            ;
; 0.339 ; state.STATE_3 ; o_pkt_intf.data[4]~reg0 ; clk          ; clk         ; 2.000        ; -0.034     ; 1.416      ; 1 Slow vid1 0C Model            ;
; 0.339 ; state.STATE_0 ; o_pkt_intf.data[6]~reg0 ; clk          ; clk         ; 2.000        ; -0.035     ; 1.411      ; 1 Slow vid1 0C Model            ;
; 0.341 ; state.STATE_3 ; o_pkt_intf.data[7]~reg0 ; clk          ; clk         ; 2.000        ; -0.039     ; 1.407      ; 1 Slow vid1 0C Model            ;
; 0.343 ; state.STATE_0 ; o_pkt_intf.data[4]~reg0 ; clk          ; clk         ; 2.000        ; -0.035     ; 1.411      ; 1 Slow vid1 0C Model            ;
; 0.345 ; state.STATE_0 ; o_pkt_intf.data[7]~reg0 ; clk          ; clk         ; 2.000        ; -0.040     ; 1.402      ; 1 Slow vid1 0C Model            ;
+-------+---------------+-------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.333 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_3            ;
; To Node                         ; o_pkt_intf.data[3]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.404                    ;
; Data Required Time              ; 3.737                    ;
; Slack                           ; 0.333                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.445       ; 73         ; 0.000 ; 1.445 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.676       ; 48         ; 0.204 ; 0.238 ;
;    Cell                ;        ; 4     ; 0.523       ; 37         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.217       ; 15         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.988   ; 1.988   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.988 ;   1.445 ; RR ; IC   ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|clk                                             ;
;   1.988 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3                                                 ;
; 3.404   ; 1.416   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.205 ;   0.217 ; RR ; uTco ; 2      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|q                                               ;
;   2.284 ;   0.079 ; RR ; CELL ; 15     ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3~la_lab/laboutb[15]                              ;
;   2.518 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|dataa                                                 ;
;   2.731 ;   0.213 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.935 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.166 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.404 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N4      ; ALM Register       ; o_pkt_intf.data[3]~reg0|sclr                                  ;
;   3.404 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N4      ; ALM Register       ; o_pkt_intf.data[3]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.737   ; -0.187  ;    ; uTsu ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #2: Setup slack is 0.334 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_3            ;
; To Node                         ; o_pkt_intf.data[1]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.404                    ;
; Data Required Time              ; 3.738                    ;
; Slack                           ; 0.334                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.445       ; 73         ; 0.000 ; 1.445 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.676       ; 48         ; 0.204 ; 0.238 ;
;    Cell                ;        ; 4     ; 0.523       ; 37         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.217       ; 15         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.988   ; 1.988   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.988 ;   1.445 ; RR ; IC   ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|clk                                             ;
;   1.988 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3                                                 ;
; 3.404   ; 1.416   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.205 ;   0.217 ; RR ; uTco ; 2      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|q                                               ;
;   2.284 ;   0.079 ; RR ; CELL ; 15     ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3~la_lab/laboutb[15]                              ;
;   2.518 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|dataa                                                 ;
;   2.731 ;   0.213 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.935 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.166 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.404 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N22     ; ALM Register       ; o_pkt_intf.data[1]~reg0|sclr                                  ;
;   3.404 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N22     ; ALM Register       ; o_pkt_intf.data[1]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.738   ; -0.186  ;    ; uTsu ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #3: Setup slack is 0.335 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_3            ;
; To Node                         ; o_pkt_intf.data[6]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.404                    ;
; Data Required Time              ; 3.739                    ;
; Slack                           ; 0.335                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.445       ; 73         ; 0.000 ; 1.445 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.676       ; 48         ; 0.204 ; 0.238 ;
;    Cell                ;        ; 4     ; 0.523       ; 37         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.217       ; 15         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.988   ; 1.988   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.988 ;   1.445 ; RR ; IC   ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|clk                                             ;
;   1.988 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3                                                 ;
; 3.404   ; 1.416   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.205 ;   0.217 ; RR ; uTco ; 2      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|q                                               ;
;   2.284 ;   0.079 ; RR ; CELL ; 15     ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3~la_lab/laboutb[15]                              ;
;   2.518 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|dataa                                                 ;
;   2.731 ;   0.213 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.935 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.166 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.404 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N28     ; ALM Register       ; o_pkt_intf.data[6]~reg0|sclr                                  ;
;   3.404 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N28     ; ALM Register       ; o_pkt_intf.data[6]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.739   ; -0.185  ;    ; uTsu ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #4: Setup slack is 0.337 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_0            ;
; To Node                         ; o_pkt_intf.data[3]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.400                    ;
; Data Required Time              ; 3.737                    ;
; Slack                           ; 0.337                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.411  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.446       ; 73         ; 0.000 ; 1.446 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.683       ; 48         ; 0.204 ; 0.241 ;
;    Cell                ;        ; 3     ; 0.441       ; 31         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.287       ; 20         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.989   ; 1.989   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.989 ;   1.446 ; RR ; IC   ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|clk                                             ;
;   1.989 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0                                                 ;
; 3.400   ; 1.411   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.276 ;   0.287 ; RR ; uTco ; 12     ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|q                                               ;
;   2.517 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|datab                                                 ;
;   2.727 ;   0.210 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.931 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.162 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.400 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N4      ; ALM Register       ; o_pkt_intf.data[3]~reg0|sclr                                  ;
;   3.400 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N4      ; ALM Register       ; o_pkt_intf.data[3]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.737   ; -0.187  ;    ; uTsu ; 1      ; FF_X227_Y101_N4     ; ALM Register     ; o_pkt_intf.data[3]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #5: Setup slack is 0.338 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_0            ;
; To Node                         ; o_pkt_intf.data[1]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.400                    ;
; Data Required Time              ; 3.738                    ;
; Slack                           ; 0.338                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.411  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.446       ; 73         ; 0.000 ; 1.446 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.683       ; 48         ; 0.204 ; 0.241 ;
;    Cell                ;        ; 3     ; 0.441       ; 31         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.287       ; 20         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.989   ; 1.989   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.989 ;   1.446 ; RR ; IC   ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|clk                                             ;
;   1.989 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0                                                 ;
; 3.400   ; 1.411   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.276 ;   0.287 ; RR ; uTco ; 12     ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|q                                               ;
;   2.517 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|datab                                                 ;
;   2.727 ;   0.210 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.931 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.162 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.400 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N22     ; ALM Register       ; o_pkt_intf.data[1]~reg0|sclr                                  ;
;   3.400 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N22     ; ALM Register       ; o_pkt_intf.data[1]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.738   ; -0.186  ;    ; uTsu ; 1      ; FF_X227_Y101_N22    ; ALM Register     ; o_pkt_intf.data[1]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #6: Setup slack is 0.339 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_3            ;
; To Node                         ; o_pkt_intf.data[4]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.404                    ;
; Data Required Time              ; 3.743                    ;
; Slack                           ; 0.339                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.416  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.445       ; 73         ; 0.000 ; 1.445 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.676       ; 48         ; 0.204 ; 0.238 ;
;    Cell                ;        ; 4     ; 0.523       ; 37         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.217       ; 15         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.988   ; 1.988   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.988 ;   1.445 ; RR ; IC   ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|clk                                             ;
;   1.988 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3                                                 ;
; 3.404   ; 1.416   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.205 ;   0.217 ; RR ; uTco ; 2      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|q                                               ;
;   2.284 ;   0.079 ; RR ; CELL ; 15     ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3~la_lab/laboutb[15]                              ;
;   2.518 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|dataa                                                 ;
;   2.731 ;   0.213 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.935 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.166 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.404 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N58     ; ALM Register       ; o_pkt_intf.data[4]~reg0|sclr                                  ;
;   3.404 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N58     ; ALM Register       ; o_pkt_intf.data[4]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.743   ; -0.181  ;    ; uTsu ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #7: Setup slack is 0.339 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_0            ;
; To Node                         ; o_pkt_intf.data[6]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.400                    ;
; Data Required Time              ; 3.739                    ;
; Slack                           ; 0.339                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.411  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.446       ; 73         ; 0.000 ; 1.446 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.683       ; 48         ; 0.204 ; 0.241 ;
;    Cell                ;        ; 3     ; 0.441       ; 31         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.287       ; 20         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.989   ; 1.989   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.989 ;   1.446 ; RR ; IC   ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|clk                                             ;
;   1.989 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0                                                 ;
; 3.400   ; 1.411   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.276 ;   0.287 ; RR ; uTco ; 12     ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|q                                               ;
;   2.517 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|datab                                                 ;
;   2.727 ;   0.210 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.931 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.162 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.400 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N28     ; ALM Register       ; o_pkt_intf.data[6]~reg0|sclr                                  ;
;   3.400 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N28     ; ALM Register       ; o_pkt_intf.data[6]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.739   ; -0.185  ;    ; uTsu ; 1      ; FF_X227_Y101_N28    ; ALM Register     ; o_pkt_intf.data[6]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #8: Setup slack is 0.341 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_3            ;
; To Node                         ; o_pkt_intf.data[7]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.395                    ;
; Data Required Time              ; 3.736                    ;
; Slack                           ; 0.341                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.039 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.407  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.445       ; 73         ; 0.000 ; 1.445 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.667       ; 47         ; 0.204 ; 0.234 ;
;    Cell                ;        ; 4     ; 0.523       ; 37         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.217       ; 15         ; 0.217 ; 0.217 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.264       ; 71         ; 0.000 ; 1.264 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.988   ; 1.988   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.988 ;   1.445 ; RR ; IC   ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|clk                                             ;
;   1.988 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3                                                 ;
; 3.395   ; 1.407   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.205 ;   0.217 ; RR ; uTco ; 2      ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3|q                                               ;
;   2.284 ;   0.079 ; RR ; CELL ; 15     ; FF_X227_Y99_N52      ; ALM Register       ; state.STATE_3~la_lab/laboutb[15]                              ;
;   2.518 ;   0.234 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|dataa                                                 ;
;   2.731 ;   0.213 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.935 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.166 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.395 ;   0.229 ; FF ; IC   ; 1      ; FF_X228_Y98_N40      ; ALM Register       ; o_pkt_intf.data[7]~reg0|sclr                                  ;
;   3.395 ;   0.000 ; FF ; CELL ; 1      ; FF_X228_Y98_N40      ; ALM Register       ; o_pkt_intf.data[7]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.949   ; 1.949   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.778 ;   1.264 ; RR ; IC   ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0|clk                                   ;
;   3.778 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0                                       ;
;   3.941 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.949 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.919   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.736   ; -0.183  ;    ; uTsu ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #9: Setup slack is 0.343 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_0            ;
; To Node                         ; o_pkt_intf.data[4]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.400                    ;
; Data Required Time              ; 3.743                    ;
; Slack                           ; 0.343                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.035 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.411  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.446       ; 73         ; 0.000 ; 1.446 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.683       ; 48         ; 0.204 ; 0.241 ;
;    Cell                ;        ; 3     ; 0.441       ; 31         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.287       ; 20         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.269       ; 71         ; 0.000 ; 1.269 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.989   ; 1.989   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.989 ;   1.446 ; RR ; IC   ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|clk                                             ;
;   1.989 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0                                                 ;
; 3.400   ; 1.411   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.276 ;   0.287 ; RR ; uTco ; 12     ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|q                                               ;
;   2.517 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|datab                                                 ;
;   2.727 ;   0.210 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.931 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.162 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.400 ;   0.238 ; FF ; IC   ; 1      ; FF_X227_Y101_N58     ; ALM Register       ; o_pkt_intf.data[4]~reg0|sclr                                  ;
;   3.400 ;   0.000 ; FF ; CELL ; 1      ; FF_X227_Y101_N58     ; ALM Register       ; o_pkt_intf.data[4]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.954   ; 1.954   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.783 ;   1.269 ; RR ; IC   ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0|clk                                   ;
;   3.783 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0                                       ;
;   3.946 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.954 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.924   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.743   ; -0.181  ;    ; uTsu ; 1      ; FF_X227_Y101_N58    ; ALM Register     ; o_pkt_intf.data[4]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #10: Setup slack is 0.345 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; state.STATE_0            ;
; To Node                         ; o_pkt_intf.data[7]~reg0  ;
; Launch Clock                    ; clk                      ;
; Latch Clock                     ; clk                      ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 3.391                    ;
; Data Required Time              ; 3.736                    ;
; Slack                           ; 0.345                    ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model     ;
+---------------------------------+--------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.040 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.402  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.446       ; 73         ; 0.000 ; 1.446 ;
;    Cell                ;        ; 3     ; 0.543       ; 27         ; 0.000 ; 0.359 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.674       ; 48         ; 0.204 ; 0.241 ;
;    Cell                ;        ; 3     ; 0.441       ; 31         ; 0.000 ; 0.231 ;
;    uTco                ;        ; 1     ; 0.287       ; 20         ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.264       ; 71         ; 0.000 ; 1.264 ;
;    Cell                ;        ; 3     ; 0.514       ; 29         ; 0.000 ; 0.359 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.989   ; 1.989   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.543 ;   0.184 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.989 ;   1.446 ; RR ; IC   ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|clk                                             ;
;   1.989 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0                                                 ;
; 3.391   ; 1.402   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   2.276 ;   0.287 ; RR ; uTco ; 12     ; FF_X228_Y99_N41      ; ALM Register       ; state.STATE_0|q                                               ;
;   2.517 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|datab                                                 ;
;   2.727 ;   0.210 ; RF ; CELL ; 2      ; LABCELL_X228_Y99_N6  ; Combinational cell ; i1757~6|combout                                               ;
;   2.931 ;   0.204 ; FF ; IC   ; 1      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|datab                                                 ;
;   3.162 ;   0.231 ; FF ; CELL ; 8      ; LABCELL_X228_Y99_N54 ; Combinational cell ; i1757~8|combout                                               ;
;   3.391 ;   0.229 ; FF ; IC   ; 1      ; FF_X228_Y98_N40      ; ALM Register       ; o_pkt_intf.data[7]~reg0|sclr                                  ;
;   3.391 ;   0.000 ; FF ; CELL ; 1      ; FF_X228_Y98_N40      ; ALM Register       ; o_pkt_intf.data[7]~reg0                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 2.000   ; 2.000   ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 3.949   ; 1.949   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   2.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   2.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   2.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   2.359 ;   0.359 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   2.514 ;   0.155 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   3.778 ;   1.264 ; RR ; IC   ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0|clk                                   ;
;   3.778 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0                                       ;
;   3.941 ;   0.163 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   3.949 ;   0.008 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 3.919   ; -0.030  ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 3.736   ; -0.183  ;    ; uTsu ; 1      ; FF_X228_Y98_N40     ; ALM Register     ; o_pkt_intf.data[7]~reg0                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.134 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clk} -to_clock [get_clocks {clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clk}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clk} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.134 ; MSG4_Z_piso_inst|tmp[27]               ; MSG4_Z_piso_inst|serial_out_r[27]      ; clk          ; clk         ; 0.000        ; 0.007      ; 0.238      ; Fast 900mV 0C Model             ;
; 0.140 ; MSG3_field2_pipeline_inst_3|counter[0] ; MSG3_field2_pipeline_inst_3|out_r1     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV 0C Model             ;
; 0.142 ; MSG3_field3_pipeline_inst_4|counter[0] ; MSG3_field3_pipeline_inst_4|out_r1     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV 0C Model             ;
; 0.143 ; MSG4_field0_pipeline_inst_0|counter[1] ; MSG4_field0_pipeline_inst_0|out_r1     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV 0C Model             ;
; 0.143 ; MSG3_field2_piso_inst|tmp[20]          ; MSG3_field2_piso_inst|serial_out_r[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.239      ; Fast 900mV 0C Model             ;
; 0.143 ; MSG3_field2_piso_inst|tmp[24]          ; MSG3_field2_piso_inst|serial_out_r[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 0.239      ; Fast 900mV 0C Model             ;
; 0.143 ; MSG3_Z_piso_inst|tmp[24]               ; MSG3_Z_piso_inst|serial_out_r[24]      ; clk          ; clk         ; 0.000        ; 0.009      ; 0.238      ; Fast 900mV 0C Model             ;
; 0.144 ; MSG4_Z_pipeline_inst_2|counter[0]      ; MSG4_Z_pipeline_inst_2|out_r1          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.145 ; MSG4_field0_piso_inst|tmp[77]          ; MSG4_field0_piso_inst|tmp[45]          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.262      ; Fast 900mV 0C Model             ;
; 0.145 ; MSG4_Z_piso_inst|tmp[10]               ; MSG4_Z_piso_inst|serial_out_r[10]      ; clk          ; clk         ; 0.000        ; -0.001     ; 0.240      ; Fast 900mV 0C Model             ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.134 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; MSG4_Z_piso_inst|tmp[27]          ;
; To Node                         ; MSG4_Z_piso_inst|serial_out_r[27] ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; SDC Exception                   ; No SDC Exception on Path          ;
; Data Arrival Time               ; 1.497                             ;
; Data Required Time              ; 1.363                             ;
; Slack                           ; 0.134                             ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model               ;
+---------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.007 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.238 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.898       ; 71         ; 0.000 ; 0.898 ;
;    Cell                ;       ; 3     ; 0.361       ; 29         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 41         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.140       ; 59         ; 0.140 ; 0.140 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.022       ; 73         ; 0.000 ; 1.022 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                              ;
; 1.259   ; 1.259   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.259 ;   0.898 ; RR ; IC   ; 1      ; FF_X226_Y95_N32     ; ALM Register     ; MSG4_Z_piso_inst|tmp[27]|clk                                  ;
;   1.259 ;   0.000 ; RR ; CELL ; 1      ; FF_X226_Y95_N32     ; ALM Register     ; MSG4_Z_piso_inst|tmp[27]                                      ;
; 1.497   ; 0.238   ;    ;      ;        ;                     ;                  ; data path                                                     ;
;   1.399 ;   0.140 ; RR ; uTco ; 1      ; FF_X226_Y95_N32     ; ALM Register     ; MSG4_Z_piso_inst|tmp[27]|q                                    ;
;   1.497 ;   0.098 ; RR ; IC   ; 1      ; FF_X227_Y95_N38     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[27]|d                           ;
;   1.497 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y95_N38     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[27]                             ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.266   ; 1.266    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.407 ;   1.022  ; RR ; IC   ; 1      ; FF_X227_Y95_N38     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[27]|clk                         ;
;   1.407 ;   0.000  ; RR ; CELL ; 1      ; FF_X227_Y95_N38     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[27]                             ;
;   1.272 ;   -0.135 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   1.266 ;   -0.006 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 1.266   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.363   ; 0.097    ;    ; uTh  ; 1      ; FF_X227_Y95_N38     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[27]                             ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #2: Hold slack is 0.140 
===============================================================================
+--------------------------------------------------------------------------+
; Path Summary                                                             ;
+---------------------------------+----------------------------------------+
; Property                        ; Value                                  ;
+---------------------------------+----------------------------------------+
; From Node                       ; MSG3_field2_pipeline_inst_3|counter[0] ;
; To Node                         ; MSG3_field2_pipeline_inst_3|out_r1     ;
; Launch Clock                    ; clk                                    ;
; Latch Clock                     ; clk                                    ;
; SDC Exception                   ; No SDC Exception on Path               ;
; Data Arrival Time               ; 1.524                                  ;
; Data Required Time              ; 1.384                                  ;
; Slack                           ; 0.140                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                    ;
+---------------------------------+----------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.907       ; 72         ; 0.000 ; 0.907 ;
;    Cell                ;       ; 3     ; 0.361       ; 28         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 3     ; 0.020       ; 8          ; 0.000 ; 0.020 ;
;    uTco                ;       ; 1     ; 0.138       ; 54         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.031       ; 73         ; 0.000 ; 1.031 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                              ;
; 1.268   ; 1.268   ;    ;      ;        ;                       ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4               ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.268 ;   0.907 ; RR ; IC   ; 1      ; FF_X227_Y102_N20      ; ALM Register       ; MSG3_field2_pipeline_inst_3|counter[0]|clk                    ;
;   1.268 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y102_N20      ; ALM Register       ; MSG3_field2_pipeline_inst_3|counter[0]                        ;
; 1.524   ; 0.256   ;    ;      ;        ;                       ;                    ; data path                                                     ;
;   1.406 ;   0.138 ; RR ; uTco ; 1      ; FF_X227_Y102_N20      ; ALM Register       ; MSG3_field2_pipeline_inst_3|counter[0]|q                      ;
;   1.504 ;   0.098 ; RR ; IC   ; 1      ; LABCELL_X227_Y102_N21 ; Combinational cell ; MSG3_field2_pipeline_inst_3|i8|datae                          ;
;   1.524 ;   0.020 ; RR ; CELL ; 1      ; LABCELL_X227_Y102_N21 ; Combinational cell ; MSG3_field2_pipeline_inst_3|i8|combout                        ;
;   1.524 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y102_N23      ; ALM Register       ; MSG3_field2_pipeline_inst_3|out_r1|d                          ;
;   1.524 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y102_N23      ; ALM Register       ; MSG3_field2_pipeline_inst_3|out_r1                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.268   ; 1.268    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.416 ;   1.031  ; RR ; IC   ; 1      ; FF_X227_Y102_N23    ; ALM Register     ; MSG3_field2_pipeline_inst_3|out_r1|clk                        ;
;   1.416 ;   0.000  ; RR ; CELL ; 1      ; FF_X227_Y102_N23    ; ALM Register     ; MSG3_field2_pipeline_inst_3|out_r1                            ;
;   1.268 ;   -0.148 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.268   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.384   ; 0.116    ;    ; uTh  ; 1      ; FF_X227_Y102_N23    ; ALM Register     ; MSG3_field2_pipeline_inst_3|out_r1                            ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #3: Hold slack is 0.142 
===============================================================================
+--------------------------------------------------------------------------+
; Path Summary                                                             ;
+---------------------------------+----------------------------------------+
; Property                        ; Value                                  ;
+---------------------------------+----------------------------------------+
; From Node                       ; MSG3_field3_pipeline_inst_4|counter[0] ;
; To Node                         ; MSG3_field3_pipeline_inst_4|out_r1     ;
; Launch Clock                    ; clk                                    ;
; Latch Clock                     ; clk                                    ;
; SDC Exception                   ; No SDC Exception on Path               ;
; Data Arrival Time               ; 1.528                                  ;
; Data Required Time              ; 1.386                                  ;
; Slack                           ; 0.142                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                    ;
+---------------------------------+----------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.909       ; 72         ; 0.000 ; 0.909 ;
;    Cell                ;       ; 3     ; 0.361       ; 28         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;    Cell                ;       ; 3     ; 0.023       ; 9          ; 0.000 ; 0.023 ;
;    uTco                ;       ; 1     ; 0.138       ; 53         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.033       ; 73         ; 0.000 ; 1.033 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                              ;
; 1.270   ; 1.270   ;    ;      ;        ;                       ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4               ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.270 ;   0.909 ; RR ; IC   ; 1      ; FF_X228_Y103_N23      ; ALM Register       ; MSG3_field3_pipeline_inst_4|counter[0]|clk                    ;
;   1.270 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y103_N23      ; ALM Register       ; MSG3_field3_pipeline_inst_4|counter[0]                        ;
; 1.528   ; 0.258   ;    ;      ;        ;                       ;                    ; data path                                                     ;
;   1.408 ;   0.138 ; RR ; uTco ; 1      ; FF_X228_Y103_N23      ; ALM Register       ; MSG3_field3_pipeline_inst_4|counter[0]|q                      ;
;   1.505 ;   0.097 ; RR ; IC   ; 1      ; LABCELL_X228_Y103_N18 ; Combinational cell ; MSG3_field3_pipeline_inst_4|i44|datae                         ;
;   1.528 ;   0.023 ; RR ; CELL ; 1      ; LABCELL_X228_Y103_N18 ; Combinational cell ; MSG3_field3_pipeline_inst_4|i44|combout                       ;
;   1.528 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y103_N20      ; ALM Register       ; MSG3_field3_pipeline_inst_4|out_r1|d                          ;
;   1.528 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y103_N20      ; ALM Register       ; MSG3_field3_pipeline_inst_4|out_r1                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.270   ; 1.270    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.418 ;   1.033  ; RR ; IC   ; 1      ; FF_X228_Y103_N20    ; ALM Register     ; MSG3_field3_pipeline_inst_4|out_r1|clk                        ;
;   1.418 ;   0.000  ; RR ; CELL ; 1      ; FF_X228_Y103_N20    ; ALM Register     ; MSG3_field3_pipeline_inst_4|out_r1                            ;
;   1.270 ;   -0.148 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.270   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.386   ; 0.116    ;    ; uTh  ; 1      ; FF_X228_Y103_N20    ; ALM Register     ; MSG3_field3_pipeline_inst_4|out_r1                            ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #4: Hold slack is 0.143 
===============================================================================
+--------------------------------------------------------------------------+
; Path Summary                                                             ;
+---------------------------------+----------------------------------------+
; Property                        ; Value                                  ;
+---------------------------------+----------------------------------------+
; From Node                       ; MSG4_field0_pipeline_inst_0|counter[1] ;
; To Node                         ; MSG4_field0_pipeline_inst_0|out_r1     ;
; Launch Clock                    ; clk                                    ;
; Latch Clock                     ; clk                                    ;
; SDC Exception                   ; No SDC Exception on Path               ;
; Data Arrival Time               ; 1.528                                  ;
; Data Required Time              ; 1.385                                  ;
; Slack                           ; 0.143                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                    ;
+---------------------------------+----------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.907       ; 72         ; 0.000 ; 0.907 ;
;    Cell                ;       ; 3     ; 0.361       ; 28         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.098       ; 38         ; 0.098 ; 0.098 ;
;    Cell                ;       ; 3     ; 0.023       ; 9          ; 0.000 ; 0.023 ;
;    uTco                ;       ; 1     ; 0.139       ; 53         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.031       ; 73         ; 0.000 ; 1.031 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                              ;
; 1.268   ; 1.268   ;    ;      ;        ;                      ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4              ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32  ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.268 ;   0.907 ; RR ; IC   ; 1      ; FF_X228_Y100_N5      ; ALM Register       ; MSG4_field0_pipeline_inst_0|counter[1]|clk                    ;
;   1.268 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y100_N5      ; ALM Register       ; MSG4_field0_pipeline_inst_0|counter[1]                        ;
; 1.528   ; 0.260   ;    ;      ;        ;                      ;                    ; data path                                                     ;
;   1.407 ;   0.139 ; RR ; uTco ; 1      ; FF_X228_Y100_N5      ; ALM Register       ; MSG4_field0_pipeline_inst_0|counter[1]|q                      ;
;   1.505 ;   0.098 ; RR ; IC   ; 1      ; LABCELL_X228_Y100_N0 ; Combinational cell ; MSG4_field0_pipeline_inst_0|i10~0|datae                       ;
;   1.528 ;   0.023 ; RR ; CELL ; 1      ; LABCELL_X228_Y100_N0 ; Combinational cell ; MSG4_field0_pipeline_inst_0|i10~0|combout                     ;
;   1.528 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y100_N2      ; ALM Register       ; MSG4_field0_pipeline_inst_0|out_r1|d                          ;
;   1.528 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y100_N2      ; ALM Register       ; MSG4_field0_pipeline_inst_0|out_r1                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.268   ; 1.268    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.416 ;   1.031  ; RR ; IC   ; 1      ; FF_X228_Y100_N2     ; ALM Register     ; MSG4_field0_pipeline_inst_0|out_r1|clk                        ;
;   1.416 ;   0.000  ; RR ; CELL ; 1      ; FF_X228_Y100_N2     ; ALM Register     ; MSG4_field0_pipeline_inst_0|out_r1                            ;
;   1.268 ;   -0.148 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.268   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.385   ; 0.117    ;    ; uTh  ; 1      ; FF_X228_Y100_N2     ; ALM Register     ; MSG4_field0_pipeline_inst_0|out_r1                            ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #5: Hold slack is 0.143 
===============================================================================
+--------------------------------------------------------------------------+
; Path Summary                                                             ;
+---------------------------------+----------------------------------------+
; Property                        ; Value                                  ;
+---------------------------------+----------------------------------------+
; From Node                       ; MSG3_field2_piso_inst|tmp[20]          ;
; To Node                         ; MSG3_field2_piso_inst|serial_out_r[20] ;
; Launch Clock                    ; clk                                    ;
; Latch Clock                     ; clk                                    ;
; SDC Exception                   ; No SDC Exception on Path               ;
; Data Arrival Time               ; 1.500                                  ;
; Data Required Time              ; 1.357                                  ;
; Slack                           ; 0.143                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                    ;
+---------------------------------+----------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.239 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.900       ; 71         ; 0.000 ; 0.900 ;
;    Cell                ;       ; 3     ; 0.361       ; 29         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.100       ; 42         ; 0.100 ; 0.100 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 58         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.025       ; 73         ; 0.000 ; 1.025 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                              ;
; 1.261   ; 1.261   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.261 ;   0.900 ; RR ; IC   ; 1      ; FF_X228_Y96_N32     ; ALM Register     ; MSG3_field2_piso_inst|tmp[20]|clk                             ;
;   1.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y96_N32     ; ALM Register     ; MSG3_field2_piso_inst|tmp[20]                                 ;
; 1.500   ; 0.239   ;    ;      ;        ;                     ;                  ; data path                                                     ;
;   1.400 ;   0.139 ; RR ; uTco ; 1      ; FF_X228_Y96_N32     ; ALM Register     ; MSG3_field2_piso_inst|tmp[20]|q                               ;
;   1.500 ;   0.100 ; RR ; IC   ; 1      ; FF_X228_Y96_N38     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[20]|d                      ;
;   1.500 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y96_N38     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[20]                        ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.261   ; 1.261    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.410 ;   1.025  ; RR ; IC   ; 1      ; FF_X228_Y96_N38     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[20]|clk                    ;
;   1.410 ;   0.000  ; RR ; CELL ; 1      ; FF_X228_Y96_N38     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[20]                        ;
;   1.261 ;   -0.149 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.261   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.357   ; 0.096    ;    ; uTh  ; 1      ; FF_X228_Y96_N38     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[20]                        ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #6: Hold slack is 0.143 
===============================================================================
+--------------------------------------------------------------------------+
; Path Summary                                                             ;
+---------------------------------+----------------------------------------+
; Property                        ; Value                                  ;
+---------------------------------+----------------------------------------+
; From Node                       ; MSG3_field2_piso_inst|tmp[24]          ;
; To Node                         ; MSG3_field2_piso_inst|serial_out_r[24] ;
; Launch Clock                    ; clk                                    ;
; Latch Clock                     ; clk                                    ;
; SDC Exception                   ; No SDC Exception on Path               ;
; Data Arrival Time               ; 1.500                                  ;
; Data Required Time              ; 1.357                                  ;
; Slack                           ; 0.143                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                    ;
+---------------------------------+----------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.239 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.900       ; 71         ; 0.000 ; 0.900 ;
;    Cell                ;       ; 3     ; 0.361       ; 29         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.101       ; 42         ; 0.101 ; 0.101 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 58         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.025       ; 73         ; 0.000 ; 1.025 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                              ;
; 1.261   ; 1.261   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.261 ;   0.900 ; RR ; IC   ; 1      ; FF_X228_Y96_N56     ; ALM Register     ; MSG3_field2_piso_inst|tmp[24]|clk                             ;
;   1.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y96_N56     ; ALM Register     ; MSG3_field2_piso_inst|tmp[24]                                 ;
; 1.500   ; 0.239   ;    ;      ;        ;                     ;                  ; data path                                                     ;
;   1.399 ;   0.138 ; RR ; uTco ; 1      ; FF_X228_Y96_N56     ; ALM Register     ; MSG3_field2_piso_inst|tmp[24]|q                               ;
;   1.500 ;   0.101 ; RR ; IC   ; 1      ; FF_X228_Y96_N47     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[24]|d                      ;
;   1.500 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y96_N47     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[24]                        ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.261   ; 1.261    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.410 ;   1.025  ; RR ; IC   ; 1      ; FF_X228_Y96_N47     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[24]|clk                    ;
;   1.410 ;   0.000  ; RR ; CELL ; 1      ; FF_X228_Y96_N47     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[24]                        ;
;   1.261 ;   -0.149 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.261   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.357   ; 0.096    ;    ; uTh  ; 1      ; FF_X228_Y96_N47     ; ALM Register     ; MSG3_field2_piso_inst|serial_out_r[24]                        ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #7: Hold slack is 0.143 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; MSG3_Z_piso_inst|tmp[24]          ;
; To Node                         ; MSG3_Z_piso_inst|serial_out_r[24] ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; SDC Exception                   ; No SDC Exception on Path          ;
; Data Arrival Time               ; 1.498                             ;
; Data Required Time              ; 1.355                             ;
; Slack                           ; 0.143                             ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model               ;
+---------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.009 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.238 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.899       ; 71         ; 0.000 ; 0.899 ;
;    Cell                ;       ; 3     ; 0.361       ; 29         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.100       ; 42         ; 0.100 ; 0.100 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 58         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.025       ; 73         ; 0.000 ; 1.025 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                              ;
; 1.260   ; 1.260   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.260 ;   0.899 ; RR ; IC   ; 1      ; FF_X227_Y96_N29     ; ALM Register     ; MSG3_Z_piso_inst|tmp[24]|clk                                  ;
;   1.260 ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y96_N29     ; ALM Register     ; MSG3_Z_piso_inst|tmp[24]                                      ;
; 1.498   ; 0.238   ;    ;      ;        ;                     ;                  ; data path                                                     ;
;   1.398 ;   0.138 ; RR ; uTco ; 1      ; FF_X227_Y96_N29     ; ALM Register     ; MSG3_Z_piso_inst|tmp[24]|q                                    ;
;   1.498 ;   0.100 ; RR ; IC   ; 1      ; FF_X228_Y96_N26     ; ALM Register     ; MSG3_Z_piso_inst|serial_out_r[24]|d                           ;
;   1.498 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y96_N26     ; ALM Register     ; MSG3_Z_piso_inst|serial_out_r[24]                             ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.269   ; 1.269    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.410 ;   1.025  ; RR ; IC   ; 1      ; FF_X228_Y96_N26     ; ALM Register     ; MSG3_Z_piso_inst|serial_out_r[24]|clk                         ;
;   1.410 ;   0.000  ; RR ; CELL ; 1      ; FF_X228_Y96_N26     ; ALM Register     ; MSG3_Z_piso_inst|serial_out_r[24]                             ;
;   1.275 ;   -0.135 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
;   1.269 ;   -0.006 ;    ;      ;        ;                     ;                  ; advanced clock effects                                        ;
; 1.269   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.355   ; 0.086    ;    ; uTh  ; 1      ; FF_X228_Y96_N26     ; ALM Register     ; MSG3_Z_piso_inst|serial_out_r[24]                             ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #8: Hold slack is 0.144 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; MSG4_Z_pipeline_inst_2|counter[0] ;
; To Node                         ; MSG4_Z_pipeline_inst_2|out_r1     ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; SDC Exception                   ; No SDC Exception on Path          ;
; Data Arrival Time               ; 1.530                             ;
; Data Required Time              ; 1.386                             ;
; Slack                           ; 0.144                             ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model               ;
+---------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.908       ; 72         ; 0.000 ; 0.908 ;
;    Cell                ;       ; 3     ; 0.361       ; 28         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 38         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 3     ; 0.023       ; 9          ; 0.000 ; 0.023 ;
;    uTco                ;       ; 1     ; 0.139       ; 53         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.032       ; 73         ; 0.000 ; 1.032 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                              ;
; 1.269   ; 1.269   ;    ;      ;        ;                       ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4               ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.269 ;   0.908 ; RR ; IC   ; 1      ; FF_X229_Y100_N35      ; ALM Register       ; MSG4_Z_pipeline_inst_2|counter[0]|clk                         ;
;   1.269 ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y100_N35      ; ALM Register       ; MSG4_Z_pipeline_inst_2|counter[0]                             ;
; 1.530   ; 0.261   ;    ;      ;        ;                       ;                    ; data path                                                     ;
;   1.408 ;   0.139 ; RR ; uTco ; 1      ; FF_X229_Y100_N35      ; ALM Register       ; MSG4_Z_pipeline_inst_2|counter[0]|q                           ;
;   1.507 ;   0.099 ; RR ; IC   ; 1      ; LABCELL_X229_Y100_N30 ; Combinational cell ; MSG4_Z_pipeline_inst_2|i8|datae                               ;
;   1.530 ;   0.023 ; RR ; CELL ; 1      ; LABCELL_X229_Y100_N30 ; Combinational cell ; MSG4_Z_pipeline_inst_2|i8|combout                             ;
;   1.530 ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y100_N32      ; ALM Register       ; MSG4_Z_pipeline_inst_2|out_r1|d                               ;
;   1.530 ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y100_N32      ; ALM Register       ; MSG4_Z_pipeline_inst_2|out_r1                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.269   ; 1.269    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.417 ;   1.032  ; RR ; IC   ; 1      ; FF_X229_Y100_N32    ; ALM Register     ; MSG4_Z_pipeline_inst_2|out_r1|clk                             ;
;   1.417 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y100_N32    ; ALM Register     ; MSG4_Z_pipeline_inst_2|out_r1                                 ;
;   1.269 ;   -0.148 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.269   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.386   ; 0.117    ;    ; uTh  ; 1      ; FF_X229_Y100_N32    ; ALM Register     ; MSG4_Z_pipeline_inst_2|out_r1                                 ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #9: Hold slack is 0.145 
===============================================================================
+-----------------------------------------------------------------+
; Path Summary                                                    ;
+---------------------------------+-------------------------------+
; Property                        ; Value                         ;
+---------------------------------+-------------------------------+
; From Node                       ; MSG4_field0_piso_inst|tmp[77] ;
; To Node                         ; MSG4_field0_piso_inst|tmp[45] ;
; Launch Clock                    ; clk                           ;
; Latch Clock                     ; clk                           ;
; SDC Exception                   ; No SDC Exception on Path      ;
; Data Arrival Time               ; 1.533                         ;
; Data Required Time              ; 1.388                         ;
; Slack                           ; 0.145                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model           ;
+---------------------------------+-------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.262 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.910       ; 72         ; 0.000 ; 0.910 ;
;    Cell                ;       ; 3     ; 0.361       ; 28         ; 0.000 ; 0.240 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.099       ; 38         ; 0.099 ; 0.099 ;
;    Cell                ;       ; 3     ; 0.024       ; 9          ; 0.000 ; 0.024 ;
;    uTco                ;       ; 1     ; 0.139       ; 53         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.035       ; 73         ; 0.000 ; 1.035 ;
;    Cell                ;       ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                              ;
; 1.271   ; 1.271   ;    ;      ;        ;                       ;                    ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4               ; I/O pad            ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32   ; I/O input buffer   ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.271 ;   0.910 ; RR ; IC   ; 1      ; FF_X226_Y81_N29       ; ALM Register       ; MSG4_field0_piso_inst|tmp[77]|clk                             ;
;   1.271 ;   0.000 ; RR ; CELL ; 1      ; FF_X226_Y81_N29       ; ALM Register       ; MSG4_field0_piso_inst|tmp[77]                                 ;
; 1.533   ; 0.262   ;    ;      ;        ;                       ;                    ; data path                                                     ;
;   1.410 ;   0.139 ; RR ; uTco ; 1      ; FF_X226_Y81_N29       ; ALM Register       ; MSG4_field0_piso_inst|tmp[77]|q                               ;
;   1.509 ;   0.099 ; RR ; IC   ; 1      ; MLABCELL_X226_Y81_N24 ; Combinational cell ; MSG4_field0_piso_inst|i100~45|datae                           ;
;   1.533 ;   0.024 ; RR ; CELL ; 1      ; MLABCELL_X226_Y81_N24 ; Combinational cell ; MSG4_field0_piso_inst|i100~45|combout                         ;
;   1.533 ;   0.000 ; RR ; CELL ; 1      ; FF_X226_Y81_N26       ; ALM Register       ; MSG4_field0_piso_inst|tmp[45]|d                               ;
;   1.533 ;   0.000 ; RR ; CELL ; 1      ; FF_X226_Y81_N26       ; ALM Register       ; MSG4_field0_piso_inst|tmp[45]                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.271   ; 1.271    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.420 ;   1.035  ; RR ; IC   ; 1      ; FF_X226_Y81_N26     ; ALM Register     ; MSG4_field0_piso_inst|tmp[45]|clk                             ;
;   1.420 ;   0.000  ; RR ; CELL ; 1      ; FF_X226_Y81_N26     ; ALM Register     ; MSG4_field0_piso_inst|tmp[45]                                 ;
;   1.271 ;   -0.149 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.271   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.388   ; 0.117    ;    ; uTh  ; 1      ; FF_X226_Y81_N26     ; ALM Register     ; MSG4_field0_piso_inst|tmp[45]                                 ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



Path #10: Hold slack is 0.145 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; MSG4_Z_piso_inst|tmp[10]          ;
; To Node                         ; MSG4_Z_piso_inst|serial_out_r[10] ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; SDC Exception                   ; No SDC Exception on Path          ;
; Data Arrival Time               ; 1.504                             ;
; Data Required Time              ; 1.359                             ;
; Slack                           ; 0.145                             ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model               ;
+---------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.240  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.903       ; 71         ; 0.000 ; 0.903 ;
;    Cell                ;        ; 3     ; 0.361       ; 29         ; 0.000 ; 0.240 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.102       ; 43         ; 0.102 ; 0.102 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.138       ; 58         ; 0.138 ; 0.138 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.027       ; 73         ; 0.000 ; 1.027 ;
;    Cell                ;        ; 3     ; 0.385       ; 27         ; 0.000 ; 0.240 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;                  ; launch edge time                                              ;
; 1.264   ; 1.264   ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240 ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.361 ;   0.121 ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.264 ;   0.903 ; RR ; IC   ; 1      ; FF_X229_Y97_N56     ; ALM Register     ; MSG4_Z_piso_inst|tmp[10]|clk                                  ;
;   1.264 ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y97_N56     ; ALM Register     ; MSG4_Z_piso_inst|tmp[10]                                      ;
; 1.504   ; 0.240   ;    ;      ;        ;                     ;                  ; data path                                                     ;
;   1.402 ;   0.138 ; RR ; uTco ; 1      ; FF_X229_Y97_N56     ; ALM Register     ; MSG4_Z_piso_inst|tmp[10]|q                                    ;
;   1.504 ;   0.102 ; RR ; IC   ; 1      ; FF_X229_Y97_N47     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[10]|d                           ;
;   1.504 ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y97_N47     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[10]                             ;
+---------+---------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; Element Type     ; Element                                                       ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;                  ; latch edge time                                               ;
; 1.263   ; 1.263    ;    ;      ;        ;                     ;                  ; clock path                                                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;                  ; source latency                                                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AJ4             ; I/O pad          ; clk                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|i                                                   ;
;   0.240 ;   0.240  ; RR ; CELL ; 1      ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input|o                                                   ;
;   0.385 ;   0.145  ; RR ; CELL ; 706    ; IOIBUF_X224_Y84_N32 ; I/O input buffer ; clk~input~io48tilelvds_0/m1_15_0__io12buf1_to_iopll__ioclkin1 ;
;   1.412 ;   1.027  ; RR ; IC   ; 1      ; FF_X229_Y97_N47     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[10]|clk                         ;
;   1.412 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y97_N47     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[10]                             ;
;   1.263 ;   -0.149 ;    ;      ;        ;                     ;                  ; clock pessimism removed                                       ;
; 1.263   ; 0.000    ;    ;      ;        ;                     ;                  ; clock uncertainty                                             ;
; 1.359   ; 0.096    ;    ; uTh  ; 1      ; FF_X229_Y97_N47     ; ALM Register     ; MSG4_Z_piso_inst|serial_out_r[10]                             ;
+---------+----------+----+------+--------+---------------------+------------------+---------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1.0 Build 174 03/30/2022 SC Pro Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Sep  6 06:41:16 2022
    Info: System process ID: 8655
Info: Command: quartus_sta st_encoder
Info: Using INI file /home/ksallemi/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:13.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'st_encoder.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Warning (332060): Node: rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ready[0] is being clocked by rst_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.333
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.333               0.000         0        clk  1 Slow vid1 0C Model 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.134               0.000         0        clk   Fast 900mV 0C Model 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.601
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.601               0.000         0        clk  1 Slow vid1 0C Model 
Info (332114): Report Metastability (1 Slow vid1 100C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332114): Report Metastability (1 Slow vid1 0C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 15 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 15
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 15, or 100.0%
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 82 of 86 rules passed in snapshot 'final'
Warning (21620): Design Assistant Results: 3 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/bata/ksallemi/WORK/Interv/FT/exercise/quartus/st_encoder.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 0 of 34 Medium severity rules issued violations in snapshot 'final'
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report '/bata/ksallemi/WORK/Interv/FT/exercise/quartus/st_encoder.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5881 megabytes
    Info: Processing ended: Tue Sep  6 06:41:43 2022
    Info: Elapsed time: 00:00:27
    Info: System process ID: 8655


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 442   ; 442  ;
; Unconstrained Input Port Paths  ; 1458  ; 1458 ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+---------------------------------------+
; Clock Status Summary                  ;
+--------+-------+------+---------------+
; Target ; Clock ; Type ; Status        ;
+--------+-------+------+---------------+
; rst_n  ;       ; Base ; Unconstrained ;
; clk    ; clk   ; Base ; Constrained   ;
+--------+-------+------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; i_msg_type.valid           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z_avail      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z_avail      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.ready           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; i_msg_type.ready    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.valid    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.sop      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.eop      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.len[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; i_msg_type.valid           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_msg_type.data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z_avail      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z_avail      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[0][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[0][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[1][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[1][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[2][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[2][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[3][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[3][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[4][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[4][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[3][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field2[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field2[4][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[5][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.Z[5][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.Z[5][7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[5][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[6][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[6][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[7][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[7][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field3[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field0[8][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field0[8][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[0][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[1][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG4_i_fields.field1[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field1[2][7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.ready           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSG3_i_fields.field3_avail ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; i_msg_type.ready    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.valid    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.sop      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.eop      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.data[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_pkt_intf.len[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.333 ; 0.134 ; N/A      ; N/A     ; 0.601               ;
;  clk             ; 0.333 ; 0.134 ; N/A      ; N/A     ; 0.601               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 4 of 86 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 440        ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 37         ; 0      ; sdc, system                                    ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 1          ; 0      ; sdc                                            ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 8          ; 0      ; reset-usage                                    ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	440
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                                      ;
+----------------------------+-------------------------------------------+--------+
; Port                       ; Reason                                    ; Waived ;
+----------------------------+-------------------------------------------+--------+
; i_msg_type.data[1]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z_avail      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0_avail ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z_avail      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2_avail ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2_avail ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[2][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[2][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[2][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[2][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[2][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[2][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][0]      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][6] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[7]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[3][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[3][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[3][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[3][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[3][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[3][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][1]      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[4][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[4][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[4][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[4][7]      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[3][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[4][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[4][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][2]      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][6] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[0]         ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][2]      ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[5][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[5][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[0][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[5][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[5][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[0][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[6][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[1][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[6][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[1][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[7][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3[2][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[7][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field3[2][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[8][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[8][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][4] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[2]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[0][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[0][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[1][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[1][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field1[2][7] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field1[2][7] ; No input delay was set on the input port. ;        ;
; o_pkt_intf.ready           ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][4] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field3_avail ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][5] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[3]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][6] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][6]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][6] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[0][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[0][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[0][7] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[4]         ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[0][7]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[0][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[0][7] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][0] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][0]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][0] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][1] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[5]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][1] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][1]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][1] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][2] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][2]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][2] ; No input delay was set on the input port. ;        ;
; i_msg_type.data[6]         ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][2] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][3] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][3]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][3] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0_avail ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][4]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][4] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.Z[1][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field2[1][5] ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.Z[1][5]      ; No input delay was set on the input port. ;        ;
; MSG3_i_fields.field0[1][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field2[1][5] ; No input delay was set on the input port. ;        ;
; MSG4_i_fields.field0[1][6] ; No input delay was set on the input port. ;        ;
+----------------------------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	37
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                                ;
+---------------------+---------------------------------------------+--------+
; Port                ; Reason                                      ; Waived ;
+---------------------+---------------------------------------------+--------+
; i_msg_type.ready    ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[5]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[6]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[7]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[8]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[9]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[10] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[11] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[12] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[13] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[14] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.valid    ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[15] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[16] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[17] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[18] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[19] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[20] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[21] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[22] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[23] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[24] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.sop      ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[25] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[26] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[27] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[28] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[29] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[30] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[31] ; No output delay was set on the output port. ;        ;
; o_pkt_intf.len[0]   ; No output delay was set on the output port. ;        ;
; o_pkt_intf.eop      ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[0]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[1]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[2]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[3]  ; No output delay was set on the output port. ;        ;
; o_pkt_intf.data[4]  ; No output delay was set on the output port. ;        ;
+---------------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------------------------------------------+
; CLK-30026 - Missing Clock Assignment                                                                            ;
+-------+------------------------------------------------------------------------------------------------+--------+
; Clock ; Reason                                                                                         ; Waived ;
+-------+------------------------------------------------------------------------------------------------+--------+
; rst_n ; Node was determined to feed a clock port but was found without an associated clock assignment. ;        ;
+-------+------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	8
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                    ;
+---------------------------------------------+---------------------------+------------------------------------+-------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                      ; Asynchronous Reset Signal ; Synchronous Reset Signal           ; Clock Enable Signal                       ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+---------------------------------------------+---------------------------+------------------------------------+-------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; rst_n~input                                 ; --                        ; o_pkt_intf.valid~reg0|SCLR         ; counter[0]|ENA                            ; 0                                    ; 4                                   ; 2                              ;        ;
; MSG4_i_fields.field0_avail~input            ; --                        ; MSG4_field0_piso_inst|tmp[64]|SCLR ; MSG4_field0_piso_inst|serial_out_r[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG4_i_fields.Z_avail~input                 ; --                        ; MSG4_Z_piso_inst|tmp[16]|SCLR      ; MSG4_Z_piso_inst|serial_out_r[0]|ENA      ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG3_i_fields.field0_avail~input            ; --                        ; MSG3_field0_piso_inst|tmp[64]|SCLR ; MSG3_field0_piso_inst|serial_out_r[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG3_i_fields.Z_avail~input                 ; --                        ; MSG3_Z_piso_inst|tmp[16]|SCLR      ; MSG3_Z_piso_inst|serial_out_r[0]|ENA      ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG3_i_fields.field2_avail~input            ; --                        ; MSG3_field2_piso_inst|tmp[32]|SCLR ; MSG3_field2_piso_inst|serial_out_r[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG4_i_fields.field2_avail~input            ; --                        ; MSG4_field2_piso_inst|tmp[32]|SCLR ; MSG4_field2_piso_inst|serial_out_r[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; MSG3_field3_pipeline_inst_4|synchronizer[2] ; --                        ; MSG3_field3_piso_inst|tmp[0]|SCLR  ; MSG3_field3_piso_inst|serial_out_r[0]|ENA ; 0                                    ; 8                                   ; 8                              ;        ;
+---------------------------------------------+---------------------------+------------------------------------+-------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


