<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p391" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_391{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_391{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_391{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_391{left:176px;bottom:1051px;letter-spacing:0.25px;word-spacing:0.59px;}
#t5_391{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_391{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t7_391{left:69px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_391{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_391{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_391{left:69px;bottom:902px;}
#tb_391{left:95px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tc_391{left:95px;bottom:889px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#td_391{left:69px;bottom:863px;}
#te_391{left:95px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tf_391{left:95px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_391{left:95px;bottom:833px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_391{left:95px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_391{left:69px;bottom:791px;letter-spacing:-0.12px;word-spacing:-1.07px;}
#tj_391{left:159px;bottom:791px;letter-spacing:-0.18px;word-spacing:-0.93px;}
#tk_391{left:233px;bottom:791px;letter-spacing:-0.13px;word-spacing:-1px;}
#tl_391{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_391{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tn_391{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_391{left:69px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tp_391{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_391{left:69px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tr_391{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#ts_391{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_391{left:69px;bottom:573px;letter-spacing:0.16px;}
#tu_391{left:150px;bottom:573px;letter-spacing:0.2px;word-spacing:0.01px;}
#tv_391{left:69px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_391{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_391{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_391{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_391{left:69px;bottom:464px;}
#t10_391{left:95px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_391{left:331px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_391{left:95px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_391{left:95px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t14_391{left:95px;bottom:417px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t15_391{left:69px;bottom:391px;}
#t16_391{left:95px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t17_391{left:356px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_391{left:95px;bottom:377px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t19_391{left:95px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_391{left:69px;bottom:334px;}
#t1b_391{left:95px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t1c_391{left:354px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1d_391{left:95px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1e_391{left:95px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_391{left:69px;bottom:278px;}
#t1g_391{left:95px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t1h_391{left:346px;bottom:281px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1i_391{left:95px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_391{left:69px;bottom:238px;}
#t1k_391{left:95px;bottom:241px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t1l_391{left:429px;bottom:241px;letter-spacing:-0.18px;word-spacing:-1.28px;}
#t1m_391{left:95px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1n_391{left:95px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1o_391{left:69px;bottom:181px;}
#t1p_391{left:95px;bottom:185px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1q_391{left:300px;bottom:185px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t1r_391{left:95px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_391{left:69px;bottom:142px;}
#t1t_391{left:95px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_391{left:327px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1v_391{left:95px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1w_391{left:95px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_391{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_391{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_391{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_391{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_391{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_391{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts391" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg391Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg391" style="-webkit-user-select: none;"><object width="935" height="1210" data="391/391.svg" type="image/svg+xml" id="pdf391" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_391" class="t s1_391">Vol. 3A </span><span id="t2_391" class="t s1_391">11-1 </span>
<span id="t3_391" class="t s2_391">CHAPTER 11 </span>
<span id="t4_391" class="t s2_391">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t5_391" class="t s3_391">The Advanced Programmable Interrupt Controller (APIC), referred to in the following sections as the local APIC, </span>
<span id="t6_391" class="t s3_391">was introduced into the IA-32 processors with the Pentium processor (see Section 23.27, “Advanced Program- </span>
<span id="t7_391" class="t s3_391">mable Interrupt Controller (APIC)”) and is included in the P6 family, Pentium 4, Intel Xeon processors, and other </span>
<span id="t8_391" class="t s3_391">more recent Intel 64 and IA-32 processor families (see Section 11.4.2, “Presence of the Local APIC”). The local </span>
<span id="t9_391" class="t s3_391">APIC performs two primary functions for the processor: </span>
<span id="ta_391" class="t s4_391">• </span><span id="tb_391" class="t s3_391">It receives interrupts from the processor’s interrupt pins, from internal sources and from an external I/O APIC </span>
<span id="tc_391" class="t s3_391">(or other external interrupt controller). It sends these to the processor core for handling. </span>
<span id="td_391" class="t s4_391">• </span><span id="te_391" class="t s3_391">In multiple processor (MP) systems, it sends and receives interprocessor interrupt (IPI) messages to and from </span>
<span id="tf_391" class="t s3_391">other logical processors on the system bus. IPI messages can be used to distribute interrupts among the </span>
<span id="tg_391" class="t s3_391">processors in the system or to execute system wide functions (such as, booting up processors or distributing </span>
<span id="th_391" class="t s3_391">work among a group of processors). </span>
<span id="ti_391" class="t s3_391">The external </span><span id="tj_391" class="t s5_391">I/O APIC </span><span id="tk_391" class="t s3_391">is part of Intel’s system chipset. Its primary function is to receive external interrupt events </span>
<span id="tl_391" class="t s3_391">from the system and its associated I/O devices and relay them to the local APIC as interrupt messages. In MP </span>
<span id="tm_391" class="t s3_391">systems, the I/O APIC also provides a mechanism for distributing external interrupts to the local APICs of selected </span>
<span id="tn_391" class="t s3_391">processors or groups of processors on the system bus. </span>
<span id="to_391" class="t s3_391">This chapter provides a description of the local APIC and its programming interface. It also provides an overview of </span>
<span id="tp_391" class="t s3_391">the interface between the local APIC and the I/O APIC. Contact Intel for detailed information about the I/O APIC. </span>
<span id="tq_391" class="t s3_391">When a local APIC has sent an interrupt to its processor core for handling, the processor uses the interrupt and </span>
<span id="tr_391" class="t s3_391">exception handling mechanism described in Chapter 6, “Interrupt and Exception Handling.” See Section 6.1, “Inter- </span>
<span id="ts_391" class="t s3_391">rupt and Exception Overview,” for an introduction to interrupt and exception handling. </span>
<span id="tt_391" class="t s6_391">11.1 </span><span id="tu_391" class="t s6_391">LOCAL AND I/O APIC OVERVIEW </span>
<span id="tv_391" class="t s3_391">Each local APIC consists of a set of APIC registers (see Table 11-1) and associated hardware that control the </span>
<span id="tw_391" class="t s3_391">delivery of interrupts to the processor core and the generation of IPI messages. The APIC registers are memory </span>
<span id="tx_391" class="t s3_391">mapped and can be read and written to using the MOV instruction. </span>
<span id="ty_391" class="t s3_391">Local APICs can receive interrupts from the following sources: </span>
<span id="tz_391" class="t s4_391">• </span><span id="t10_391" class="t s5_391">Locally connected I/O devices </span><span id="t11_391" class="t s3_391">— These interrupts originate as an edge or level asserted by an I/O device </span>
<span id="t12_391" class="t s3_391">that is connected directly to the processor’s local interrupt pins (LINT0 and LINT1). The I/O devices may also </span>
<span id="t13_391" class="t s3_391">be connected to an 8259-type interrupt controller that is in turn connected to the processor through one of the </span>
<span id="t14_391" class="t s3_391">local interrupt pins. </span>
<span id="t15_391" class="t s4_391">• </span><span id="t16_391" class="t s5_391">Externally connected I/O devices </span><span id="t17_391" class="t s3_391">— These interrupts originate as an edge or level asserted by an I/O </span>
<span id="t18_391" class="t s3_391">device that is connected to the interrupt input pins of an I/O APIC. Interrupts are sent as I/O interrupt </span>
<span id="t19_391" class="t s3_391">messages from the I/O APIC to one or more of the processors in the system. </span>
<span id="t1a_391" class="t s4_391">• </span><span id="t1b_391" class="t s5_391">Inter-processor interrupts (IPIs) </span><span id="t1c_391" class="t s3_391">— An Intel 64 or IA-32 processor can use the IPI mechanism to interrupt </span>
<span id="t1d_391" class="t s3_391">another processor or group of processors on the system bus. IPIs are used for software self-interrupts, </span>
<span id="t1e_391" class="t s3_391">interrupt forwarding, or preemptive scheduling. </span>
<span id="t1f_391" class="t s4_391">• </span><span id="t1g_391" class="t s5_391">APIC timer generated interrupts </span><span id="t1h_391" class="t s3_391">— The local APIC timer can be programmed to send a local interrupt to its </span>
<span id="t1i_391" class="t s3_391">associated processor when a programmed count is reached (see Section 11.5.4, “APIC Timer”). </span>
<span id="t1j_391" class="t s4_391">• </span><span id="t1k_391" class="t s5_391">Performance monitoring counter interrupts </span><span id="t1l_391" class="t s3_391">— P6 family, Pentium 4, and Intel Xeon processors provide the </span>
<span id="t1m_391" class="t s3_391">ability to send an interrupt to its associated processor when a performance-monitoring counter overflows (see </span>
<span id="t1n_391" class="t s3_391">Section 20.6.3.5.8, “Generating an Interrupt on Overflow”). </span>
<span id="t1o_391" class="t s4_391">• </span><span id="t1p_391" class="t s5_391">Thermal Sensor interrupts </span><span id="t1q_391" class="t s3_391">— Pentium 4 and Intel Xeon processors provide the ability to send an interrupt to </span>
<span id="t1r_391" class="t s3_391">themselves when the internal thermal sensor has been tripped (see Section 15.8.2, “Thermal Monitor”). </span>
<span id="t1s_391" class="t s4_391">• </span><span id="t1t_391" class="t s5_391">APIC internal error interrupts </span><span id="t1u_391" class="t s3_391">— When an error condition is recognized within the local APIC (such as an </span>
<span id="t1v_391" class="t s3_391">attempt to access an unimplemented register), the APIC can be programmed to send an interrupt to its </span>
<span id="t1w_391" class="t s3_391">associated processor (see Section 11.5.3, “Error Handling”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
