{
  "module_name": "r600_reg.h",
  "hash_id": "9b349b06baffeafc82da96391fc60509201a831a230431f111c5c68f6d8d470f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/r600_reg.h",
  "human_readable_source": " \n#ifndef __R600_REG_H__\n#define __R600_REG_H__\n\n#define R600_PCIE_PORT_INDEX                0x0038\n#define R600_PCIE_PORT_DATA                 0x003c\n\n#define R600_RCU_INDEX                      0x0100\n#define R600_RCU_DATA                       0x0104\n\n#define R600_UVD_CTX_INDEX                  0xf4a0\n#define R600_UVD_CTX_DATA                   0xf4a4\n\n#define R600_MC_VM_FB_LOCATION\t\t\t0x2180\n#define\t\tR600_MC_FB_BASE_MASK\t\t\t0x0000FFFF\n#define\t\tR600_MC_FB_BASE_SHIFT\t\t\t0\n#define\t\tR600_MC_FB_TOP_MASK\t\t\t0xFFFF0000\n#define\t\tR600_MC_FB_TOP_SHIFT\t\t\t16\n#define R600_MC_VM_AGP_TOP\t\t\t0x2184\n#define\t\tR600_MC_AGP_TOP_MASK\t\t\t0x0003FFFF\n#define\t\tR600_MC_AGP_TOP_SHIFT\t\t\t0\n#define R600_MC_VM_AGP_BOT\t\t\t0x2188\n#define\t\tR600_MC_AGP_BOT_MASK\t\t\t0x0003FFFF\n#define\t\tR600_MC_AGP_BOT_SHIFT\t\t\t0\n#define R600_MC_VM_AGP_BASE\t\t\t0x218c\n#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR\t0x2190\n#define\t\tR600_LOGICAL_PAGE_NUMBER_MASK\t\t0x000FFFFF\n#define\t\tR600_LOGICAL_PAGE_NUMBER_SHIFT\t\t0\n#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR\t0x2194\n#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t0x2198\n\n#define R700_MC_VM_FB_LOCATION\t\t\t0x2024\n#define\t\tR700_MC_FB_BASE_MASK\t\t\t0x0000FFFF\n#define\t\tR700_MC_FB_BASE_SHIFT\t\t\t0\n#define\t\tR700_MC_FB_TOP_MASK\t\t\t0xFFFF0000\n#define\t\tR700_MC_FB_TOP_SHIFT\t\t\t16\n#define R700_MC_VM_AGP_TOP\t\t\t0x2028\n#define\t\tR700_MC_AGP_TOP_MASK\t\t\t0x0003FFFF\n#define\t\tR700_MC_AGP_TOP_SHIFT\t\t\t0\n#define R700_MC_VM_AGP_BOT\t\t\t0x202c\n#define\t\tR700_MC_AGP_BOT_MASK\t\t\t0x0003FFFF\n#define\t\tR700_MC_AGP_BOT_SHIFT\t\t\t0\n#define R700_MC_VM_AGP_BASE\t\t\t0x2030\n#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR\t0x2034\n#define\t\tR700_LOGICAL_PAGE_NUMBER_MASK\t\t0x000FFFFF\n#define\t\tR700_LOGICAL_PAGE_NUMBER_SHIFT\t\t0\n#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR\t0x2038\n#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR\t0x203c\n\n#define R600_RAMCFG\t\t\t\t       0x2408\n#       define R600_CHANSIZE                           (1 << 7)\n#       define R600_CHANSIZE_OVERRIDE                  (1 << 10)\n\n\n#define R600_GENERAL_PWRMGT                                        0x618\n#\tdefine R600_OPEN_DRAIN_PADS\t\t\t\t   (1 << 11)\n\n#define R600_LOWER_GPIO_ENABLE                                     0x710\n#define R600_CTXSW_VID_LOWER_GPIO_CNTL                             0x718\n#define R600_HIGH_VID_LOWER_GPIO_CNTL                              0x71c\n#define R600_MEDIUM_VID_LOWER_GPIO_CNTL                            0x720\n#define R600_LOW_VID_LOWER_GPIO_CNTL                               0x724\n\n#define R600_D1GRPH_SWAP_CONTROL                     0x610C\n#       define R600_D1GRPH_ENDIAN_SWAP(x)            (((x) & 0x3) << 0)\n#       define R600_D1GRPH_SWAP_ENDIAN_NONE          0\n#       define R600_D1GRPH_SWAP_ENDIAN_16BIT         1\n#       define R600_D1GRPH_SWAP_ENDIAN_32BIT         2\n#       define R600_D1GRPH_SWAP_ENDIAN_64BIT         3\n#       define R600_D1GRPH_RED_CROSSBAR(x)           (((x) & 0x3) << 4)\n#       define R600_D1GRPH_RED_SEL_R                 0\n#       define R600_D1GRPH_RED_SEL_G                 1\n#       define R600_D1GRPH_RED_SEL_B                 2\n#       define R600_D1GRPH_RED_SEL_A                 3\n#       define R600_D1GRPH_GREEN_CROSSBAR(x)         (((x) & 0x3) << 6)\n#       define R600_D1GRPH_GREEN_SEL_G               0\n#       define R600_D1GRPH_GREEN_SEL_B               1\n#       define R600_D1GRPH_GREEN_SEL_A               2\n#       define R600_D1GRPH_GREEN_SEL_R               3\n#       define R600_D1GRPH_BLUE_CROSSBAR(x)          (((x) & 0x3) << 8)\n#       define R600_D1GRPH_BLUE_SEL_B                0\n#       define R600_D1GRPH_BLUE_SEL_A                1\n#       define R600_D1GRPH_BLUE_SEL_R                2\n#       define R600_D1GRPH_BLUE_SEL_G                3\n#       define R600_D1GRPH_ALPHA_CROSSBAR(x)         (((x) & 0x3) << 10)\n#       define R600_D1GRPH_ALPHA_SEL_A               0\n#       define R600_D1GRPH_ALPHA_SEL_R               1\n#       define R600_D1GRPH_ALPHA_SEL_G               2\n#       define R600_D1GRPH_ALPHA_SEL_B               3\n\n#define R600_HDP_NONSURFACE_BASE                                0x2c04\n\n#define R600_BUS_CNTL                                           0x5420\n#       define R600_BIOS_ROM_DIS                                (1 << 1)\n#define R600_CONFIG_CNTL                                        0x5424\n#define R600_CONFIG_MEMSIZE                                     0x5428\n#define R600_CONFIG_F0_BASE                                     0x542C\n#define R600_CONFIG_APER_SIZE                                   0x5430\n\n#define\tR600_BIF_FB_EN\t\t\t\t\t\t0x5490\n#define\t\tR600_FB_READ_EN\t\t\t\t\t(1 << 0)\n#define\t\tR600_FB_WRITE_EN\t\t\t\t(1 << 1)\n\n#define R600_CITF_CNTL           \t\t\t\t0x200c\n#define\t\tR600_BLACKOUT_MASK\t\t\t\t0x00000003\n\n#define R700_MC_CITF_CNTL           \t\t\t\t0x25c0\n\n#define R600_ROM_CNTL                              0x1600\n#       define R600_SCK_OVERWRITE                  (1 << 1)\n#       define R600_SCK_PRESCALE_CRYSTAL_CLK_SHIFT 28\n#       define R600_SCK_PRESCALE_CRYSTAL_CLK_MASK  (0xf << 28)\n\n#define R600_CG_SPLL_FUNC_CNTL                     0x600\n#       define R600_SPLL_BYPASS_EN                 (1 << 3)\n#define R600_CG_SPLL_STATUS                        0x60c\n#       define R600_SPLL_CHG_STATUS                (1 << 1)\n\n#define R600_BIOS_0_SCRATCH               0x1724\n#define R600_BIOS_1_SCRATCH               0x1728\n#define R600_BIOS_2_SCRATCH               0x172c\n#define R600_BIOS_3_SCRATCH               0x1730\n#define R600_BIOS_4_SCRATCH               0x1734\n#define R600_BIOS_5_SCRATCH               0x1738\n#define R600_BIOS_6_SCRATCH               0x173c\n#define R600_BIOS_7_SCRATCH               0x1740\n\n \n\n \n#define R600_AUDIO_PLL1_MUL               0x0514\n#define R600_AUDIO_PLL1_DIV               0x0518\n#define R600_AUDIO_PLL2_MUL               0x0524\n#define R600_AUDIO_PLL2_DIV               0x0528\n#define R600_AUDIO_CLK_SRCSEL             0x0534\n\n \n#define R600_AUDIO_ENABLE                 0x7300\n#define R600_AUDIO_TIMING                 0x7344\n\n \n#define R600_AUDIO_VENDOR_ID              0x7380\n#define R600_AUDIO_REVISION_ID            0x7384\n#define R600_AUDIO_ROOT_NODE_COUNT        0x7388\n#define R600_AUDIO_NID1_NODE_COUNT        0x738c\n#define R600_AUDIO_NID1_TYPE              0x7390\n#define R600_AUDIO_SUPPORTED_SIZE_RATE    0x7394\n#define R600_AUDIO_SUPPORTED_CODEC        0x7398\n#define R600_AUDIO_SUPPORTED_POWER_STATES 0x739c\n#define R600_AUDIO_NID2_CAPS              0x73a0\n#define R600_AUDIO_NID3_CAPS              0x73a4\n#define R600_AUDIO_NID3_PIN_CAPS          0x73a8\n\n \n#define R600_AUDIO_CONN_LIST_LEN          0x73ac\n#define R600_AUDIO_CONN_LIST              0x73b0\n\n \n#define R600_AUDIO_RATE_BPS_CHANNEL       0x73c0\n#define R600_AUDIO_PLAYING                0x73c4\n#define R600_AUDIO_IMPLEMENTATION_ID      0x73c8\n#define R600_AUDIO_CONFIG_DEFAULT         0x73cc\n#define R600_AUDIO_PIN_SENSE              0x73d0\n#define R600_AUDIO_PIN_WIDGET_CNTL        0x73d4\n#define R600_AUDIO_STATUS_BITS            0x73d8\n\n#define DCE2_HDMI_OFFSET0\t\t(0x7400 - 0x7400)\n#define DCE2_HDMI_OFFSET1\t\t(0x7700 - 0x7400)\n \n#define DCE3_HDMI_OFFSET0\t\t(0x7400 - 0x7400)\n#define DCE3_HDMI_OFFSET1\t\t(0x7800 - 0x7400)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}