// Seed: 3047260050
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4
);
  wire id_6, id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  uwire id_2,
    output wire  id_3
);
  reg id_5;
  always $display(id_2);
  initial id_5 <= id_5;
  id_6(
      .id_0(), .id_1(1 + 1), .id_2(id_0), .id_3(~1), .id_4(1 << 1)
  );
  wire id_7;
  module_0(
      id_0, id_1, id_0, id_2, id_2
  );
endmodule
