$date
	Thu Feb 29 01:47:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux41_tb $end
$var wire 1 ! y $end
$var reg 1 " s0 $end
$var reg 1 # s1 $end
$var reg 1 $ x0 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$scope module uut $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1!
0'
0&
0%
1$
0"
0#
#20
1%
0$
1"
#30
1&
0%
0"
1#
#40
1'
0&
1"
#41
