Warning (10268): Verilog HDL information at channel.sv(25): always construct contains both blocking and non-blocking assignments File: C:/git/open-fpga/FpgaProjects/LogicSlice/channel.sv Line: 25
Warning (10268): Verilog HDL information at display_data.sv(114): always construct contains both blocking and non-blocking assignments File: C:/git/open-fpga/FpgaProjects/LogicSlice/display_data.sv Line: 114
