verilog xil_defaultlib --include "../../../../dev_4.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../dev_4.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../dev_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../dev_4.srcs/sources_1/bd/system/ipshared/c923" --include "../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/05d1/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ipshared/b74f/src/axis_red_pitaya_dac.v" \
"../../../bd/system/ip/system_axis_red_pitaya_dac_0_0/sim/system_axis_red_pitaya_dac_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ipshared/45cb/src/axis_constant.v" \
"../../../bd/system/ip/system_axis_constant_0_0/sim/system_axis_constant_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/synth_reg.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/synth_reg_w_init.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/convert_type.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/xlclockdriver_rd.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/vv_model_entity_declarations.v" \
"../../../../dev_4.srcs/sources_1/bd/system/ipshared/936c/hdl/vv_model.v" \
"../../../bd/system/ip/system_vv_model_0_0/sim/system_vv_model_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v" \
"../../../bd/system/ip/system_bram_intf_0_0/sim/system_bram_intf_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_2/sim/system_blk_mem_gen_0_2.v" \
"../../../bd/system/ipshared/5a9f/hdl/myip_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/5a9f/hdl/myip_v1_0.v" \
"../../../bd/system/ip/system_myip_0_3/sim/system_myip_0_3.v" \
"../../../bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../bd/system/ip/system_bram_reader_0_0/sim/system_bram_reader_0_0.v" \
"../../../bd/system/ip/system_bram_intf_0_1/sim/system_bram_intf_0_1.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_3/sim/system_blk_mem_gen_0_3.v" \
"../../../bd/system/ip/system_xlconcat_0_2/sim/system_xlconcat_0_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
