Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = kalman_fsm.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/impl1 (searchpath added)
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core (searchpath added)
Mixed language design
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/mat2x1_mult.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/kalman_core_v2.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/mat2x2_mult.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/matrix_inv.v
VHDL library = work
VHDL design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/NRDA_FSM.vhd
VHDL library = work
VHDL design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/divNRDA_FSM.vhd
NGD file = kalman_core_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v. VERI-1482
Analyzing VHDL file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd. VHDL-1481
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd(28): analyzing entity divnrda_fsm. VHDL-1012
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd(40): analyzing architecture behavioral. VHDL-1010
unit kalman_fsm is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd. VHDL-1481
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): analyzing entity divnrda_fsm. VHDL-1012
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): duplicate entity name divnrda_fsm. VHDL-1177
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(20): analyzing architecture behavioral. VHDL-1010
unit kalman_fsm is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/impl1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): kalman_fsm
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(1): compiling module kalman_fsm. VERI-1018
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(1): compiling module mat2x1_mult. VERI-1018
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(12): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(13): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(117): instantiating unknown module NRDA_FSM. VERI-1063
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(1): compiling module mat2x2_mult. VERI-1018
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(19): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(20): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(21): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(22): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(1): compiling module matrix_inv. VERI-1018
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(64): going to vhdl side to elaborate module divNRDA_FSM. VERI-1231
c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): executing divNRDA_FSM(Behavioral)

WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(29): using initial value "00000000000000010000000000000000" for dividend since it is never assigned. VHDL-1303
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(61): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(69): a0 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(75): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(75): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(77): i should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(77): rega should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(79): i should be on the sensitivity list of the process. VHDL-1251
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(89): others clause is never selected. VHDL-1172
WARNING - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(91): incomplete sensitivity list specified, assuming completeness. VHDL-1613
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(138): others clause is never selected. VHDL-1172
INFO - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(64): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: Net pwr has following drivers :
	 instance i2



ERROR - synthesis: c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(117): net pwr is constantly driven from multiple places at instance u_omega, on port dividend[1]. VDB-1000
