ARM GAS  /tmp/cc6keEU1.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"
  20              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
  21              		.align	2
  24              	CHANNEL_OFFSET_TAB:
  25 0000 081C3044 		.ascii	"\010\0340DXl\200"
  25      586C80
  26              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  27              		.align	1
  28              		.global	HAL_RCC_DeInit
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	HAL_RCC_DeInit:
  34              	.LFB445:
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @file    stm32l4xx_hal_rcc.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses:
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at MSI speed.
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
ARM GAS  /tmp/cc6keEU1.s 			page 2


  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG)
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @attention
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * All rights reserved.
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * the root directory of this software component.
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #include "stm32l4xx_hal.h"
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC RCC
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  * @{
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  */
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          17U   /* 17 ms (16 ms starting time + 1) */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        2U    /* 2 ms (minimum Tick + 1) */
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s    */
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
ARM GAS  /tmp/cc6keEU1.s 			page 3


  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange);
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t          RCC_GetSysClockFreqFromPLLSource(void);
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        and APB2).
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the PLL as System clock source.
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MSI (Multiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MH
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              It can be used to generate the clock for the USB OTG FS (48 MHz).
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6keEU1.s 			page 4


 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              clock source.
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 80MHz).
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC1 clock.
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate an accurate clock to achieve
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate either SAR ADC2 clock if ADC2 is present
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 or LCD clock if LTDC is present.
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate DSI clock if DSI is present.
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              exception vector.
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HSE and main PLL.
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2)
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 divided by 2 to 31.
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to configure this clock.
ARM GAS  /tmp/cc6keEU1.s 			page 5


 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to work correctly, while the SDMMC1 and RNG peripherals require a frequency
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz.
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 1. HCLK clock frequency for other STM32L4 devices
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |    HCLK clock frequency (MHz)       |
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |-------------------------------------|
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|  0 < HCLK <= 16  |  0 < HCLK <= 6   |
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)| 16 < HCLK <= 32  |  6 < HCLK <= 12  |
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)| 32 < HCLK <= 48  | 12 < HCLK <= 18  |
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)| 48 < HCLK <= 64  | 18 < HCLK <= 26  |
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)| 64 < HCLK <= 80  | 18 < HCLK <= 26  |
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 2. HCLK clock frequency for STM32L4+ devices
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |     HCLK clock frequency (MHz)       |
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |--------------------------------------|
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |  voltage range 1  | voltage range 2  |
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |       1.2 V       |     1.0 V        |
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
ARM GAS  /tmp/cc6keEU1.s 			page 6


 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - HSE, HSI, PLL, PLLSAI1 and PLLSAI2 OFF
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescalers set to 1.
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupts disabled
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupt and reset flags cleared
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - Peripheral clock sources
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks (Backup domain)
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
  35              		.loc 1 266 1
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 8
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39 0000 80B5     		push	{r7, lr}
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 82B0     		sub	sp, sp, #8
  44              		.cfi_def_cfa_offset 16
  45 0004 00AF     		add	r7, sp, #0
  46              		.cfi_def_cfa_register 7
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset to default System clock */
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSION bit */
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
  47              		.loc 1 271 3
  48 0006 4A4B     		ldr	r3, .L10
  49 0008 1B68     		ldr	r3, [r3]
  50 000a 494A     		ldr	r2, .L10
  51 000c 43F00103 		orr	r3, r3, #1
  52 0010 1360     		str	r3, [r2]
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSIRDY bit is set before writing default MSIRANGE value */
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  53              		.loc 1 275 15
  54 0012 FFF7FEFF 		bl	HAL_GetTick
  55 0016 7860     		str	r0, [r7, #4]
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till MSI is ready */
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
  56              		.loc 1 278 8
  57 0018 08E0     		b	.L2
  58              	.L4:
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
  59              		.loc 1 280 9
  60 001a FFF7FEFF 		bl	HAL_GetTick
  61 001e 0246     		mov	r2, r0
  62              		.loc 1 280 23 discriminator 1
  63 0020 7B68     		ldr	r3, [r7, #4]
  64 0022 D31A     		subs	r3, r2, r3
ARM GAS  /tmp/cc6keEU1.s 			page 7


  65              		.loc 1 280 7 discriminator 1
  66 0024 022B     		cmp	r3, #2
  67 0026 01D9     		bls	.L2
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
  68              		.loc 1 282 14
  69 0028 0323     		movs	r3, #3
  70 002a 7CE0     		b	.L3
  71              	.L2:
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  72              		.loc 1 278 9
  73 002c 404B     		ldr	r3, .L10
  74 002e 1B68     		ldr	r3, [r3]
  75 0030 03F00203 		and	r3, r3, #2
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
  76              		.loc 1 278 42
  77 0034 002B     		cmp	r3, #0
  78 0036 F0D0     		beq	.L4
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSIRANGE default value */
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
  79              		.loc 1 287 3
  80 0038 3D4B     		ldr	r3, .L10
  81 003a 1B68     		ldr	r3, [r3]
  82 003c 23F0F003 		bic	r3, r3, #240
  83 0040 3B4A     		ldr	r2, .L10
  84 0042 43F06003 		orr	r3, r3, #96
  85 0046 1360     		str	r3, [r2]
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  86              		.loc 1 290 3
  87 0048 394B     		ldr	r3, .L10
  88 004a 0022     		movs	r2, #0
  89 004c 9A60     		str	r2, [r3, #8]
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
  90              		.loc 1 293 19
  91 004e 394B     		ldr	r3, .L10+4
  92 0050 394A     		ldr	r2, .L10+8
  93 0052 1A60     		str	r2, [r3]
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
  94              		.loc 1 296 6
  95 0054 394B     		ldr	r3, .L10+12
  96 0056 1B68     		ldr	r3, [r3]
  97 0058 1846     		mov	r0, r3
  98 005a FFF7FEFF 		bl	HAL_InitTick
  99 005e 0346     		mov	r3, r0
 100              		.loc 1 296 5 discriminator 1
 101 0060 002B     		cmp	r3, #0
 102 0062 01D0     		beq	.L5
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /tmp/cc6keEU1.s 			page 8


 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 103              		.loc 1 298 12
 104 0064 0123     		movs	r3, #1
 105 0066 5EE0     		b	.L3
 106              	.L5:
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSI selected as system clock source */
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 107              		.loc 1 303 15
 108 0068 FFF7FEFF 		bl	HAL_GetTick
 109 006c 7860     		str	r0, [r7, #4]
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 110              		.loc 1 306 8
 111 006e 0AE0     		b	.L6
 112              	.L7:
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 113              		.loc 1 308 9
 114 0070 FFF7FEFF 		bl	HAL_GetTick
 115 0074 0246     		mov	r2, r0
 116              		.loc 1 308 23 discriminator 1
 117 0076 7B68     		ldr	r3, [r7, #4]
 118 0078 D31A     		subs	r3, r2, r3
 119              		.loc 1 308 7 discriminator 1
 120 007a 41F28832 		movw	r2, #5000
 121 007e 9342     		cmp	r3, r2
 122 0080 01D9     		bls	.L6
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 123              		.loc 1 310 14
 124 0082 0323     		movs	r3, #3
 125 0084 4FE0     		b	.L3
 126              	.L6:
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 127              		.loc 1 306 9
 128 0086 2A4B     		ldr	r3, .L10
 129 0088 9B68     		ldr	r3, [r3, #8]
 130 008a 03F00C03 		and	r3, r3, #12
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 131              		.loc 1 306 43
 132 008e 002B     		cmp	r3, #0
 133 0090 EED1     		bne	.L7
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 134              		.loc 1 317 3
 135 0092 274B     		ldr	r3, .L10
 136 0094 1A68     		ldr	r2, [r3]
 137 0096 2649     		ldr	r1, .L10
ARM GAS  /tmp/cc6keEU1.s 			page 9


 138 0098 294B     		ldr	r3, .L10+16
 139 009a 1340     		ands	r3, r3, r2
 140 009c 0B60     		str	r3, [r1]
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 141              		.loc 1 331 15
 142 009e FFF7FEFF 		bl	HAL_GetTick
 143 00a2 7860     		str	r0, [r7, #4]
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 144              		.loc 1 335 8
 145 00a4 08E0     		b	.L8
 146              	.L9:
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 147              		.loc 1 347 9
 148 00a6 FFF7FEFF 		bl	HAL_GetTick
 149 00aa 0246     		mov	r2, r0
 150              		.loc 1 347 23 discriminator 1
 151 00ac 7B68     		ldr	r3, [r7, #4]
 152 00ae D31A     		subs	r3, r2, r3
 153              		.loc 1 347 7 discriminator 1
 154 00b0 022B     		cmp	r3, #2
 155 00b2 01D9     		bls	.L8
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 156              		.loc 1 349 14
 157 00b4 0323     		movs	r3, #3
 158 00b6 36E0     		b	.L3
 159              	.L8:
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 160              		.loc 1 335 9
 161 00b8 1D4B     		ldr	r3, .L10
ARM GAS  /tmp/cc6keEU1.s 			page 10


 162 00ba 1B68     		ldr	r3, [r3]
 163 00bc 03F02853 		and	r3, r3, #704643072
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 164              		.loc 1 335 82
 165 00c0 002B     		cmp	r3, #0
 166 00c2 F0D1     		bne	.L9
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLCFGR register */
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLCFGR);
 167              		.loc 1 354 3
 168 00c4 1A4B     		ldr	r3, .L10
 169 00c6 0022     		movs	r2, #0
 170 00c8 DA60     		str	r2, [r3, #12]
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 171              		.loc 1 355 3
 172 00ca 194B     		ldr	r3, .L10
 173 00cc DB68     		ldr	r3, [r3, #12]
 174 00ce 184A     		ldr	r2, .L10
 175 00d0 43F48053 		orr	r3, r3, #4096
 176 00d4 D360     		str	r3, [r2, #12]
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI1CFGR register */
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI1CFGR);
 177              		.loc 1 360 3
 178 00d6 164B     		ldr	r3, .L10
 179 00d8 0022     		movs	r2, #0
 180 00da 1A61     		str	r2, [r3, #16]
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 181              		.loc 1 361 3
 182 00dc 144B     		ldr	r3, .L10
 183 00de 1B69     		ldr	r3, [r3, #16]
 184 00e0 134A     		ldr	r2, .L10
 185 00e2 43F48053 		orr	r3, r3, #4096
 186 00e6 1361     		str	r3, [r2, #16]
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI2CFGR register */
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI2CFGR);
 187              		.loc 1 368 3
 188 00e8 114B     		ldr	r3, .L10
 189 00ea 0022     		movs	r2, #0
 190 00ec 5A61     		str	r2, [r3, #20]
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 191              		.loc 1 369 3
 192 00ee 104B     		ldr	r3, .L10
 193 00f0 5B69     		ldr	r3, [r3, #20]
 194 00f2 0F4A     		ldr	r2, .L10
 195 00f4 43F48053 		orr	r3, r3, #4096
 196 00f8 5361     		str	r3, [r2, #20]
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/cc6keEU1.s 			page 11


 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 197              		.loc 1 374 3
 198 00fa 0D4B     		ldr	r3, .L10
 199 00fc 1B68     		ldr	r3, [r3]
 200 00fe 0C4A     		ldr	r2, .L10
 201 0100 23F48023 		bic	r3, r3, #262144
 202 0104 1360     		str	r3, [r2]
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Disable all interrupts */
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 203              		.loc 1 377 3
 204 0106 0A4B     		ldr	r3, .L10
 205 0108 0022     		movs	r2, #0
 206 010a 9A61     		str	r2, [r3, #24]
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all interrupt flags */
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 207              		.loc 1 380 3
 208 010c 084B     		ldr	r3, .L10
 209 010e 4FF0FF32 		mov	r2, #-1
 210 0112 1A62     		str	r2, [r3, #32]
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all reset flags */
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 211              		.loc 1 383 3
 212 0114 064B     		ldr	r3, .L10
 213 0116 D3F89430 		ldr	r3, [r3, #148]
 214 011a 054A     		ldr	r2, .L10
 215 011c 43F40003 		orr	r3, r3, #8388608
 216 0120 C2F89430 		str	r3, [r2, #148]
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 217              		.loc 1 385 10
 218 0124 0023     		movs	r3, #0
 219              	.L3:
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 220              		.loc 1 386 1
 221 0126 1846     		mov	r0, r3
 222 0128 0837     		adds	r7, r7, #8
 223              		.cfi_def_cfa_offset 8
 224 012a BD46     		mov	sp, r7
 225              		.cfi_def_cfa_register 13
 226              		@ sp needed
 227 012c 80BD     		pop	{r7, pc}
 228              	.L11:
 229 012e 00BF     		.align	2
 230              	.L10:
 231 0130 00100240 		.word	1073876992
 232 0134 00000000 		.word	SystemCoreClock
 233 0138 00093D00 		.word	4000000
 234 013c 00000000 		.word	uwTickPrio
 235 0140 FFF4FEEA 		.word	-352389889
 236              		.cfi_endproc
 237              	.LFE445:
ARM GAS  /tmp/cc6keEU1.s 			page 12


 239              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 240              		.align	1
 241              		.global	HAL_RCC_OscConfig
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	HAL_RCC_OscConfig:
 247              	.LFB446:
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL source is not updated when used as PLLSAI(s) clock source.
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If HSE failed to start, HSE should be disabled before recalling
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             HAL_RCC_OscConfig().
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 248              		.loc 1 406 1
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 32
 251              		@ frame_needed = 1, uses_anonymous_args = 0
 252 0000 80B5     		push	{r7, lr}
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 7, -8
 255              		.cfi_offset 14, -4
 256 0002 88B0     		sub	sp, sp, #32
 257              		.cfi_def_cfa_offset 40
 258 0004 00AF     		add	r7, sp, #0
 259              		.cfi_def_cfa_register 7
 260 0006 7860     		str	r0, [r7, #4]
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 261              		.loc 1 412 5
 262 0008 7B68     		ldr	r3, [r7, #4]
 263 000a 002B     		cmp	r3, #0
 264 000c 01D1     		bne	.L13
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 265              		.loc 1 414 12
 266 000e 0123     		movs	r3, #1
 267 0010 CAE3     		b	.L14
 268              	.L13:
ARM GAS  /tmp/cc6keEU1.s 			page 13


 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 269              		.loc 1 420 19
 270 0012 974B     		ldr	r3, .L91
 271 0014 9B68     		ldr	r3, [r3, #8]
 272              		.loc 1 420 17
 273 0016 03F00C03 		and	r3, r3, #12
 274 001a BB61     		str	r3, [r7, #24]
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 275              		.loc 1 421 16
 276 001c 944B     		ldr	r3, .L91
 277 001e DB68     		ldr	r3, [r3, #12]
 278              		.loc 1 421 14
 279 0020 03F00303 		and	r3, r3, #3
 280 0024 7B61     		str	r3, [r7, #20]
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 281              		.loc 1 424 25
 282 0026 7B68     		ldr	r3, [r7, #4]
 283 0028 1B68     		ldr	r3, [r3]
 284              		.loc 1 424 43
 285 002a 03F01003 		and	r3, r3, #16
 286              		.loc 1 424 5
 287 002e 002B     		cmp	r3, #0
 288 0030 00F0E480 		beq	.L15
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock *
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 289              		.loc 1 432 7
 290 0034 BB69     		ldr	r3, [r7, #24]
 291 0036 002B     		cmp	r3, #0
 292 0038 07D0     		beq	.L16
 293              		.loc 1 432 44 discriminator 1
 294 003a BB69     		ldr	r3, [r7, #24]
 295 003c 0C2B     		cmp	r3, #12
 296 003e 40F08B80 		bne	.L17
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 297              		.loc 1 433 45
 298 0042 7B69     		ldr	r3, [r7, #20]
 299 0044 012B     		cmp	r3, #1
 300 0046 40F08780 		bne	.L17
 301              	.L16:
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 302              		.loc 1 435 11
 303 004a 894B     		ldr	r3, .L91
 304 004c 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc6keEU1.s 			page 14


 305 004e 03F00203 		and	r3, r3, #2
 306              		.loc 1 435 9
 307 0052 002B     		cmp	r3, #0
 308 0054 05D0     		beq	.L18
 309              		.loc 1 435 72 discriminator 1
 310 0056 7B68     		ldr	r3, [r7, #4]
 311 0058 9B69     		ldr	r3, [r3, #24]
 312              		.loc 1 435 51 discriminator 1
 313 005a 002B     		cmp	r3, #0
 314 005c 01D1     		bne	.L18
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 315              		.loc 1 437 16
 316 005e 0123     		movs	r3, #1
 317 0060 A2E3     		b	.L14
 318              	.L18:
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        /* Otherwise, just the calibration and MSI range change are allowed */
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 319              		.loc 1 446 29
 320 0062 7B68     		ldr	r3, [r7, #4]
 321 0064 1A6A     		ldr	r2, [r3, #32]
 322              		.loc 1 446 47
 323 0066 824B     		ldr	r3, .L91
 324 0068 1B68     		ldr	r3, [r3]
 325 006a 03F00803 		and	r3, r3, #8
 326 006e 002B     		cmp	r3, #0
 327 0070 04D0     		beq	.L19
 328              		.loc 1 446 47 is_stmt 0 discriminator 1
 329 0072 7F4B     		ldr	r3, .L91
 330 0074 1B68     		ldr	r3, [r3]
 331 0076 03F0F003 		and	r3, r3, #240
 332 007a 05E0     		b	.L20
 333              	.L19:
 334              		.loc 1 446 47 discriminator 2
 335 007c 7C4B     		ldr	r3, .L91
 336 007e D3F89430 		ldr	r3, [r3, #148]
 337 0082 1B09     		lsrs	r3, r3, #4
 338 0084 03F0F003 		and	r3, r3, #240
 339              	.L20:
 340              		.loc 1 446 11 is_stmt 1 discriminator 4
 341 0088 9342     		cmp	r3, r2
 342 008a 23D2     		bcs	.L21
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 343              		.loc 1 449 14
 344 008c 7B68     		ldr	r3, [r7, #4]
 345 008e 1B6A     		ldr	r3, [r3, #32]
 346 0090 1846     		mov	r0, r3
 347 0092 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
ARM GAS  /tmp/cc6keEU1.s 			page 15


 348 0096 0346     		mov	r3, r0
 349              		.loc 1 449 13 discriminator 1
 350 0098 002B     		cmp	r3, #0
 351 009a 01D0     		beq	.L22
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 352              		.loc 1 451 20
 353 009c 0123     		movs	r3, #1
 354 009e 83E3     		b	.L14
 355              	.L22:
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 356              		.loc 1 455 11
 357 00a0 734B     		ldr	r3, .L91
 358 00a2 1B68     		ldr	r3, [r3]
 359 00a4 724A     		ldr	r2, .L91
 360 00a6 43F00803 		orr	r3, r3, #8
 361 00aa 1360     		str	r3, [r2]
 362 00ac 704B     		ldr	r3, .L91
 363 00ae 1B68     		ldr	r3, [r3]
 364 00b0 23F0F002 		bic	r2, r3, #240
 365 00b4 7B68     		ldr	r3, [r7, #4]
 366 00b6 1B6A     		ldr	r3, [r3, #32]
 367 00b8 6D49     		ldr	r1, .L91
 368 00ba 1343     		orrs	r3, r3, r2
 369 00bc 0B60     		str	r3, [r1]
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 370              		.loc 1 457 11
 371 00be 6C4B     		ldr	r3, .L91
 372 00c0 5B68     		ldr	r3, [r3, #4]
 373 00c2 23F47F42 		bic	r2, r3, #65280
 374 00c6 7B68     		ldr	r3, [r7, #4]
 375 00c8 DB69     		ldr	r3, [r3, #28]
 376 00ca 1B02     		lsls	r3, r3, #8
 377 00cc 6849     		ldr	r1, .L91
 378 00ce 1343     		orrs	r3, r3, r2
 379 00d0 4B60     		str	r3, [r1, #4]
 380 00d2 25E0     		b	.L23
 381              	.L21:
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 382              		.loc 1 463 11
 383 00d4 664B     		ldr	r3, .L91
 384 00d6 1B68     		ldr	r3, [r3]
 385 00d8 654A     		ldr	r2, .L91
 386 00da 43F00803 		orr	r3, r3, #8
 387 00de 1360     		str	r3, [r2]
 388 00e0 634B     		ldr	r3, .L91
 389 00e2 1B68     		ldr	r3, [r3]
 390 00e4 23F0F002 		bic	r2, r3, #240
ARM GAS  /tmp/cc6keEU1.s 			page 16


 391 00e8 7B68     		ldr	r3, [r7, #4]
 392 00ea 1B6A     		ldr	r3, [r3, #32]
 393 00ec 6049     		ldr	r1, .L91
 394 00ee 1343     		orrs	r3, r3, r2
 395 00f0 0B60     		str	r3, [r1]
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 396              		.loc 1 465 11
 397 00f2 5F4B     		ldr	r3, .L91
 398 00f4 5B68     		ldr	r3, [r3, #4]
 399 00f6 23F47F42 		bic	r2, r3, #65280
 400 00fa 7B68     		ldr	r3, [r7, #4]
 401 00fc DB69     		ldr	r3, [r3, #28]
 402 00fe 1B02     		lsls	r3, r3, #8
 403 0100 5B49     		ldr	r1, .L91
 404 0102 1343     		orrs	r3, r3, r2
 405 0104 4B60     		str	r3, [r1, #4]
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Only possible when MSI is the System clock source  */
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(sysclk_source == RCC_CFGR_SWS_MSI)
 406              		.loc 1 469 13
 407 0106 BB69     		ldr	r3, [r7, #24]
 408 0108 002B     		cmp	r3, #0
 409 010a 09D1     		bne	.L23
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 410              		.loc 1 471 16
 411 010c 7B68     		ldr	r3, [r7, #4]
 412 010e 1B6A     		ldr	r3, [r3, #32]
 413 0110 1846     		mov	r0, r3
 414 0112 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 415 0116 0346     		mov	r3, r0
 416              		.loc 1 471 15 discriminator 1
 417 0118 002B     		cmp	r3, #0
 418 011a 01D0     		beq	.L23
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_ERROR;
 419              		.loc 1 473 22
 420 011c 0123     		movs	r3, #1
 421 011e 43E3     		b	.L14
 422              	.L23:
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_
 423              		.loc 1 479 27
 424 0120 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 425 0124 0246     		mov	r2, r0
 426              		.loc 1 479 71 discriminator 1
 427 0126 524B     		ldr	r3, .L91
 428 0128 9B68     		ldr	r3, [r3, #8]
 429              		.loc 1 479 106 discriminator 1
 430 012a 1B09     		lsrs	r3, r3, #4
 431 012c 03F00F03 		and	r3, r3, #15
ARM GAS  /tmp/cc6keEU1.s 			page 17


 432              		.loc 1 479 70 discriminator 1
 433 0130 5049     		ldr	r1, .L91+4
 434 0132 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 435              		.loc 1 479 128 discriminator 1
 436 0134 03F01F03 		and	r3, r3, #31
 437              		.loc 1 479 53 discriminator 1
 438 0138 22FA03F3 		lsr	r3, r2, r3
 439              		.loc 1 479 25 discriminator 1
 440 013c 4E4A     		ldr	r2, .L91+8
 441 013e 1360     		str	r3, [r2]
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         status = HAL_InitTick(uwTickPrio);
 442              		.loc 1 482 18
 443 0140 4E4B     		ldr	r3, .L91+12
 444 0142 1B68     		ldr	r3, [r3]
 445 0144 1846     		mov	r0, r3
 446 0146 FFF7FEFF 		bl	HAL_InitTick
 447 014a 0346     		mov	r3, r0
 448 014c FB73     		strb	r3, [r7, #15]
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 449              		.loc 1 483 11
 450 014e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 451 0150 002B     		cmp	r3, #0
 452 0152 52D0     		beq	.L89
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return status;
 453              		.loc 1 485 18
 454 0154 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 455 0156 27E3     		b	.L14
 456              	.L17:
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the MSI State */
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 457              		.loc 1 492 27
 458 0158 7B68     		ldr	r3, [r7, #4]
 459 015a 9B69     		ldr	r3, [r3, #24]
 460              		.loc 1 492 9
 461 015c 002B     		cmp	r3, #0
 462 015e 32D0     		beq	.L25
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 463              		.loc 1 495 9
 464 0160 434B     		ldr	r3, .L91
 465 0162 1B68     		ldr	r3, [r3]
 466 0164 424A     		ldr	r2, .L91
 467 0166 43F00103 		orr	r3, r3, #1
 468 016a 1360     		str	r3, [r2]
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 469              		.loc 1 498 21
ARM GAS  /tmp/cc6keEU1.s 			page 18


 470 016c FFF7FEFF 		bl	HAL_GetTick
 471 0170 3861     		str	r0, [r7, #16]
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 472              		.loc 1 501 14
 473 0172 08E0     		b	.L26
 474              	.L27:
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 475              		.loc 1 503 15
 476 0174 FFF7FEFF 		bl	HAL_GetTick
 477 0178 0246     		mov	r2, r0
 478              		.loc 1 503 29 discriminator 1
 479 017a 3B69     		ldr	r3, [r7, #16]
 480 017c D31A     		subs	r3, r2, r3
 481              		.loc 1 503 13 discriminator 1
 482 017e 022B     		cmp	r3, #2
 483 0180 01D9     		bls	.L26
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 484              		.loc 1 505 20
 485 0182 0323     		movs	r3, #3
 486 0184 10E3     		b	.L14
 487              	.L26:
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 488              		.loc 1 501 15
 489 0186 3A4B     		ldr	r3, .L91
 490 0188 1B68     		ldr	r3, [r3]
 491 018a 03F00203 		and	r3, r3, #2
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 492              		.loc 1 501 48
 493 018e 002B     		cmp	r3, #0
 494 0190 F0D0     		beq	.L27
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 495              		.loc 1 509 9
 496 0192 374B     		ldr	r3, .L91
 497 0194 1B68     		ldr	r3, [r3]
 498 0196 364A     		ldr	r2, .L91
 499 0198 43F00803 		orr	r3, r3, #8
 500 019c 1360     		str	r3, [r2]
 501 019e 344B     		ldr	r3, .L91
 502 01a0 1B68     		ldr	r3, [r3]
 503 01a2 23F0F002 		bic	r2, r3, #240
 504 01a6 7B68     		ldr	r3, [r7, #4]
 505 01a8 1B6A     		ldr	r3, [r3, #32]
 506 01aa 3149     		ldr	r1, .L91
 507 01ac 1343     		orrs	r3, r3, r2
 508 01ae 0B60     		str	r3, [r1]
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 509              		.loc 1 511 9
 510 01b0 2F4B     		ldr	r3, .L91
 511 01b2 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/cc6keEU1.s 			page 19


 512 01b4 23F47F42 		bic	r2, r3, #65280
 513 01b8 7B68     		ldr	r3, [r7, #4]
 514 01ba DB69     		ldr	r3, [r3, #28]
 515 01bc 1B02     		lsls	r3, r3, #8
 516 01be 2C49     		ldr	r1, .L91
 517 01c0 1343     		orrs	r3, r3, r2
 518 01c2 4B60     		str	r3, [r1, #4]
 519 01c4 1AE0     		b	.L15
 520              	.L25:
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 521              		.loc 1 517 9
 522 01c6 2A4B     		ldr	r3, .L91
 523 01c8 1B68     		ldr	r3, [r3]
 524 01ca 294A     		ldr	r2, .L91
 525 01cc 23F00103 		bic	r3, r3, #1
 526 01d0 1360     		str	r3, [r2]
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 527              		.loc 1 520 21
 528 01d2 FFF7FEFF 		bl	HAL_GetTick
 529 01d6 3861     		str	r0, [r7, #16]
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 530              		.loc 1 523 14
 531 01d8 08E0     		b	.L28
 532              	.L29:
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 533              		.loc 1 525 15
 534 01da FFF7FEFF 		bl	HAL_GetTick
 535 01de 0246     		mov	r2, r0
 536              		.loc 1 525 29 discriminator 1
 537 01e0 3B69     		ldr	r3, [r7, #16]
 538 01e2 D31A     		subs	r3, r2, r3
 539              		.loc 1 525 13 discriminator 1
 540 01e4 022B     		cmp	r3, #2
 541 01e6 01D9     		bls	.L28
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 542              		.loc 1 527 20
 543 01e8 0323     		movs	r3, #3
 544 01ea DDE2     		b	.L14
 545              	.L28:
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 546              		.loc 1 523 15
 547 01ec 204B     		ldr	r3, .L91
 548 01ee 1B68     		ldr	r3, [r3]
 549 01f0 03F00203 		and	r3, r3, #2
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 550              		.loc 1 523 48
ARM GAS  /tmp/cc6keEU1.s 			page 20


 551 01f4 002B     		cmp	r3, #0
 552 01f6 F0D1     		bne	.L29
 553 01f8 00E0     		b	.L15
 554              	.L89:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 555              		.loc 1 435 9
 556 01fa 00BF     		nop
 557              	.L15:
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 558              		.loc 1 534 25
 559 01fc 7B68     		ldr	r3, [r7, #4]
 560 01fe 1B68     		ldr	r3, [r3]
 561              		.loc 1 534 43
 562 0200 03F00103 		and	r3, r3, #1
 563              		.loc 1 534 5
 564 0204 002B     		cmp	r3, #0
 565 0206 74D0     		beq	.L30
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 566              		.loc 1 540 7
 567 0208 BB69     		ldr	r3, [r7, #24]
 568 020a 082B     		cmp	r3, #8
 569 020c 05D0     		beq	.L31
 570              		.loc 1 540 44 discriminator 1
 571 020e BB69     		ldr	r3, [r7, #24]
 572 0210 0C2B     		cmp	r3, #12
 573 0212 0ED1     		bne	.L32
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 574              		.loc 1 541 45
 575 0214 7B69     		ldr	r3, [r7, #20]
 576 0216 032B     		cmp	r3, #3
 577 0218 0BD1     		bne	.L32
 578              	.L31:
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 579              		.loc 1 543 11
 580 021a 154B     		ldr	r3, .L91
 581 021c 1B68     		ldr	r3, [r3]
 582 021e 03F40033 		and	r3, r3, #131072
 583              		.loc 1 543 9
 584 0222 002B     		cmp	r3, #0
 585 0224 64D0     		beq	.L90
 586              		.loc 1 543 72 discriminator 1
 587 0226 7B68     		ldr	r3, [r7, #4]
 588 0228 5B68     		ldr	r3, [r3, #4]
 589              		.loc 1 543 51 discriminator 1
 590 022a 002B     		cmp	r3, #0
ARM GAS  /tmp/cc6keEU1.s 			page 21


 591 022c 60D1     		bne	.L90
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 592              		.loc 1 545 16
 593 022e 0123     		movs	r3, #1
 594 0230 BAE2     		b	.L14
 595              	.L32:
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 596              		.loc 1 551 7
 597 0232 7B68     		ldr	r3, [r7, #4]
 598 0234 5B68     		ldr	r3, [r3, #4]
 599 0236 B3F5803F 		cmp	r3, #65536
 600 023a 06D1     		bne	.L34
 601              		.loc 1 551 7 is_stmt 0 discriminator 1
 602 023c 0C4B     		ldr	r3, .L91
 603 023e 1B68     		ldr	r3, [r3]
 604 0240 0B4A     		ldr	r2, .L91
 605 0242 43F48033 		orr	r3, r3, #65536
 606 0246 1360     		str	r3, [r2]
 607 0248 26E0     		b	.L35
 608              	.L34:
 609              		.loc 1 551 7 discriminator 2
 610 024a 7B68     		ldr	r3, [r7, #4]
 611 024c 5B68     		ldr	r3, [r3, #4]
 612 024e B3F5A02F 		cmp	r3, #327680
 613 0252 15D1     		bne	.L36
 614              		.loc 1 551 7 discriminator 3
 615 0254 064B     		ldr	r3, .L91
 616 0256 1B68     		ldr	r3, [r3]
 617 0258 054A     		ldr	r2, .L91
 618 025a 43F48023 		orr	r3, r3, #262144
 619 025e 1360     		str	r3, [r2]
 620 0260 034B     		ldr	r3, .L91
 621 0262 1B68     		ldr	r3, [r3]
 622 0264 024A     		ldr	r2, .L91
 623 0266 43F48033 		orr	r3, r3, #65536
 624 026a 1360     		str	r3, [r2]
 625 026c 14E0     		b	.L35
 626              	.L92:
 627 026e 00BF     		.align	2
 628              	.L91:
 629 0270 00100240 		.word	1073876992
 630 0274 00000000 		.word	AHBPrescTable
 631 0278 00000000 		.word	SystemCoreClock
 632 027c 00000000 		.word	uwTickPrio
 633              	.L36:
 634              		.loc 1 551 7 discriminator 4
 635 0280 A04B     		ldr	r3, .L93
 636 0282 1B68     		ldr	r3, [r3]
 637 0284 9F4A     		ldr	r2, .L93
 638 0286 23F48033 		bic	r3, r3, #65536
 639 028a 1360     		str	r3, [r2]
ARM GAS  /tmp/cc6keEU1.s 			page 22


 640 028c 9D4B     		ldr	r3, .L93
 641 028e 1B68     		ldr	r3, [r3]
 642 0290 9C4A     		ldr	r2, .L93
 643 0292 23F48023 		bic	r3, r3, #262144
 644 0296 1360     		str	r3, [r2]
 645              	.L35:
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSE State */
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 646              		.loc 1 554 27 is_stmt 1
 647 0298 7B68     		ldr	r3, [r7, #4]
 648 029a 5B68     		ldr	r3, [r3, #4]
 649              		.loc 1 554 9
 650 029c 002B     		cmp	r3, #0
 651 029e 13D0     		beq	.L37
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 652              		.loc 1 557 21
 653 02a0 FFF7FEFF 		bl	HAL_GetTick
 654 02a4 3861     		str	r0, [r7, #16]
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 655              		.loc 1 560 14
 656 02a6 08E0     		b	.L38
 657              	.L39:
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 658              		.loc 1 562 15
 659 02a8 FFF7FEFF 		bl	HAL_GetTick
 660 02ac 0246     		mov	r2, r0
 661              		.loc 1 562 29 discriminator 1
 662 02ae 3B69     		ldr	r3, [r7, #16]
 663 02b0 D31A     		subs	r3, r2, r3
 664              		.loc 1 562 13 discriminator 1
 665 02b2 642B     		cmp	r3, #100
 666 02b4 01D9     		bls	.L38
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 667              		.loc 1 564 20
 668 02b6 0323     		movs	r3, #3
 669 02b8 76E2     		b	.L14
 670              	.L38:
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 671              		.loc 1 560 15
 672 02ba 924B     		ldr	r3, .L93
 673 02bc 1B68     		ldr	r3, [r3]
 674 02be 03F40033 		and	r3, r3, #131072
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 675              		.loc 1 560 48
 676 02c2 002B     		cmp	r3, #0
 677 02c4 F0D0     		beq	.L39
 678 02c6 14E0     		b	.L30
 679              	.L37:
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
ARM GAS  /tmp/cc6keEU1.s 			page 23


 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 680              		.loc 1 571 21
 681 02c8 FFF7FEFF 		bl	HAL_GetTick
 682 02cc 3861     		str	r0, [r7, #16]
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 683              		.loc 1 574 14
 684 02ce 08E0     		b	.L40
 685              	.L41:
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 686              		.loc 1 576 15
 687 02d0 FFF7FEFF 		bl	HAL_GetTick
 688 02d4 0246     		mov	r2, r0
 689              		.loc 1 576 29 discriminator 1
 690 02d6 3B69     		ldr	r3, [r7, #16]
 691 02d8 D31A     		subs	r3, r2, r3
 692              		.loc 1 576 13 discriminator 1
 693 02da 642B     		cmp	r3, #100
 694 02dc 01D9     		bls	.L40
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 695              		.loc 1 578 20
 696 02de 0323     		movs	r3, #3
 697 02e0 62E2     		b	.L14
 698              	.L40:
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 699              		.loc 1 574 15
 700 02e2 884B     		ldr	r3, .L93
 701 02e4 1B68     		ldr	r3, [r3]
 702 02e6 03F40033 		and	r3, r3, #131072
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 703              		.loc 1 574 48
 704 02ea 002B     		cmp	r3, #0
 705 02ec F0D1     		bne	.L41
 706 02ee 00E0     		b	.L30
 707              	.L90:
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 708              		.loc 1 543 9
 709 02f0 00BF     		nop
 710              	.L30:
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 711              		.loc 1 585 25
 712 02f2 7B68     		ldr	r3, [r7, #4]
 713 02f4 1B68     		ldr	r3, [r3]
 714              		.loc 1 585 43
ARM GAS  /tmp/cc6keEU1.s 			page 24


 715 02f6 03F00203 		and	r3, r3, #2
 716              		.loc 1 585 5
 717 02fa 002B     		cmp	r3, #0
 718 02fc 60D0     		beq	.L42
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 719              		.loc 1 592 7
 720 02fe BB69     		ldr	r3, [r7, #24]
 721 0300 042B     		cmp	r3, #4
 722 0302 05D0     		beq	.L43
 723              		.loc 1 592 44 discriminator 1
 724 0304 BB69     		ldr	r3, [r7, #24]
 725 0306 0C2B     		cmp	r3, #12
 726 0308 19D1     		bne	.L44
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 727              		.loc 1 593 45
 728 030a 7B69     		ldr	r3, [r7, #20]
 729 030c 022B     		cmp	r3, #2
 730 030e 16D1     		bne	.L44
 731              	.L43:
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 732              		.loc 1 596 11
 733 0310 7C4B     		ldr	r3, .L93
 734 0312 1B68     		ldr	r3, [r3]
 735 0314 03F48063 		and	r3, r3, #1024
 736              		.loc 1 596 9
 737 0318 002B     		cmp	r3, #0
 738 031a 05D0     		beq	.L45
 739              		.loc 1 596 72 discriminator 1
 740 031c 7B68     		ldr	r3, [r7, #4]
 741 031e DB68     		ldr	r3, [r3, #12]
 742              		.loc 1 596 51 discriminator 1
 743 0320 002B     		cmp	r3, #0
 744 0322 01D1     		bne	.L45
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 745              		.loc 1 598 16
 746 0324 0123     		movs	r3, #1
 747 0326 3FE2     		b	.L14
 748              	.L45:
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 749              		.loc 1 604 9
 750 0328 764B     		ldr	r3, .L93
 751 032a 5B68     		ldr	r3, [r3, #4]
 752 032c 23F0F852 		bic	r2, r3, #520093696
ARM GAS  /tmp/cc6keEU1.s 			page 25


 753 0330 7B68     		ldr	r3, [r7, #4]
 754 0332 1B69     		ldr	r3, [r3, #16]
 755 0334 1B06     		lsls	r3, r3, #24
 756 0336 7349     		ldr	r1, .L93
 757 0338 1343     		orrs	r3, r3, r2
 758 033a 4B60     		str	r3, [r1, #4]
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 759              		.loc 1 596 9
 760 033c 40E0     		b	.L42
 761              	.L44:
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSI State */
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 762              		.loc 1 610 27
 763 033e 7B68     		ldr	r3, [r7, #4]
 764 0340 DB68     		ldr	r3, [r3, #12]
 765              		.loc 1 610 9
 766 0342 002B     		cmp	r3, #0
 767 0344 23D0     		beq	.L46
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 768              		.loc 1 613 9
 769 0346 6F4B     		ldr	r3, .L93
 770 0348 1B68     		ldr	r3, [r3]
 771 034a 6E4A     		ldr	r2, .L93
 772 034c 43F48073 		orr	r3, r3, #256
 773 0350 1360     		str	r3, [r2]
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 774              		.loc 1 616 21
 775 0352 FFF7FEFF 		bl	HAL_GetTick
 776 0356 3861     		str	r0, [r7, #16]
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 777              		.loc 1 619 14
 778 0358 08E0     		b	.L47
 779              	.L48:
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 780              		.loc 1 621 15
 781 035a FFF7FEFF 		bl	HAL_GetTick
 782 035e 0246     		mov	r2, r0
 783              		.loc 1 621 29 discriminator 1
 784 0360 3B69     		ldr	r3, [r7, #16]
 785 0362 D31A     		subs	r3, r2, r3
 786              		.loc 1 621 13 discriminator 1
 787 0364 022B     		cmp	r3, #2
 788 0366 01D9     		bls	.L47
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 789              		.loc 1 623 20
ARM GAS  /tmp/cc6keEU1.s 			page 26


 790 0368 0323     		movs	r3, #3
 791 036a 1DE2     		b	.L14
 792              	.L47:
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 793              		.loc 1 619 15
 794 036c 654B     		ldr	r3, .L93
 795 036e 1B68     		ldr	r3, [r3]
 796 0370 03F48063 		and	r3, r3, #1024
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 797              		.loc 1 619 48
 798 0374 002B     		cmp	r3, #0
 799 0376 F0D0     		beq	.L48
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800              		.loc 1 628 9
 801 0378 624B     		ldr	r3, .L93
 802 037a 5B68     		ldr	r3, [r3, #4]
 803 037c 23F0F852 		bic	r2, r3, #520093696
 804 0380 7B68     		ldr	r3, [r7, #4]
 805 0382 1B69     		ldr	r3, [r3, #16]
 806 0384 1B06     		lsls	r3, r3, #24
 807 0386 5F49     		ldr	r1, .L93
 808 0388 1343     		orrs	r3, r3, r2
 809 038a 4B60     		str	r3, [r1, #4]
 810 038c 18E0     		b	.L42
 811              	.L46:
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 812              		.loc 1 633 9
 813 038e 5D4B     		ldr	r3, .L93
 814 0390 1B68     		ldr	r3, [r3]
 815 0392 5C4A     		ldr	r2, .L93
 816 0394 23F48073 		bic	r3, r3, #256
 817 0398 1360     		str	r3, [r2]
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 818              		.loc 1 636 21
 819 039a FFF7FEFF 		bl	HAL_GetTick
 820 039e 3861     		str	r0, [r7, #16]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 821              		.loc 1 639 14
 822 03a0 08E0     		b	.L49
 823              	.L50:
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 824              		.loc 1 641 15
 825 03a2 FFF7FEFF 		bl	HAL_GetTick
 826 03a6 0246     		mov	r2, r0
ARM GAS  /tmp/cc6keEU1.s 			page 27


 827              		.loc 1 641 29 discriminator 1
 828 03a8 3B69     		ldr	r3, [r7, #16]
 829 03aa D31A     		subs	r3, r2, r3
 830              		.loc 1 641 13 discriminator 1
 831 03ac 022B     		cmp	r3, #2
 832 03ae 01D9     		bls	.L49
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 833              		.loc 1 643 20
 834 03b0 0323     		movs	r3, #3
 835 03b2 F9E1     		b	.L14
 836              	.L49:
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 837              		.loc 1 639 15
 838 03b4 534B     		ldr	r3, .L93
 839 03b6 1B68     		ldr	r3, [r3]
 840 03b8 03F48063 		and	r3, r3, #1024
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 841              		.loc 1 639 48
 842 03bc 002B     		cmp	r3, #0
 843 03be F0D1     		bne	.L50
 844              	.L42:
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 845              		.loc 1 650 25
 846 03c0 7B68     		ldr	r3, [r7, #4]
 847 03c2 1B68     		ldr	r3, [r3]
 848              		.loc 1 650 43
 849 03c4 03F00803 		and	r3, r3, #8
 850              		.loc 1 650 5
 851 03c8 002B     		cmp	r3, #0
 852 03ca 3CD0     		beq	.L51
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 853              		.loc 1 656 25
 854 03cc 7B68     		ldr	r3, [r7, #4]
 855 03ce 5B69     		ldr	r3, [r3, #20]
 856              		.loc 1 656 7
 857 03d0 002B     		cmp	r3, #0
 858 03d2 1CD0     		beq	.L52
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       uint32_t csr_temp = RCC->CSR;
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check LSI division factor */
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
ARM GAS  /tmp/cc6keEU1.s 			page 28


 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            /* If LSIRDY is set while LSION is not enabled,
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               LSIPREDIV can't be updated  */
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_LSI_DISABLE();
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till LSI is disabled */
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Set LSI division factor */
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 859              		.loc 1 698 7
 860 03d4 4B4B     		ldr	r3, .L93
 861 03d6 D3F89430 		ldr	r3, [r3, #148]
 862 03da 4A4A     		ldr	r2, .L93
 863 03dc 43F00103 		orr	r3, r3, #1
 864 03e0 C2F89430 		str	r3, [r2, #148]
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 865              		.loc 1 701 19
 866 03e4 FFF7FEFF 		bl	HAL_GetTick
 867 03e8 3861     		str	r0, [r7, #16]
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 868              		.loc 1 704 12
 869 03ea 08E0     		b	.L53
 870              	.L54:
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 871              		.loc 1 706 13
 872 03ec FFF7FEFF 		bl	HAL_GetTick
 873 03f0 0246     		mov	r2, r0
ARM GAS  /tmp/cc6keEU1.s 			page 29


 874              		.loc 1 706 27 discriminator 1
 875 03f2 3B69     		ldr	r3, [r7, #16]
 876 03f4 D31A     		subs	r3, r2, r3
 877              		.loc 1 706 11 discriminator 1
 878 03f6 022B     		cmp	r3, #2
 879 03f8 01D9     		bls	.L53
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 880              		.loc 1 708 18
 881 03fa 0323     		movs	r3, #3
 882 03fc D4E1     		b	.L14
 883              	.L53:
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 884              		.loc 1 704 13
 885 03fe 414B     		ldr	r3, .L93
 886 0400 D3F89430 		ldr	r3, [r3, #148]
 887 0404 03F00203 		and	r3, r3, #2
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 888              		.loc 1 704 48
 889 0408 002B     		cmp	r3, #0
 890 040a EFD0     		beq	.L54
 891 040c 1BE0     		b	.L51
 892              	.L52:
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 893              		.loc 1 715 7
 894 040e 3D4B     		ldr	r3, .L93
 895 0410 D3F89430 		ldr	r3, [r3, #148]
 896 0414 3B4A     		ldr	r2, .L93
 897 0416 23F00103 		bic	r3, r3, #1
 898 041a C2F89430 		str	r3, [r2, #148]
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 899              		.loc 1 718 19
 900 041e FFF7FEFF 		bl	HAL_GetTick
 901 0422 3861     		str	r0, [r7, #16]
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 902              		.loc 1 721 12
 903 0424 08E0     		b	.L55
 904              	.L56:
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 905              		.loc 1 723 13
 906 0426 FFF7FEFF 		bl	HAL_GetTick
 907 042a 0246     		mov	r2, r0
 908              		.loc 1 723 27 discriminator 1
 909 042c 3B69     		ldr	r3, [r7, #16]
 910 042e D31A     		subs	r3, r2, r3
 911              		.loc 1 723 11 discriminator 1
ARM GAS  /tmp/cc6keEU1.s 			page 30


 912 0430 022B     		cmp	r3, #2
 913 0432 01D9     		bls	.L55
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 914              		.loc 1 725 18
 915 0434 0323     		movs	r3, #3
 916 0436 B7E1     		b	.L14
 917              	.L55:
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 918              		.loc 1 721 13
 919 0438 324B     		ldr	r3, .L93
 920 043a D3F89430 		ldr	r3, [r3, #148]
 921 043e 03F00203 		and	r3, r3, #2
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 922              		.loc 1 721 48
 923 0442 002B     		cmp	r3, #0
 924 0444 EFD1     		bne	.L56
 925              	.L51:
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 926              		.loc 1 731 25
 927 0446 7B68     		ldr	r3, [r7, #4]
 928 0448 1B68     		ldr	r3, [r3]
 929              		.loc 1 731 43
 930 044a 03F00403 		and	r3, r3, #4
 931              		.loc 1 731 5
 932 044e 002B     		cmp	r3, #0
 933 0450 00F0A680 		beq	.L57
 934              	.LBB2:
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 935              		.loc 1 733 22
 936 0454 0023     		movs	r3, #0
 937 0456 FB77     		strb	r3, [r7, #31]
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 938              		.loc 1 740 8
 939 0458 2A4B     		ldr	r3, .L93
 940 045a 9B6D     		ldr	r3, [r3, #88]
 941 045c 03F08053 		and	r3, r3, #268435456
 942              		.loc 1 740 7
 943 0460 002B     		cmp	r3, #0
 944 0462 0DD1     		bne	.L58
 945              	.LBB3:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 946              		.loc 1 742 7
 947 0464 274B     		ldr	r3, .L93
ARM GAS  /tmp/cc6keEU1.s 			page 31


 948 0466 9B6D     		ldr	r3, [r3, #88]
 949 0468 264A     		ldr	r2, .L93
 950 046a 43F08053 		orr	r3, r3, #268435456
 951 046e 9365     		str	r3, [r2, #88]
 952 0470 244B     		ldr	r3, .L93
 953 0472 9B6D     		ldr	r3, [r3, #88]
 954 0474 03F08053 		and	r3, r3, #268435456
 955 0478 BB60     		str	r3, [r7, #8]
 956 047a BB68     		ldr	r3, [r7, #8]
 957              	.LBE3:
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 958              		.loc 1 743 21
 959 047c 0123     		movs	r3, #1
 960 047e FB77     		strb	r3, [r7, #31]
 961              	.L58:
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 962              		.loc 1 746 8
 963 0480 214B     		ldr	r3, .L93+4
 964 0482 1B68     		ldr	r3, [r3]
 965 0484 03F48073 		and	r3, r3, #256
 966              		.loc 1 746 7
 967 0488 002B     		cmp	r3, #0
 968 048a 18D1     		bne	.L59
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SET_BIT(PWR->CR1, PWR_CR1_DBP);
 969              		.loc 1 749 7
 970 048c 1E4B     		ldr	r3, .L93+4
 971 048e 1B68     		ldr	r3, [r3]
 972 0490 1D4A     		ldr	r2, .L93+4
 973 0492 43F48073 		orr	r3, r3, #256
 974 0496 1360     		str	r3, [r2]
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 975              		.loc 1 752 19
 976 0498 FFF7FEFF 		bl	HAL_GetTick
 977 049c 3861     		str	r0, [r7, #16]
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 978              		.loc 1 754 12
 979 049e 08E0     		b	.L60
 980              	.L61:
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 981              		.loc 1 756 13
 982 04a0 FFF7FEFF 		bl	HAL_GetTick
 983 04a4 0246     		mov	r2, r0
 984              		.loc 1 756 27 discriminator 1
 985 04a6 3B69     		ldr	r3, [r7, #16]
 986 04a8 D31A     		subs	r3, r2, r3
 987              		.loc 1 756 11 discriminator 1
 988 04aa 022B     		cmp	r3, #2
 989 04ac 01D9     		bls	.L60
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc6keEU1.s 			page 32


 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 990              		.loc 1 758 18
 991 04ae 0323     		movs	r3, #3
 992 04b0 7AE1     		b	.L14
 993              	.L60:
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 994              		.loc 1 754 13
 995 04b2 154B     		ldr	r3, .L93+4
 996 04b4 1B68     		ldr	r3, [r3]
 997 04b6 03F48073 		and	r3, r3, #256
 998 04ba 002B     		cmp	r3, #0
 999 04bc F0D0     		beq	.L61
 1000              	.L59:
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS))
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator bypass enable */
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator enable */
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1001              		.loc 1 788 5
 1002 04be 7B68     		ldr	r3, [r7, #4]
 1003 04c0 9B68     		ldr	r3, [r3, #8]
 1004 04c2 012B     		cmp	r3, #1
 1005 04c4 08D1     		bne	.L62
 1006              		.loc 1 788 5 is_stmt 0 discriminator 1
 1007 04c6 0F4B     		ldr	r3, .L93
 1008 04c8 D3F89030 		ldr	r3, [r3, #144]
 1009 04cc 0D4A     		ldr	r2, .L93
 1010 04ce 43F00103 		orr	r3, r3, #1
 1011 04d2 C2F89030 		str	r3, [r2, #144]
 1012 04d6 29E0     		b	.L63
 1013              	.L62:
 1014              		.loc 1 788 5 discriminator 2
ARM GAS  /tmp/cc6keEU1.s 			page 33


 1015 04d8 7B68     		ldr	r3, [r7, #4]
 1016 04da 9B68     		ldr	r3, [r3, #8]
 1017 04dc 052B     		cmp	r3, #5
 1018 04de 15D1     		bne	.L64
 1019              		.loc 1 788 5 discriminator 3
 1020 04e0 084B     		ldr	r3, .L93
 1021 04e2 D3F89030 		ldr	r3, [r3, #144]
 1022 04e6 074A     		ldr	r2, .L93
 1023 04e8 43F00403 		orr	r3, r3, #4
 1024 04ec C2F89030 		str	r3, [r2, #144]
 1025 04f0 044B     		ldr	r3, .L93
 1026 04f2 D3F89030 		ldr	r3, [r3, #144]
 1027 04f6 034A     		ldr	r2, .L93
 1028 04f8 43F00103 		orr	r3, r3, #1
 1029 04fc C2F89030 		str	r3, [r2, #144]
 1030 0500 14E0     		b	.L63
 1031              	.L94:
 1032 0502 00BF     		.align	2
 1033              	.L93:
 1034 0504 00100240 		.word	1073876992
 1035 0508 00700040 		.word	1073770496
 1036              	.L64:
 1037              		.loc 1 788 5 discriminator 4
 1038 050c 9C4B     		ldr	r3, .L95
 1039 050e D3F89030 		ldr	r3, [r3, #144]
 1040 0512 9B4A     		ldr	r2, .L95
 1041 0514 23F00103 		bic	r3, r3, #1
 1042 0518 C2F89030 		str	r3, [r2, #144]
 1043 051c 984B     		ldr	r3, .L95
 1044 051e D3F89030 		ldr	r3, [r3, #144]
 1045 0522 974A     		ldr	r2, .L95
 1046 0524 23F00403 		bic	r3, r3, #4
 1047 0528 C2F89030 		str	r3, [r2, #144]
 1048              	.L63:
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSE State */
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1049              		.loc 1 792 25 is_stmt 1
 1050 052c 7B68     		ldr	r3, [r7, #4]
 1051 052e 9B68     		ldr	r3, [r3, #8]
 1052              		.loc 1 792 7
 1053 0530 002B     		cmp	r3, #0
 1054 0532 16D0     		beq	.L65
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1055              		.loc 1 795 19
 1056 0534 FFF7FEFF 		bl	HAL_GetTick
 1057 0538 3861     		str	r0, [r7, #16]
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 1058              		.loc 1 798 12
 1059 053a 0AE0     		b	.L66
 1060              	.L67:
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /tmp/cc6keEU1.s 			page 34


 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1061              		.loc 1 800 13
 1062 053c FFF7FEFF 		bl	HAL_GetTick
 1063 0540 0246     		mov	r2, r0
 1064              		.loc 1 800 27 discriminator 1
 1065 0542 3B69     		ldr	r3, [r7, #16]
 1066 0544 D31A     		subs	r3, r2, r3
 1067              		.loc 1 800 11 discriminator 1
 1068 0546 41F28832 		movw	r2, #5000
 1069 054a 9342     		cmp	r3, r2
 1070 054c 01D9     		bls	.L66
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1071              		.loc 1 802 18
 1072 054e 0323     		movs	r3, #3
 1073 0550 2AE1     		b	.L14
 1074              	.L66:
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1075              		.loc 1 798 13
 1076 0552 8B4B     		ldr	r3, .L95
 1077 0554 D3F89030 		ldr	r3, [r3, #144]
 1078 0558 03F00203 		and	r3, r3, #2
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1079              		.loc 1 798 50
 1080 055c 002B     		cmp	r3, #0
 1081 055e EDD0     		beq	.L67
 1082 0560 15E0     		b	.L68
 1083              	.L65:
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1084              		.loc 1 809 19
 1085 0562 FFF7FEFF 		bl	HAL_GetTick
 1086 0566 3861     		str	r0, [r7, #16]
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 1087              		.loc 1 812 12
 1088 0568 0AE0     		b	.L69
 1089              	.L70:
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1090              		.loc 1 814 13
 1091 056a FFF7FEFF 		bl	HAL_GetTick
 1092 056e 0246     		mov	r2, r0
 1093              		.loc 1 814 27 discriminator 1
 1094 0570 3B69     		ldr	r3, [r7, #16]
 1095 0572 D31A     		subs	r3, r2, r3
 1096              		.loc 1 814 11 discriminator 1
 1097 0574 41F28832 		movw	r2, #5000
 1098 0578 9342     		cmp	r3, r2
 1099 057a 01D9     		bls	.L69
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc6keEU1.s 			page 35


 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1100              		.loc 1 816 18
 1101 057c 0323     		movs	r3, #3
 1102 057e 13E1     		b	.L14
 1103              	.L69:
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1104              		.loc 1 812 13
 1105 0580 7F4B     		ldr	r3, .L95
 1106 0582 D3F89030 		ldr	r3, [r3, #144]
 1107 0586 03F00203 		and	r3, r3, #2
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1108              		.loc 1 812 50
 1109 058a 002B     		cmp	r3, #0
 1110 058c EDD1     		bne	.L70
 1111              	.L68:
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* By default, stop disabling LSE propagation */
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1112              		.loc 1 827 7
 1113 058e FB7F     		ldrb	r3, [r7, #31]	@ zero_extendqisi2
 1114 0590 012B     		cmp	r3, #1
 1115 0592 05D1     		bne	.L57
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1116              		.loc 1 829 7
 1117 0594 7A4B     		ldr	r3, .L95
 1118 0596 9B6D     		ldr	r3, [r3, #88]
 1119 0598 794A     		ldr	r2, .L95
 1120 059a 23F08053 		bic	r3, r3, #268435456
 1121 059e 9365     		str	r3, [r2, #88]
 1122              	.L57:
 1123              	.LBE2:
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
ARM GAS  /tmp/cc6keEU1.s 			page 36


 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 1124              		.loc 1 880 28
 1125 05a0 7B68     		ldr	r3, [r7, #4]
 1126 05a2 9B6A     		ldr	r3, [r3, #40]
 1127              		.loc 1 880 5
 1128 05a4 002B     		cmp	r3, #0
 1129 05a6 00F0FE80 		beq	.L71
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL On ? */
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 1130              		.loc 1 883 30
 1131 05aa 7B68     		ldr	r3, [r7, #4]
 1132 05ac 9B6A     		ldr	r3, [r3, #40]
 1133              		.loc 1 883 7
 1134 05ae 022B     		cmp	r3, #2
 1135 05b0 40F0D080 		bne	.L72
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the parameters */
 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
ARM GAS  /tmp/cc6keEU1.s 			page 37


 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Do nothing if PLL configuration is the unchanged */
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pll_config = RCC->PLLCFGR;
 1136              		.loc 1 896 23
 1137 05b4 724B     		ldr	r3, .L95
 1138              		.loc 1 896 18
 1139 05b6 DB68     		ldr	r3, [r3, #12]
 1140 05b8 7B61     		str	r3, [r7, #20]
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1141              		.loc 1 897 11
 1142 05ba 7B69     		ldr	r3, [r7, #20]
 1143 05bc 03F00302 		and	r2, r3, #3
 1144              		.loc 1 897 78
 1145 05c0 7B68     		ldr	r3, [r7, #4]
 1146 05c2 DB6A     		ldr	r3, [r3, #44]
 1147              		.loc 1 897 9
 1148 05c4 9A42     		cmp	r2, r3
 1149 05c6 30D1     		bne	.L73
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1150              		.loc 1 898 11
 1151 05c8 7B69     		ldr	r3, [r7, #20]
 1152 05ca 03F07002 		and	r2, r3, #112
 1153              		.loc 1 898 80
 1154 05ce 7B68     		ldr	r3, [r7, #4]
 1155 05d0 1B6B     		ldr	r3, [r3, #48]
 1156              		.loc 1 898 86
 1157 05d2 013B     		subs	r3, r3, #1
 1158              		.loc 1 898 92
 1159 05d4 1B01     		lsls	r3, r3, #4
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 1160              		.loc 1 897 90 discriminator 1
 1161 05d6 9A42     		cmp	r2, r3
 1162 05d8 27D1     		bne	.L73
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1163              		.loc 1 899 11
 1164 05da 7B69     		ldr	r3, [r7, #20]
 1165 05dc 03F4FE42 		and	r2, r3, #32512
 1166              		.loc 1 899 79
 1167 05e0 7B68     		ldr	r3, [r7, #4]
 1168 05e2 5B6B     		ldr	r3, [r3, #52]
 1169              		.loc 1 899 85
 1170 05e4 1B02     		lsls	r3, r3, #8
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_P
 1171              		.loc 1 898 118
 1172 05e6 9A42     		cmp	r2, r3
 1173 05e8 1FD1     		bne	.L73
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DI
 1174              		.loc 1 904 11
 1175 05ea 7B69     		ldr	r3, [r7, #20]
 1176 05ec 03F40033 		and	r3, r3, #131072
 1177              		.loc 1 904 80
ARM GAS  /tmp/cc6keEU1.s 			page 38


 1178 05f0 7A68     		ldr	r2, [r7, #4]
 1179 05f2 926B     		ldr	r2, [r2, #56]
 1180              		.loc 1 904 109
 1181 05f4 072A     		cmp	r2, #7
 1182 05f6 14BF     		ite	ne
 1183 05f8 0122     		movne	r2, #1
 1184 05fa 0022     		moveq	r2, #0
 1185 05fc D2B2     		uxtb	r2, r2
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_
 1186              		.loc 1 899 111
 1187 05fe 9342     		cmp	r3, r2
 1188 0600 13D1     		bne	.L73
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U
 1189              		.loc 1 907 11
 1190 0602 7B69     		ldr	r3, [r7, #20]
 1191 0604 03F4C002 		and	r2, r3, #6291456
 1192              		.loc 1 907 82
 1193 0608 7B68     		ldr	r3, [r7, #4]
 1194 060a DB6B     		ldr	r3, [r3, #60]
 1195              		.loc 1 907 89
 1196 060c 5B08     		lsrs	r3, r3, #1
 1197              		.loc 1 907 96
 1198 060e 013B     		subs	r3, r3, #1
 1199              		.loc 1 907 102
 1200 0610 5B05     		lsls	r3, r3, #21
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 1201              		.loc 1 904 116
 1202 0612 9A42     		cmp	r2, r3
 1203 0614 09D1     		bne	.L73
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1204              		.loc 1 908 11
 1205 0616 7B69     		ldr	r3, [r7, #20]
 1206 0618 03F0C062 		and	r2, r3, #100663296
 1207              		.loc 1 908 82
 1208 061c 7B68     		ldr	r3, [r7, #4]
 1209 061e 1B6C     		ldr	r3, [r3, #64]
 1210              		.loc 1 908 89
 1211 0620 5B08     		lsrs	r3, r3, #1
 1212              		.loc 1 908 96
 1213 0622 013B     		subs	r3, r3, #1
 1214              		.loc 1 908 102
 1215 0624 5B06     		lsls	r3, r3, #25
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U
 1216              		.loc 1 907 128
 1217 0626 9A42     		cmp	r2, r3
 1218 0628 6ED0     		beq	.L74
 1219              	.L73:
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check if the PLL is used as system clock or not */
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(sysclk_source != RCC_CFGR_SWS_PLL)
 1220              		.loc 1 911 11
 1221 062a BB69     		ldr	r3, [r7, #24]
 1222 062c 0C2B     		cmp	r3, #12
 1223 062e 69D0     		beq	.L75
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc6keEU1.s 			page 39


 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Check if main PLL can be updated */
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Not possible if the source is shared by other enabled PLLSAIx */
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 1224              		.loc 1 916 15
 1225 0630 534B     		ldr	r3, .L95
 1226 0632 1B68     		ldr	r3, [r3]
 1227 0634 03F08063 		and	r3, r3, #67108864
 1228              		.loc 1 916 13
 1229 0638 002B     		cmp	r3, #0
 1230 063a 05D1     		bne	.L76
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 1231              		.loc 1 918 18
 1232 063c 504B     		ldr	r3, .L95
 1233 063e 1B68     		ldr	r3, [r3]
 1234 0640 03F08053 		and	r3, r3, #268435456
 1235              		.loc 1 918 14
 1236 0644 002B     		cmp	r3, #0
 1237 0646 01D0     		beq	.L77
 1238              	.L76:
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             )
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 1239              		.loc 1 922 20
 1240 0648 0123     		movs	r3, #1
 1241 064a ADE0     		b	.L14
 1242              	.L77:
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           else
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Disable the main PLL. */
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_DISABLE();
 1243              		.loc 1 928 13
 1244 064c 4C4B     		ldr	r3, .L95
 1245 064e 1B68     		ldr	r3, [r3]
 1246 0650 4B4A     		ldr	r2, .L95
 1247 0652 23F08073 		bic	r3, r3, #16777216
 1248 0656 1360     		str	r3, [r2]
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1249              		.loc 1 931 25
 1250 0658 FFF7FEFF 		bl	HAL_GetTick
 1251 065c 3861     		str	r0, [r7, #16]
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1252              		.loc 1 934 18
 1253 065e 08E0     		b	.L78
 1254              	.L79:
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1255              		.loc 1 936 19
 1256 0660 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc6keEU1.s 			page 40


 1257 0664 0246     		mov	r2, r0
 1258              		.loc 1 936 33 discriminator 1
 1259 0666 3B69     		ldr	r3, [r7, #16]
 1260 0668 D31A     		subs	r3, r2, r3
 1261              		.loc 1 936 17 discriminator 1
 1262 066a 022B     		cmp	r3, #2
 1263 066c 01D9     		bls	.L78
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1264              		.loc 1 938 24
 1265 066e 0323     		movs	r3, #3
 1266 0670 9AE0     		b	.L14
 1267              	.L78:
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1268              		.loc 1 934 19
 1269 0672 434B     		ldr	r3, .L95
 1270 0674 1B68     		ldr	r3, [r3]
 1271 0676 03F00073 		and	r3, r3, #33554432
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1272              		.loc 1 934 52
 1273 067a 002B     		cmp	r3, #0
 1274 067c F0D1     		bne	.L79
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Configure the main PLL clock source, multiplication and division factors. */
 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1275              		.loc 1 944 13
 1276 067e 404B     		ldr	r3, .L95
 1277 0680 DA68     		ldr	r2, [r3, #12]
 1278 0682 404B     		ldr	r3, .L95+4
 1279 0684 1340     		ands	r3, r3, r2
 1280 0686 7A68     		ldr	r2, [r7, #4]
 1281 0688 D16A     		ldr	r1, [r2, #44]
 1282 068a 7A68     		ldr	r2, [r7, #4]
 1283 068c 126B     		ldr	r2, [r2, #48]
 1284 068e 013A     		subs	r2, r2, #1
 1285 0690 1201     		lsls	r2, r2, #4
 1286 0692 1143     		orrs	r1, r1, r2
 1287 0694 7A68     		ldr	r2, [r7, #4]
 1288 0696 526B     		ldr	r2, [r2, #52]
 1289 0698 1202     		lsls	r2, r2, #8
 1290 069a 1143     		orrs	r1, r1, r2
 1291 069c 7A68     		ldr	r2, [r7, #4]
 1292 069e D26B     		ldr	r2, [r2, #60]
 1293 06a0 5208     		lsrs	r2, r2, #1
 1294 06a2 013A     		subs	r2, r2, #1
 1295 06a4 5205     		lsls	r2, r2, #21
 1296 06a6 1143     		orrs	r1, r1, r2
 1297 06a8 7A68     		ldr	r2, [r7, #4]
 1298 06aa 126C     		ldr	r2, [r2, #64]
 1299 06ac 5208     		lsrs	r2, r2, #1
 1300 06ae 013A     		subs	r2, r2, #1
 1301 06b0 5206     		lsls	r2, r2, #25
 1302 06b2 1143     		orrs	r1, r1, r2
 1303 06b4 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/cc6keEU1.s 			page 41


 1304 06b6 926B     		ldr	r2, [r2, #56]
 1305 06b8 1209     		lsrs	r2, r2, #4
 1306 06ba 5204     		lsls	r2, r2, #17
 1307 06bc 0A43     		orrs	r2, r2, r1
 1308 06be 3049     		ldr	r1, .L95
 1309 06c0 1343     		orrs	r3, r3, r2
 1310 06c2 CB60     		str	r3, [r1, #12]
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLP,
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM,
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLN,
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLQ,
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLR);
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable the main PLL. */
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLL_ENABLE();
 1311              		.loc 1 959 13
 1312 06c4 2E4B     		ldr	r3, .L95
 1313 06c6 1B68     		ldr	r3, [r3]
 1314 06c8 2D4A     		ldr	r2, .L95
 1315 06ca 43F08073 		orr	r3, r3, #16777216
 1316 06ce 1360     		str	r3, [r2]
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Enable PLL System Clock output. */
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1317              		.loc 1 962 13
 1318 06d0 2B4B     		ldr	r3, .L95
 1319 06d2 DB68     		ldr	r3, [r3, #12]
 1320 06d4 2A4A     		ldr	r2, .L95
 1321 06d6 43F08073 		orr	r3, r3, #16777216
 1322 06da D360     		str	r3, [r2, #12]
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Get Start Tick*/
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             tickstart = HAL_GetTick();
 1323              		.loc 1 965 25
 1324 06dc FFF7FEFF 		bl	HAL_GetTick
 1325 06e0 3861     		str	r0, [r7, #16]
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             /* Wait till PLL is ready */
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1326              		.loc 1 968 18
 1327 06e2 08E0     		b	.L80
 1328              	.L81:
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1329              		.loc 1 970 19
 1330 06e4 FFF7FEFF 		bl	HAL_GetTick
 1331 06e8 0246     		mov	r2, r0
 1332              		.loc 1 970 33 discriminator 1
 1333 06ea 3B69     		ldr	r3, [r7, #16]
 1334 06ec D31A     		subs	r3, r2, r3
ARM GAS  /tmp/cc6keEU1.s 			page 42


 1335              		.loc 1 970 17 discriminator 1
 1336 06ee 022B     		cmp	r3, #2
 1337 06f0 01D9     		bls	.L80
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               {
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 return HAL_TIMEOUT;
 1338              		.loc 1 972 24
 1339 06f2 0323     		movs	r3, #3
 1340 06f4 58E0     		b	.L14
 1341              	.L80:
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1342              		.loc 1 968 19
 1343 06f6 224B     		ldr	r3, .L95
 1344 06f8 1B68     		ldr	r3, [r3]
 1345 06fa 03F00073 		and	r3, r3, #33554432
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 1346              		.loc 1 968 52
 1347 06fe 002B     		cmp	r3, #0
 1348 0700 F0D0     		beq	.L81
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1349              		.loc 1 911 11
 1350 0702 50E0     		b	.L71
 1351              	.L75:
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               }
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* PLL is already used as System core clock */
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1352              		.loc 1 980 18
 1353 0704 0123     		movs	r3, #1
 1354 0706 4FE0     		b	.L14
 1355              	.L74:
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL configuration is unchanged */
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Re-enable PLL if it was disabled (ie. low power mode) */
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1356              		.loc 1 987 12
 1357 0708 1D4B     		ldr	r3, .L95
 1358 070a 1B68     		ldr	r3, [r3]
 1359 070c 03F00073 		and	r3, r3, #33554432
 1360              		.loc 1 987 11
 1361 0710 002B     		cmp	r3, #0
 1362 0712 48D1     		bne	.L71
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable the main PLL. */
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLL_ENABLE();
 1363              		.loc 1 990 11
 1364 0714 1A4B     		ldr	r3, .L95
 1365 0716 1B68     		ldr	r3, [r3]
 1366 0718 194A     		ldr	r2, .L95
 1367 071a 43F08073 		orr	r3, r3, #16777216
 1368 071e 1360     		str	r3, [r2]
ARM GAS  /tmp/cc6keEU1.s 			page 43


 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Enable PLL System Clock output. */
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 1369              		.loc 1 993 11
 1370 0720 174B     		ldr	r3, .L95
 1371 0722 DB68     		ldr	r3, [r3, #12]
 1372 0724 164A     		ldr	r2, .L95
 1373 0726 43F08073 		orr	r3, r3, #16777216
 1374 072a D360     		str	r3, [r2, #12]
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 1375              		.loc 1 996 23
 1376 072c FFF7FEFF 		bl	HAL_GetTick
 1377 0730 3861     		str	r0, [r7, #16]
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till PLL is ready */
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1378              		.loc 1 999 16
 1379 0732 08E0     		b	.L84
 1380              	.L85:
1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1381              		.loc 1 1001 17
 1382 0734 FFF7FEFF 		bl	HAL_GetTick
 1383 0738 0246     		mov	r2, r0
 1384              		.loc 1 1001 31 discriminator 1
 1385 073a 3B69     		ldr	r3, [r7, #16]
 1386 073c D31A     		subs	r3, r2, r3
 1387              		.loc 1 1001 15 discriminator 1
 1388 073e 022B     		cmp	r3, #2
 1389 0740 01D9     		bls	.L84
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 1390              		.loc 1 1003 22
 1391 0742 0323     		movs	r3, #3
 1392 0744 30E0     		b	.L14
 1393              	.L84:
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1394              		.loc 1 999 17
 1395 0746 0E4B     		ldr	r3, .L95
 1396 0748 1B68     		ldr	r3, [r3]
 1397 074a 03F00073 		and	r3, r3, #33554432
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1398              		.loc 1 999 50
 1399 074e 002B     		cmp	r3, #0
 1400 0750 F0D0     		beq	.L85
 1401 0752 28E0     		b	.L71
 1402              	.L72:
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check that PLL is not used as system clock or not */
ARM GAS  /tmp/cc6keEU1.s 			page 44


1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(sysclk_source != RCC_CFGR_SWS_PLL)
 1403              		.loc 1 1012 9
 1404 0754 BB69     		ldr	r3, [r7, #24]
 1405 0756 0C2B     		cmp	r3, #12
 1406 0758 23D0     		beq	.L86
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1407              		.loc 1 1015 9
 1408 075a 094B     		ldr	r3, .L95
 1409 075c 1B68     		ldr	r3, [r3]
 1410 075e 084A     		ldr	r2, .L95
 1411 0760 23F08073 		bic	r3, r3, #16777216
 1412 0764 1360     		str	r3, [r2]
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1413              		.loc 1 1018 21
 1414 0766 FFF7FEFF 		bl	HAL_GetTick
 1415 076a 3861     		str	r0, [r7, #16]
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 1416              		.loc 1 1021 14
 1417 076c 0CE0     		b	.L87
 1418              	.L88:
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1419              		.loc 1 1023 15
 1420 076e FFF7FEFF 		bl	HAL_GetTick
 1421 0772 0246     		mov	r2, r0
 1422              		.loc 1 1023 29 discriminator 1
 1423 0774 3B69     		ldr	r3, [r7, #16]
 1424 0776 D31A     		subs	r3, r2, r3
 1425              		.loc 1 1023 13 discriminator 1
 1426 0778 022B     		cmp	r3, #2
 1427 077a 05D9     		bls	.L87
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1428              		.loc 1 1025 20
 1429 077c 0323     		movs	r3, #3
 1430 077e 13E0     		b	.L14
 1431              	.L96:
 1432              		.align	2
 1433              	.L95:
 1434 0780 00100240 		.word	1073876992
 1435 0784 8C809DF9 		.word	-107118452
 1436              	.L87:
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1437              		.loc 1 1021 15
 1438 0788 094B     		ldr	r3, .L97
 1439 078a 1B68     		ldr	r3, [r3]
 1440 078c 03F00073 		and	r3, r3, #33554432
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1441              		.loc 1 1021 48
 1442 0790 002B     		cmp	r3, #0
 1443 0792 ECD1     		bne	.L88
ARM GAS  /tmp/cc6keEU1.s 			page 45


1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Unselect main PLL clock source and disable main PLL outputs to save power */
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 1444              		.loc 1 1030 12
 1445 0794 064B     		ldr	r3, .L97
 1446 0796 DA68     		ldr	r2, [r3, #12]
 1447 0798 0549     		ldr	r1, .L97
 1448              		.loc 1 1030 22
 1449 079a 064B     		ldr	r3, .L97+4
 1450 079c 1340     		ands	r3, r3, r2
 1451 079e CB60     		str	r3, [r1, #12]
 1452 07a0 01E0     		b	.L71
 1453              	.L86:
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* PLL is already used as System core clock */
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1454              		.loc 1 1040 16
 1455 07a2 0123     		movs	r3, #1
 1456 07a4 00E0     		b	.L14
 1457              	.L71:
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 1458              		.loc 1 1044 10
 1459 07a6 0023     		movs	r3, #0
 1460              	.L14:
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1461              		.loc 1 1045 1
 1462 07a8 1846     		mov	r0, r3
 1463 07aa 2037     		adds	r7, r7, #32
 1464              		.cfi_def_cfa_offset 8
 1465 07ac BD46     		mov	sp, r7
 1466              		.cfi_def_cfa_register 13
 1467              		@ sp needed
 1468 07ae 80BD     		pop	{r7, pc}
 1469              	.L98:
 1470              		.align	2
 1471              	.L97:
 1472 07b0 00100240 		.word	1073876992
 1473 07b4 FCFFEEFE 		.word	-17891332
 1474              		.cfi_endproc
 1475              	.LFE446:
 1477              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1478              		.align	1
 1479              		.global	HAL_RCC_ClockConfig
 1480              		.syntax unified
 1481              		.thumb
ARM GAS  /tmp/cc6keEU1.s 			page 46


 1482              		.thumb_func
 1484              	HAL_RCC_ClockConfig:
 1485              	.LFB447:
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L4S9xx
1060:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles
1061:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles
1062:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles
1063:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles
1064:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles
1065:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles
1066:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles
1067:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles
1068:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles
1069:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles
1070:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles
1071:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1072:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1073:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1074:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
1075:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1076:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1077:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1078:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1079:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1080:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1081:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1082:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
1083:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1084:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1085:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1086:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1087:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         occur when the clock source is ready.
1088:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1089:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
1090:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         currently used as system clock source.
1091:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1092:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1093:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
1094:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1095:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1096:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1097:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLaten
1098:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1486              		.loc 1 1098 1
ARM GAS  /tmp/cc6keEU1.s 			page 47


 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 16
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490 0000 80B5     		push	{r7, lr}
 1491              		.cfi_def_cfa_offset 8
 1492              		.cfi_offset 7, -8
 1493              		.cfi_offset 14, -4
 1494 0002 84B0     		sub	sp, sp, #16
 1495              		.cfi_def_cfa_offset 24
 1496 0004 00AF     		add	r7, sp, #0
 1497              		.cfi_def_cfa_register 7
 1498 0006 7860     		str	r0, [r7, #4]
 1499 0008 3960     		str	r1, [r7]
1099:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
1100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t hpre = RCC_SYSCLK_DIV1;
1103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
1105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
1107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 1500              		.loc 1 1107 5
 1501 000a 7B68     		ldr	r3, [r7, #4]
 1502 000c 002B     		cmp	r3, #0
 1503 000e 01D1     		bne	.L100
1108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 1504              		.loc 1 1109 12
 1505 0010 0123     		movs	r3, #1
 1506 0012 E7E0     		b	.L101
 1507              	.L100:
1110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
1115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
1118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
1119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 1508              		.loc 1 1121 17
 1509 0014 754B     		ldr	r3, .L115
 1510 0016 1B68     		ldr	r3, [r3]
 1511 0018 03F00703 		and	r3, r3, #7
 1512              		.loc 1 1121 5
 1513 001c 3A68     		ldr	r2, [r7]
 1514 001e 9A42     		cmp	r2, r3
 1515 0020 10D9     		bls	.L102
1122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1516              		.loc 1 1124 5
 1517 0022 724B     		ldr	r3, .L115
ARM GAS  /tmp/cc6keEU1.s 			page 48


 1518 0024 1B68     		ldr	r3, [r3]
 1519 0026 23F00702 		bic	r2, r3, #7
 1520 002a 7049     		ldr	r1, .L115
 1521 002c 3B68     		ldr	r3, [r7]
 1522 002e 1343     		orrs	r3, r3, r2
 1523 0030 0B60     		str	r3, [r1]
1125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 1524              		.loc 1 1128 8
 1525 0032 6E4B     		ldr	r3, .L115
 1526 0034 1B68     		ldr	r3, [r3]
 1527 0036 03F00703 		and	r3, r3, #7
 1528              		.loc 1 1128 7
 1529 003a 3A68     		ldr	r2, [r7]
 1530 003c 9A42     		cmp	r2, r3
 1531 003e 01D0     		beq	.L102
1129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1532              		.loc 1 1130 14
 1533 0040 0123     		movs	r3, #1
 1534 0042 CFE0     		b	.L101
 1535              	.L102:
1131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
1135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is 
1136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1536              		.loc 1 1136 25
 1537 0044 7B68     		ldr	r3, [r7, #4]
 1538 0046 1B68     		ldr	r3, [r3]
 1539              		.loc 1 1136 38
 1540 0048 03F00203 		and	r3, r3, #2
 1541              		.loc 1 1136 5
 1542 004c 002B     		cmp	r3, #0
 1543 004e 10D0     		beq	.L103
1137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1544              		.loc 1 1140 25
 1545 0050 7B68     		ldr	r3, [r7, #4]
 1546 0052 9A68     		ldr	r2, [r3, #8]
 1547              		.loc 1 1140 43
 1548 0054 664B     		ldr	r3, .L115+4
 1549 0056 9B68     		ldr	r3, [r3, #8]
 1550 0058 03F0F003 		and	r3, r3, #240
 1551              		.loc 1 1140 7
 1552 005c 9A42     		cmp	r2, r3
 1553 005e 08D9     		bls	.L103
1141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1554              		.loc 1 1142 7
 1555 0060 634B     		ldr	r3, .L115+4
 1556 0062 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/cc6keEU1.s 			page 49


 1557 0064 23F0F002 		bic	r2, r3, #240
 1558 0068 7B68     		ldr	r3, [r7, #4]
 1559 006a 9B68     		ldr	r3, [r3, #8]
 1560 006c 6049     		ldr	r1, .L115+4
 1561 006e 1343     		orrs	r3, r3, r2
 1562 0070 8B60     		str	r3, [r1, #8]
 1563              	.L103:
1143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1564              		.loc 1 1147 25
 1565 0072 7B68     		ldr	r3, [r7, #4]
 1566 0074 1B68     		ldr	r3, [r3]
 1567              		.loc 1 1147 38
 1568 0076 03F00103 		and	r3, r3, #1
 1569              		.loc 1 1147 5
 1570 007a 002B     		cmp	r3, #0
 1571 007c 4CD0     		beq	.L104
1148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1572              		.loc 1 1152 25
 1573 007e 7B68     		ldr	r3, [r7, #4]
 1574 0080 5B68     		ldr	r3, [r3, #4]
 1575              		.loc 1 1152 7
 1576 0082 032B     		cmp	r3, #3
 1577 0084 07D1     		bne	.L105
1153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the PLL ready flag */
1155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 1578              		.loc 1 1155 10
 1579 0086 5A4B     		ldr	r3, .L115+4
 1580 0088 1B68     		ldr	r3, [r3]
 1581 008a 03F00073 		and	r3, r3, #33554432
 1582              		.loc 1 1155 9
 1583 008e 002B     		cmp	r3, #0
 1584 0090 21D1     		bne	.L106
1156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 1585              		.loc 1 1157 16
 1586 0092 0123     		movs	r3, #1
 1587 0094 A6E0     		b	.L101
 1588              	.L105:
1158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
1162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Compute target PLL output frequency */
1163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
1164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/cc6keEU1.s 			page 50


1168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1589              		.loc 1 1177 27
 1590 0096 7B68     		ldr	r3, [r7, #4]
 1591 0098 5B68     		ldr	r3, [r3, #4]
 1592              		.loc 1 1177 9
 1593 009a 022B     		cmp	r3, #2
 1594 009c 07D1     		bne	.L107
1178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSE ready flag */
1180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 1595              		.loc 1 1180 12
 1596 009e 544B     		ldr	r3, .L115+4
 1597 00a0 1B68     		ldr	r3, [r3]
 1598 00a2 03F40033 		and	r3, r3, #131072
 1599              		.loc 1 1180 11
 1600 00a6 002B     		cmp	r3, #0
 1601 00a8 15D1     		bne	.L106
1181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1602              		.loc 1 1182 18
 1603 00aa 0123     		movs	r3, #1
 1604 00ac 9AE0     		b	.L101
 1605              	.L107:
1183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI is selected as System Clock Source */
1186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 1606              		.loc 1 1186 32
 1607 00ae 7B68     		ldr	r3, [r7, #4]
 1608 00b0 5B68     		ldr	r3, [r3, #4]
 1609              		.loc 1 1186 14
 1610 00b2 002B     		cmp	r3, #0
 1611 00b4 07D1     		bne	.L108
1187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the MSI ready flag */
1189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 1612              		.loc 1 1189 12
 1613 00b6 4E4B     		ldr	r3, .L115+4
 1614 00b8 1B68     		ldr	r3, [r3]
 1615 00ba 03F00203 		and	r3, r3, #2
 1616              		.loc 1 1189 11
 1617 00be 002B     		cmp	r3, #0
 1618 00c0 09D1     		bne	.L106
1190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1619              		.loc 1 1191 18
 1620 00c2 0123     		movs	r3, #1
 1621 00c4 8EE0     		b	.L101
ARM GAS  /tmp/cc6keEU1.s 			page 51


 1622              	.L108:
1192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSI ready flag */
1198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 1623              		.loc 1 1198 12
 1624 00c6 4A4B     		ldr	r3, .L115+4
 1625 00c8 1B68     		ldr	r3, [r3]
 1626 00ca 03F48063 		and	r3, r3, #1024
 1627              		.loc 1 1198 11
 1628 00ce 002B     		cmp	r3, #0
 1629 00d0 01D1     		bne	.L106
1199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 1630              		.loc 1 1200 18
 1631 00d2 0123     		movs	r3, #1
 1632 00d4 86E0     		b	.L101
 1633              	.L106:
1201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz *
1206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(HAL_RCC_GetSysClockFreq() > 80000000U)
1207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before
1209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 1634              		.loc 1 1219 5
 1635 00d6 464B     		ldr	r3, .L115+4
 1636 00d8 9B68     		ldr	r3, [r3, #8]
 1637 00da 23F00302 		bic	r2, r3, #3
 1638 00de 7B68     		ldr	r3, [r7, #4]
 1639 00e0 5B68     		ldr	r3, [r3, #4]
 1640 00e2 4349     		ldr	r1, .L115+4
 1641 00e4 1343     		orrs	r3, r3, r2
 1642 00e6 8B60     		str	r3, [r1, #8]
1220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get Start Tick*/
1222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1643              		.loc 1 1222 17
 1644 00e8 FFF7FEFF 		bl	HAL_GetTick
 1645 00ec F860     		str	r0, [r7, #12]
1223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
ARM GAS  /tmp/cc6keEU1.s 			page 52


 1646              		.loc 1 1224 10
 1647 00ee 0AE0     		b	.L109
 1648              	.L110:
1225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1649              		.loc 1 1226 11
 1650 00f0 FFF7FEFF 		bl	HAL_GetTick
 1651 00f4 0246     		mov	r2, r0
 1652              		.loc 1 1226 25 discriminator 1
 1653 00f6 FB68     		ldr	r3, [r7, #12]
 1654 00f8 D31A     		subs	r3, r2, r3
 1655              		.loc 1 1226 9 discriminator 1
 1656 00fa 41F28832 		movw	r2, #5000
 1657 00fe 9342     		cmp	r3, r2
 1658 0100 01D9     		bls	.L109
1227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1659              		.loc 1 1228 16
 1660 0102 0323     		movs	r3, #3
 1661 0104 6EE0     		b	.L101
 1662              	.L109:
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1663              		.loc 1 1224 11
 1664 0106 3A4B     		ldr	r3, .L115+4
 1665 0108 9B68     		ldr	r3, [r3, #8]
 1666 010a 03F00C02 		and	r2, r3, #12
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1667              		.loc 1 1224 62
 1668 010e 7B68     		ldr	r3, [r7, #4]
 1669 0110 5B68     		ldr	r3, [r3, #4]
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1670              		.loc 1 1224 77
 1671 0112 9B00     		lsls	r3, r3, #2
1224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1672              		.loc 1 1224 41
 1673 0114 9A42     		cmp	r2, r3
 1674 0116 EBD1     		bne	.L110
 1675              	.L104:
1229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
1236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(hpre == RCC_SYSCLK_DIV2)
1237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
1239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------- HCLK Configuration after SYSCLK-------------------------*/
1243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is s
1244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1676              		.loc 1 1244 25
 1677 0118 7B68     		ldr	r3, [r7, #4]
 1678 011a 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc6keEU1.s 			page 53


 1679              		.loc 1 1244 38
 1680 011c 03F00203 		and	r3, r3, #2
 1681              		.loc 1 1244 5
 1682 0120 002B     		cmp	r3, #0
 1683 0122 10D0     		beq	.L111
1245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 1684              		.loc 1 1246 25
 1685 0124 7B68     		ldr	r3, [r7, #4]
 1686 0126 9A68     		ldr	r2, [r3, #8]
 1687              		.loc 1 1246 43
 1688 0128 314B     		ldr	r3, .L115+4
 1689 012a 9B68     		ldr	r3, [r3, #8]
 1690 012c 03F0F003 		and	r3, r3, #240
 1691              		.loc 1 1246 7
 1692 0130 9A42     		cmp	r2, r3
 1693 0132 08D2     		bcs	.L111
1247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1694              		.loc 1 1248 7
 1695 0134 2E4B     		ldr	r3, .L115+4
 1696 0136 9B68     		ldr	r3, [r3, #8]
 1697 0138 23F0F002 		bic	r2, r3, #240
 1698 013c 7B68     		ldr	r3, [r7, #4]
 1699 013e 9B68     		ldr	r3, [r3, #8]
 1700 0140 2B49     		ldr	r1, .L115+4
 1701 0142 1343     		orrs	r3, r3, r2
 1702 0144 8B60     		str	r3, [r1, #8]
 1703              	.L111:
1249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
1253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 1704              		.loc 1 1253 17
 1705 0146 294B     		ldr	r3, .L115
 1706 0148 1B68     		ldr	r3, [r3]
 1707 014a 03F00703 		and	r3, r3, #7
 1708              		.loc 1 1253 5
 1709 014e 3A68     		ldr	r2, [r7]
 1710 0150 9A42     		cmp	r2, r3
 1711 0152 10D2     		bcs	.L112
1254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1712              		.loc 1 1256 5
 1713 0154 254B     		ldr	r3, .L115
 1714 0156 1B68     		ldr	r3, [r3]
 1715 0158 23F00702 		bic	r2, r3, #7
 1716 015c 2349     		ldr	r1, .L115
 1717 015e 3B68     		ldr	r3, [r7]
 1718 0160 1343     		orrs	r3, r3, r2
 1719 0162 0B60     		str	r3, [r1]
1257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
ARM GAS  /tmp/cc6keEU1.s 			page 54


 1720              		.loc 1 1260 8
 1721 0164 214B     		ldr	r3, .L115
 1722 0166 1B68     		ldr	r3, [r3]
 1723 0168 03F00703 		and	r3, r3, #7
 1724              		.loc 1 1260 7
 1725 016c 3A68     		ldr	r2, [r7]
 1726 016e 9A42     		cmp	r2, r3
 1727 0170 01D0     		beq	.L112
1261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 1728              		.loc 1 1262 14
 1729 0172 0123     		movs	r3, #1
 1730 0174 36E0     		b	.L101
 1731              	.L112:
1263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1732              		.loc 1 1267 25
 1733 0176 7B68     		ldr	r3, [r7, #4]
 1734 0178 1B68     		ldr	r3, [r3]
 1735              		.loc 1 1267 38
 1736 017a 03F00403 		and	r3, r3, #4
 1737              		.loc 1 1267 5
 1738 017e 002B     		cmp	r3, #0
 1739 0180 08D0     		beq	.L113
1268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1740              		.loc 1 1270 5
 1741 0182 1B4B     		ldr	r3, .L115+4
 1742 0184 9B68     		ldr	r3, [r3, #8]
 1743 0186 23F4E062 		bic	r2, r3, #1792
 1744 018a 7B68     		ldr	r3, [r7, #4]
 1745 018c DB68     		ldr	r3, [r3, #12]
 1746 018e 1849     		ldr	r1, .L115+4
 1747 0190 1343     		orrs	r3, r3, r2
 1748 0192 8B60     		str	r3, [r1, #8]
 1749              	.L113:
1271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1750              		.loc 1 1274 25
 1751 0194 7B68     		ldr	r3, [r7, #4]
 1752 0196 1B68     		ldr	r3, [r3]
 1753              		.loc 1 1274 38
 1754 0198 03F00803 		and	r3, r3, #8
 1755              		.loc 1 1274 5
 1756 019c 002B     		cmp	r3, #0
 1757 019e 09D0     		beq	.L114
1275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1758              		.loc 1 1277 5
 1759 01a0 134B     		ldr	r3, .L115+4
ARM GAS  /tmp/cc6keEU1.s 			page 55


 1760 01a2 9B68     		ldr	r3, [r3, #8]
 1761 01a4 23F46052 		bic	r2, r3, #14336
 1762 01a8 7B68     		ldr	r3, [r7, #4]
 1763 01aa 1B69     		ldr	r3, [r3, #16]
 1764 01ac DB00     		lsls	r3, r3, #3
 1765 01ae 1049     		ldr	r1, .L115+4
 1766 01b0 1343     		orrs	r3, r3, r2
 1767 01b2 8B60     		str	r3, [r1, #8]
 1768              	.L114:
1278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) 
 1769              		.loc 1 1281 21
 1770 01b4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1771 01b8 0246     		mov	r2, r0
 1772              		.loc 1 1281 65 discriminator 1
 1773 01ba 0D4B     		ldr	r3, .L115+4
 1774 01bc 9B68     		ldr	r3, [r3, #8]
 1775              		.loc 1 1281 100 discriminator 1
 1776 01be 1B09     		lsrs	r3, r3, #4
 1777 01c0 03F00F03 		and	r3, r3, #15
 1778              		.loc 1 1281 64 discriminator 1
 1779 01c4 0B49     		ldr	r1, .L115+8
 1780 01c6 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1781              		.loc 1 1281 122 discriminator 1
 1782 01c8 03F01F03 		and	r3, r3, #31
 1783              		.loc 1 1281 47 discriminator 1
 1784 01cc 22FA03F3 		lsr	r3, r2, r3
 1785              		.loc 1 1281 19 discriminator 1
 1786 01d0 094A     		ldr	r2, .L115+12
 1787 01d2 1360     		str	r3, [r2]
1282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 1788              		.loc 1 1284 12
 1789 01d4 094B     		ldr	r3, .L115+16
 1790 01d6 1B68     		ldr	r3, [r3]
 1791 01d8 1846     		mov	r0, r3
 1792 01da FFF7FEFF 		bl	HAL_InitTick
 1793 01de 0346     		mov	r3, r0
 1794 01e0 FB72     		strb	r3, [r7, #11]
1285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return status;
 1795              		.loc 1 1286 10
 1796 01e2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 1797              	.L101:
1287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1798              		.loc 1 1287 1
 1799 01e4 1846     		mov	r0, r3
 1800 01e6 1037     		adds	r7, r7, #16
 1801              		.cfi_def_cfa_offset 8
 1802 01e8 BD46     		mov	sp, r7
 1803              		.cfi_def_cfa_register 13
 1804              		@ sp needed
 1805 01ea 80BD     		pop	{r7, pc}
 1806              	.L116:
ARM GAS  /tmp/cc6keEU1.s 			page 56


 1807              		.align	2
 1808              	.L115:
 1809 01ec 00200240 		.word	1073881088
 1810 01f0 00100240 		.word	1073876992
 1811 01f4 00000000 		.word	AHBPrescTable
 1812 01f8 00000000 		.word	SystemCoreClock
 1813 01fc 00000000 		.word	uwTickPrio
 1814              		.cfi_endproc
 1815              	.LFE447:
 1817              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1818              		.align	1
 1819              		.global	HAL_RCC_MCOConfig
 1820              		.syntax unified
 1821              		.thumb
 1822              		.thumb_func
 1824              	HAL_RCC_MCOConfig:
 1825              	.LFB448:
1288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *
1296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @verbatim
1297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
1301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
1302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Output clock to MCO pin.
1304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Enable the Clock Security System.
1306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @endverbatim
1308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
1313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
1314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
1315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          For STM32L4xx family this parameter can have only one value:
1316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
1317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
1321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI  MSI clock selected as MCO source
1322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
1323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO source
1324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
1326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
1327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L443xx
ARM GAS  /tmp/cc6keEU1.s 			page 57


1328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1826              		.loc 1 1340 1
 1827              		.cfi_startproc
 1828              		@ args = 0, pretend = 0, frame = 40
 1829              		@ frame_needed = 1, uses_anonymous_args = 0
 1830 0000 80B5     		push	{r7, lr}
 1831              		.cfi_def_cfa_offset 8
 1832              		.cfi_offset 7, -8
 1833              		.cfi_offset 14, -4
 1834 0002 8AB0     		sub	sp, sp, #40
 1835              		.cfi_def_cfa_offset 48
 1836 0004 00AF     		add	r7, sp, #0
 1837              		.cfi_def_cfa_register 7
 1838 0006 F860     		str	r0, [r7, #12]
 1839 0008 B960     		str	r1, [r7, #8]
 1840 000a 7A60     		str	r2, [r7, #4]
 1841              	.LBB4:
1341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* MCO Clock Enable */
1352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __MCO1_CLK_ENABLE();
 1842              		.loc 1 1352 3
 1843 000c 154B     		ldr	r3, .L118
 1844 000e DB6C     		ldr	r3, [r3, #76]
 1845 0010 144A     		ldr	r2, .L118
 1846 0012 43F00103 		orr	r3, r3, #1
 1847 0016 D364     		str	r3, [r2, #76]
 1848 0018 124B     		ldr	r3, .L118
 1849 001a DB6C     		ldr	r3, [r3, #76]
 1850 001c 03F00103 		and	r3, r3, #1
 1851 0020 3B61     		str	r3, [r7, #16]
 1852 0022 3B69     		ldr	r3, [r7, #16]
 1853              	.LBE4:
1353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pin = MCO1_PIN;
 1854              		.loc 1 1355 23
ARM GAS  /tmp/cc6keEU1.s 			page 58


 1855 0024 4FF48073 		mov	r3, #256
 1856 0028 7B61     		str	r3, [r7, #20]
1356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1857              		.loc 1 1356 24
 1858 002a 0223     		movs	r3, #2
 1859 002c BB61     		str	r3, [r7, #24]
1357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1860              		.loc 1 1357 25
 1861 002e 0223     		movs	r3, #2
 1862 0030 3B62     		str	r3, [r7, #32]
1358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1863              		.loc 1 1358 24
 1864 0032 0023     		movs	r3, #0
 1865 0034 FB61     		str	r3, [r7, #28]
1359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1866              		.loc 1 1359 29
 1867 0036 0023     		movs	r3, #0
 1868 0038 7B62     		str	r3, [r7, #36]
1360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1869              		.loc 1 1360 3
 1870 003a 07F11403 		add	r3, r7, #20
 1871 003e 1946     		mov	r1, r3
 1872 0040 4FF09040 		mov	r0, #1207959552
 1873 0044 FFF7FEFF 		bl	HAL_GPIO_Init
1361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 1874              		.loc 1 1363 3
 1875 0048 064B     		ldr	r3, .L118
 1876 004a 9B68     		ldr	r3, [r3, #8]
 1877 004c 23F0EE42 		bic	r2, r3, #1996488704
 1878 0050 B968     		ldr	r1, [r7, #8]
 1879 0052 7B68     		ldr	r3, [r7, #4]
 1880 0054 0B43     		orrs	r3, r3, r1
 1881 0056 0349     		ldr	r1, .L118
 1882 0058 1343     		orrs	r3, r3, r2
 1883 005a 8B60     		str	r3, [r1, #8]
1364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1884              		.loc 1 1364 1
 1885 005c 00BF     		nop
 1886 005e 2837     		adds	r7, r7, #40
 1887              		.cfi_def_cfa_offset 8
 1888 0060 BD46     		mov	sp, r7
 1889              		.cfi_def_cfa_register 13
 1890              		@ sp needed
 1891 0062 80BD     		pop	{r7, pc}
 1892              	.L119:
 1893              		.align	2
 1894              	.L118:
 1895 0064 00100240 		.word	1073876992
 1896              		.cfi_endproc
 1897              	.LFE448:
 1899              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1900              		.align	1
 1901              		.global	HAL_RCC_GetSysClockFreq
 1902              		.syntax unified
 1903              		.thumb
ARM GAS  /tmp/cc6keEU1.s 			page 59


 1904              		.thumb_func
 1906              	HAL_RCC_GetSysClockFreq:
 1907              	.LFB449:
1365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         constant and the selected clock source:
1372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI
1373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               in voltage and temperature.
1381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                have wrong result.
1385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         value for HSE crystal.
1388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 1908              		.loc 1 1399 1
 1909              		.cfi_startproc
 1910              		@ args = 0, pretend = 0, frame = 32
 1911              		@ frame_needed = 1, uses_anonymous_args = 0
 1912              		@ link register save eliminated.
 1913 0000 80B4     		push	{r7}
 1914              		.cfi_def_cfa_offset 4
 1915              		.cfi_offset 7, -4
 1916 0002 89B0     		sub	sp, sp, #36
 1917              		.cfi_def_cfa_offset 40
 1918 0004 00AF     		add	r7, sp, #0
 1919              		.cfi_def_cfa_register 7
1400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
 1920              		.loc 1 1400 12
 1921 0006 0023     		movs	r3, #0
 1922 0008 FB61     		str	r3, [r7, #28]
 1923              		.loc 1 1400 27
 1924 000a 0023     		movs	r3, #0
 1925 000c BB61     		str	r3, [r7, #24]
ARM GAS  /tmp/cc6keEU1.s 			page 60


1401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
1402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
1403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 1926              		.loc 1 1404 19
 1927 000e 3E4B     		ldr	r3, .L135
 1928 0010 9B68     		ldr	r3, [r3, #8]
 1929              		.loc 1 1404 17
 1930 0012 03F00C03 		and	r3, r3, #12
 1931 0016 3B61     		str	r3, [r7, #16]
1405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 1932              		.loc 1 1405 19
 1933 0018 3B4B     		ldr	r3, .L135
 1934 001a DB68     		ldr	r3, [r3, #12]
 1935              		.loc 1 1405 17
 1936 001c 03F00303 		and	r3, r3, #3
 1937 0020 FB60     		str	r3, [r7, #12]
1406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 1938              		.loc 1 1407 5
 1939 0022 3B69     		ldr	r3, [r7, #16]
 1940 0024 002B     		cmp	r3, #0
 1941 0026 05D0     		beq	.L121
 1942              		.loc 1 1407 42 discriminator 1
 1943 0028 3B69     		ldr	r3, [r7, #16]
 1944 002a 0C2B     		cmp	r3, #12
 1945 002c 21D1     		bne	.L122
1408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 1946              		.loc 1 1408 43
 1947 002e FB68     		ldr	r3, [r7, #12]
 1948 0030 012B     		cmp	r3, #1
 1949 0032 1ED1     		bne	.L122
 1950              	.L121:
1409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* MSI or PLL with MSI source used as system clock source */
1411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get SYSCLK source */
1413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 1951              		.loc 1 1413 8
 1952 0034 344B     		ldr	r3, .L135
 1953 0036 1B68     		ldr	r3, [r3]
 1954 0038 03F00803 		and	r3, r3, #8
 1955              		.loc 1 1413 7
 1956 003c 002B     		cmp	r3, #0
 1957 003e 07D1     		bne	.L123
1414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 1958              		.loc 1 1415 18
 1959 0040 314B     		ldr	r3, .L135
 1960 0042 D3F89430 		ldr	r3, [r3, #148]
 1961              		.loc 1 1415 56
 1962 0046 1B0A     		lsrs	r3, r3, #8
 1963              		.loc 1 1415 16
 1964 0048 03F00F03 		and	r3, r3, #15
 1965 004c FB61     		str	r3, [r7, #28]
 1966 004e 05E0     		b	.L124
 1967              	.L123:
ARM GAS  /tmp/cc6keEU1.s 			page 61


1416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 1968              		.loc 1 1419 18
 1969 0050 2D4B     		ldr	r3, .L135
 1970 0052 1B68     		ldr	r3, [r3]
 1971              		.loc 1 1419 53
 1972 0054 1B09     		lsrs	r3, r3, #4
 1973              		.loc 1 1419 16
 1974 0056 03F00F03 		and	r3, r3, #15
 1975 005a FB61     		str	r3, [r7, #28]
 1976              	.L124:
1420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     msirange = MSIRangeTable[msirange];
 1977              		.loc 1 1422 14
 1978 005c 2B4A     		ldr	r2, .L135+4
 1979 005e FB69     		ldr	r3, [r7, #28]
 1980 0060 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1981 0064 FB61     		str	r3, [r7, #28]
1423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
 1982              		.loc 1 1424 7
 1983 0066 3B69     		ldr	r3, [r7, #16]
 1984 0068 002B     		cmp	r3, #0
 1985 006a 0DD1     		bne	.L126
1425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI used as system clock source */
1427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       sysclockfreq = msirange;
 1986              		.loc 1 1427 20
 1987 006c FB69     		ldr	r3, [r7, #28]
 1988 006e BB61     		str	r3, [r7, #24]
1424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1989              		.loc 1 1424 7
 1990 0070 0AE0     		b	.L126
 1991              	.L122:
1428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSI)
 1992              		.loc 1 1430 10
 1993 0072 3B69     		ldr	r3, [r7, #16]
 1994 0074 042B     		cmp	r3, #4
 1995 0076 02D1     		bne	.L127
1431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSI used as system clock source */
1433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
 1996              		.loc 1 1433 18
 1997 0078 254B     		ldr	r3, .L135+8
 1998 007a BB61     		str	r3, [r7, #24]
 1999 007c 04E0     		b	.L126
 2000              	.L127:
1434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSE)
 2001              		.loc 1 1435 10
 2002 007e 3B69     		ldr	r3, [r7, #16]
 2003 0080 082B     		cmp	r3, #8
ARM GAS  /tmp/cc6keEU1.s 			page 62


 2004 0082 01D1     		bne	.L126
1436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSE used as system clock source */
1438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
 2005              		.loc 1 1438 18
 2006 0084 234B     		ldr	r3, .L135+12
 2007 0086 BB61     		str	r3, [r7, #24]
 2008              	.L126:
1439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected case: sysclockfreq at 0 */
1443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(sysclk_source == RCC_CFGR_SWS_PLL)
 2009              		.loc 1 1445 5
 2010 0088 3B69     		ldr	r3, [r7, #16]
 2011 008a 0C2B     		cmp	r3, #12
 2012 008c 34D1     		bne	.L128
1446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL used as system clock  source */
1448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
1450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     */
1452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2013              		.loc 1 1452 17
 2014 008e 1E4B     		ldr	r3, .L135
 2015 0090 DB68     		ldr	r3, [r3, #12]
 2016              		.loc 1 1452 15
 2017 0092 03F00303 		and	r3, r3, #3
 2018 0096 BB60     		str	r3, [r7, #8]
1453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     switch (pllsource)
 2019              		.loc 1 1454 5
 2020 0098 BB68     		ldr	r3, [r7, #8]
 2021 009a 022B     		cmp	r3, #2
 2022 009c 03D0     		beq	.L129
 2023 009e BB68     		ldr	r3, [r7, #8]
 2024 00a0 032B     		cmp	r3, #3
 2025 00a2 03D0     		beq	.L130
 2026 00a4 05E0     		b	.L134
 2027              	.L129:
1455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSI_VALUE;
 2028              		.loc 1 1457 14
 2029 00a6 1A4B     		ldr	r3, .L135+8
 2030 00a8 7B61     		str	r3, [r7, #20]
1458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2031              		.loc 1 1458 7
 2032 00aa 05E0     		b	.L132
 2033              	.L130:
1459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = HSE_VALUE;
 2034              		.loc 1 1461 14
ARM GAS  /tmp/cc6keEU1.s 			page 63


 2035 00ac 194B     		ldr	r3, .L135+12
 2036 00ae 7B61     		str	r3, [r7, #20]
1462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2037              		.loc 1 1462 7
 2038 00b0 02E0     		b	.L132
 2039              	.L134:
1463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     default:
1466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = msirange;
 2040              		.loc 1 1466 14
 2041 00b2 FB69     		ldr	r3, [r7, #28]
 2042 00b4 7B61     		str	r3, [r7, #20]
1467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 2043              		.loc 1 1467 7
 2044 00b6 00BF     		nop
 2045              	.L132:
1468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 2046              		.loc 1 1469 13
 2047 00b8 134B     		ldr	r3, .L135
 2048 00ba DB68     		ldr	r3, [r3, #12]
 2049              		.loc 1 1469 54
 2050 00bc 1B09     		lsrs	r3, r3, #4
 2051 00be 03F00703 		and	r3, r3, #7
 2052              		.loc 1 1469 10
 2053 00c2 0133     		adds	r3, r3, #1
 2054 00c4 7B60     		str	r3, [r7, #4]
1470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 2055              		.loc 1 1470 25
 2056 00c6 104B     		ldr	r3, .L135
 2057 00c8 DB68     		ldr	r3, [r3, #12]
 2058              		.loc 1 1470 66
 2059 00ca 1B0A     		lsrs	r3, r3, #8
 2060 00cc 03F07F03 		and	r3, r3, #127
 2061              		.loc 1 1470 22
 2062 00d0 7A69     		ldr	r2, [r7, #20]
 2063 00d2 03FB02F2 		mul	r2, r3, r2
 2064              		.loc 1 1470 12
 2065 00d6 7B68     		ldr	r3, [r7, #4]
 2066 00d8 B2FBF3F3 		udiv	r3, r2, r3
 2067 00dc 7B61     		str	r3, [r7, #20]
1471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 2068              		.loc 1 1471 14
 2069 00de 0A4B     		ldr	r3, .L135
 2070 00e0 DB68     		ldr	r3, [r3, #12]
 2071              		.loc 1 1471 55
 2072 00e2 5B0E     		lsrs	r3, r3, #25
 2073 00e4 03F00303 		and	r3, r3, #3
 2074              		.loc 1 1471 80
 2075 00e8 0133     		adds	r3, r3, #1
 2076              		.loc 1 1471 10
 2077 00ea 5B00     		lsls	r3, r3, #1
 2078 00ec 3B60     		str	r3, [r7]
1472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco / pllr;
 2079              		.loc 1 1472 18
 2080 00ee 7A69     		ldr	r2, [r7, #20]
ARM GAS  /tmp/cc6keEU1.s 			page 64


 2081 00f0 3B68     		ldr	r3, [r7]
 2082 00f2 B2FBF3F3 		udiv	r3, r2, r3
 2083 00f6 BB61     		str	r3, [r7, #24]
 2084              	.L128:
1473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
 2085              		.loc 1 1475 10
 2086 00f8 BB69     		ldr	r3, [r7, #24]
1476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2087              		.loc 1 1476 1
 2088 00fa 1846     		mov	r0, r3
 2089 00fc 2437     		adds	r7, r7, #36
 2090              		.cfi_def_cfa_offset 4
 2091 00fe BD46     		mov	sp, r7
 2092              		.cfi_def_cfa_register 13
 2093              		@ sp needed
 2094 0100 5DF8047B 		ldr	r7, [sp], #4
 2095              		.cfi_restore 7
 2096              		.cfi_def_cfa_offset 0
 2097 0104 7047     		bx	lr
 2098              	.L136:
 2099 0106 00BF     		.align	2
 2100              	.L135:
 2101 0108 00100240 		.word	1073876992
 2102 010c 00000000 		.word	MSIRangeTable
 2103 0110 0024F400 		.word	16000000
 2104 0114 00127A00 		.word	8000000
 2105              		.cfi_endproc
 2106              	.LFE449:
 2108              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2109              		.align	1
 2110              		.global	HAL_RCC_GetHCLKFreq
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2115              	HAL_RCC_GetHCLKFreq:
 2116              	.LFB450:
1477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2117              		.loc 1 1487 1
 2118              		.cfi_startproc
 2119              		@ args = 0, pretend = 0, frame = 0
 2120              		@ frame_needed = 1, uses_anonymous_args = 0
 2121              		@ link register save eliminated.
 2122 0000 80B4     		push	{r7}
 2123              		.cfi_def_cfa_offset 4
 2124              		.cfi_offset 7, -4
ARM GAS  /tmp/cc6keEU1.s 			page 65


 2125 0002 00AF     		add	r7, sp, #0
 2126              		.cfi_def_cfa_register 7
1488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
 2127              		.loc 1 1488 10
 2128 0004 034B     		ldr	r3, .L139
 2129 0006 1B68     		ldr	r3, [r3]
1489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2130              		.loc 1 1489 1
 2131 0008 1846     		mov	r0, r3
 2132 000a BD46     		mov	sp, r7
 2133              		.cfi_def_cfa_register 13
 2134              		@ sp needed
 2135 000c 5DF8047B 		ldr	r7, [sp], #4
 2136              		.cfi_restore 7
 2137              		.cfi_def_cfa_offset 0
 2138 0010 7047     		bx	lr
 2139              	.L140:
 2140 0012 00BF     		.align	2
 2141              	.L139:
 2142 0014 00000000 		.word	SystemCoreClock
 2143              		.cfi_endproc
 2144              	.LFE450:
 2146              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2147              		.align	1
 2148              		.global	HAL_RCC_GetPCLK1Freq
 2149              		.syntax unified
 2150              		.thumb
 2151              		.thumb_func
 2153              	HAL_RCC_GetPCLK1Freq:
 2154              	.LFB451:
1490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2155              		.loc 1 1498 1
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 1, uses_anonymous_args = 0
 2159 0000 80B5     		push	{r7, lr}
 2160              		.cfi_def_cfa_offset 8
 2161              		.cfi_offset 7, -8
 2162              		.cfi_offset 14, -4
 2163 0002 00AF     		add	r7, sp, #0
 2164              		.cfi_def_cfa_register 7
1499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_P
 2165              		.loc 1 1500 11
 2166 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2167 0008 0246     		mov	r2, r0
 2168              		.loc 1 1500 51 discriminator 1
 2169 000a 064B     		ldr	r3, .L143
 2170 000c 9B68     		ldr	r3, [r3, #8]
ARM GAS  /tmp/cc6keEU1.s 			page 66


 2171              		.loc 1 1500 87 discriminator 1
 2172 000e 1B0A     		lsrs	r3, r3, #8
 2173 0010 03F00703 		and	r3, r3, #7
 2174              		.loc 1 1500 50 discriminator 1
 2175 0014 0449     		ldr	r1, .L143+4
 2176 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2177              		.loc 1 1500 110 discriminator 1
 2178 0018 03F01F03 		and	r3, r3, #31
 2179              		.loc 1 1500 33 discriminator 1
 2180 001c 22FA03F3 		lsr	r3, r2, r3
1501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2181              		.loc 1 1501 1
 2182 0020 1846     		mov	r0, r3
 2183 0022 80BD     		pop	{r7, pc}
 2184              	.L144:
 2185              		.align	2
 2186              	.L143:
 2187 0024 00100240 		.word	1073876992
 2188 0028 00000000 		.word	APBPrescTable
 2189              		.cfi_endproc
 2190              	.LFE451:
 2192              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2193              		.align	1
 2194              		.global	HAL_RCC_GetPCLK2Freq
 2195              		.syntax unified
 2196              		.thumb
 2197              		.thumb_func
 2199              	HAL_RCC_GetPCLK2Freq:
 2200              	.LFB452:
1502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2201              		.loc 1 1510 1
 2202              		.cfi_startproc
 2203              		@ args = 0, pretend = 0, frame = 0
 2204              		@ frame_needed = 1, uses_anonymous_args = 0
 2205 0000 80B5     		push	{r7, lr}
 2206              		.cfi_def_cfa_offset 8
 2207              		.cfi_offset 7, -8
 2208              		.cfi_offset 14, -4
 2209 0002 00AF     		add	r7, sp, #0
 2210              		.cfi_def_cfa_register 7
1511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PP
 2211              		.loc 1 1512 11
 2212 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2213 0008 0246     		mov	r2, r0
 2214              		.loc 1 1512 50 discriminator 1
 2215 000a 064B     		ldr	r3, .L147
 2216 000c 9B68     		ldr	r3, [r3, #8]
 2217              		.loc 1 1512 86 discriminator 1
ARM GAS  /tmp/cc6keEU1.s 			page 67


 2218 000e DB0A     		lsrs	r3, r3, #11
 2219 0010 03F00703 		and	r3, r3, #7
 2220              		.loc 1 1512 49 discriminator 1
 2221 0014 0449     		ldr	r1, .L147+4
 2222 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2223              		.loc 1 1512 109 discriminator 1
 2224 0018 03F01F03 		and	r3, r3, #31
 2225              		.loc 1 1512 32 discriminator 1
 2226 001c 22FA03F3 		lsr	r3, r2, r3
1513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2227              		.loc 1 1513 1
 2228 0020 1846     		mov	r0, r3
 2229 0022 80BD     		pop	{r7, pc}
 2230              	.L148:
 2231              		.align	2
 2232              	.L147:
 2233 0024 00100240 		.word	1073876992
 2234 0028 00000000 		.word	APBPrescTable
 2235              		.cfi_endproc
 2236              	.LFE452:
 2238              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2239              		.align	1
 2240              		.global	HAL_RCC_GetOscConfig
 2241              		.syntax unified
 2242              		.thumb
 2243              		.thumb_func
 2245              	HAL_RCC_GetOscConfig:
 2246              	.LFB453:
1514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2247              		.loc 1 1523 1
 2248              		.cfi_startproc
 2249              		@ args = 0, pretend = 0, frame = 8
 2250              		@ frame_needed = 1, uses_anonymous_args = 0
 2251              		@ link register save eliminated.
 2252 0000 80B4     		push	{r7}
 2253              		.cfi_def_cfa_offset 4
 2254              		.cfi_offset 7, -4
 2255 0002 83B0     		sub	sp, sp, #12
 2256              		.cfi_def_cfa_offset 16
 2257 0004 00AF     		add	r7, sp, #0
 2258              		.cfi_def_cfa_register 7
 2259 0006 7860     		str	r0, [r7, #4]
1524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
ARM GAS  /tmp/cc6keEU1.s 			page 68


1530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2260              		.loc 1 1532 37
 2261 0008 7B68     		ldr	r3, [r7, #4]
 2262 000a 1F22     		movs	r2, #31
 2263 000c 1A60     		str	r2, [r3]
1533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2264              		.loc 1 1537 6
 2265 000e 5E4B     		ldr	r3, .L167
 2266 0010 1B68     		ldr	r3, [r3]
 2267 0012 03F48023 		and	r3, r3, #262144
 2268              		.loc 1 1537 5
 2269 0016 B3F5802F 		cmp	r3, #262144
 2270 001a 04D1     		bne	.L150
1538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2271              		.loc 1 1539 33
 2272 001c 7B68     		ldr	r3, [r7, #4]
 2273 001e 4FF4A022 		mov	r2, #327680
 2274 0022 5A60     		str	r2, [r3, #4]
 2275 0024 0EE0     		b	.L151
 2276              	.L150:
1540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 2277              		.loc 1 1541 11
 2278 0026 584B     		ldr	r3, .L167
 2279 0028 1B68     		ldr	r3, [r3]
 2280 002a 03F48033 		and	r3, r3, #65536
 2281              		.loc 1 1541 10
 2282 002e B3F5803F 		cmp	r3, #65536
 2283 0032 04D1     		bne	.L152
1542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2284              		.loc 1 1543 33
 2285 0034 7B68     		ldr	r3, [r7, #4]
 2286 0036 4FF48032 		mov	r2, #65536
 2287 003a 5A60     		str	r2, [r3, #4]
 2288 003c 02E0     		b	.L151
 2289              	.L152:
1544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2290              		.loc 1 1547 33
 2291 003e 7B68     		ldr	r3, [r7, #4]
 2292 0040 0022     		movs	r2, #0
 2293 0042 5A60     		str	r2, [r3, #4]
 2294              	.L151:
1548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    /* Get the MSI configuration -----------------------------------------------*/
1551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
ARM GAS  /tmp/cc6keEU1.s 			page 69


 2295              		.loc 1 1551 6
 2296 0044 504B     		ldr	r3, .L167
 2297 0046 1B68     		ldr	r3, [r3]
 2298 0048 03F00103 		and	r3, r3, #1
 2299              		.loc 1 1551 5
 2300 004c 012B     		cmp	r3, #1
 2301 004e 03D1     		bne	.L153
1552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 2302              		.loc 1 1553 33
 2303 0050 7B68     		ldr	r3, [r7, #4]
 2304 0052 0122     		movs	r2, #1
 2305 0054 9A61     		str	r2, [r3, #24]
 2306 0056 02E0     		b	.L154
 2307              	.L153:
1554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 2308              		.loc 1 1557 33
 2309 0058 7B68     		ldr	r3, [r7, #4]
 2310 005a 0022     		movs	r2, #0
 2311 005c 9A61     		str	r2, [r3, #24]
 2312              	.L154:
1558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSI
 2313              		.loc 1 1560 44
 2314 005e 4A4B     		ldr	r3, .L167
 2315 0060 5B68     		ldr	r3, [r3, #4]
 2316              		.loc 1 1560 84
 2317 0062 1B0A     		lsrs	r3, r3, #8
 2318 0064 DAB2     		uxtb	r2, r3
 2319              		.loc 1 1560 42
 2320 0066 7B68     		ldr	r3, [r7, #4]
 2321 0068 DA61     		str	r2, [r3, #28]
1561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 2322              		.loc 1 1561 38
 2323 006a 474B     		ldr	r3, .L167
 2324 006c 1B68     		ldr	r3, [r3]
 2325 006e 03F0F002 		and	r2, r3, #240
 2326              		.loc 1 1561 36
 2327 0072 7B68     		ldr	r3, [r7, #4]
 2328 0074 1A62     		str	r2, [r3, #32]
1562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 2329              		.loc 1 1564 6
 2330 0076 444B     		ldr	r3, .L167
 2331 0078 1B68     		ldr	r3, [r3]
 2332 007a 03F48073 		and	r3, r3, #256
 2333              		.loc 1 1564 5
 2334 007e B3F5807F 		cmp	r3, #256
 2335 0082 04D1     		bne	.L155
1565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2336              		.loc 1 1566 33
ARM GAS  /tmp/cc6keEU1.s 			page 70


 2337 0084 7B68     		ldr	r3, [r7, #4]
 2338 0086 4FF48072 		mov	r2, #256
 2339 008a DA60     		str	r2, [r3, #12]
 2340 008c 02E0     		b	.L156
 2341              	.L155:
1567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2342              		.loc 1 1570 33
 2343 008e 7B68     		ldr	r3, [r7, #4]
 2344 0090 0022     		movs	r2, #0
 2345 0092 DA60     		str	r2, [r3, #12]
 2346              	.L156:
1571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSI
 2347              		.loc 1 1573 44
 2348 0094 3C4B     		ldr	r3, .L167
 2349 0096 5B68     		ldr	r3, [r3, #4]
 2350              		.loc 1 1573 84
 2351 0098 1B0E     		lsrs	r3, r3, #24
 2352 009a 03F01F02 		and	r2, r3, #31
 2353              		.loc 1 1573 42
 2354 009e 7B68     		ldr	r3, [r7, #4]
 2355 00a0 1A61     		str	r2, [r3, #16]
1574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2356              		.loc 1 1576 6
 2357 00a2 394B     		ldr	r3, .L167
 2358 00a4 D3F89030 		ldr	r3, [r3, #144]
 2359 00a8 03F00403 		and	r3, r3, #4
 2360              		.loc 1 1576 5
 2361 00ac 042B     		cmp	r3, #4
 2362 00ae 03D1     		bne	.L157
1577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
1582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2363              		.loc 1 1586 35
 2364 00b0 7B68     		ldr	r3, [r7, #4]
 2365 00b2 0522     		movs	r2, #5
 2366 00b4 9A60     		str	r2, [r3, #8]
 2367 00b6 0DE0     		b	.L158
 2368              	.L157:
1587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2369              		.loc 1 1589 11
 2370 00b8 334B     		ldr	r3, .L167
ARM GAS  /tmp/cc6keEU1.s 			page 71


 2371 00ba D3F89030 		ldr	r3, [r3, #144]
 2372 00be 03F00103 		and	r3, r3, #1
 2373              		.loc 1 1589 10
 2374 00c2 012B     		cmp	r3, #1
 2375 00c4 03D1     		bne	.L159
1590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
1595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2376              		.loc 1 1599 35
 2377 00c6 7B68     		ldr	r3, [r7, #4]
 2378 00c8 0122     		movs	r2, #1
 2379 00ca 9A60     		str	r2, [r3, #8]
 2380 00cc 02E0     		b	.L158
 2381              	.L159:
1600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2382              		.loc 1 1604 33
 2383 00ce 7B68     		ldr	r3, [r7, #4]
 2384 00d0 0022     		movs	r2, #0
 2385 00d2 9A60     		str	r2, [r3, #8]
 2386              	.L158:
1605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 2387              		.loc 1 1608 6
 2388 00d4 2C4B     		ldr	r3, .L167
 2389 00d6 D3F89430 		ldr	r3, [r3, #148]
 2390 00da 03F00103 		and	r3, r3, #1
 2391              		.loc 1 1608 5
 2392 00de 012B     		cmp	r3, #1
 2393 00e0 03D1     		bne	.L160
1609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2394              		.loc 1 1610 33
 2395 00e2 7B68     		ldr	r3, [r7, #4]
 2396 00e4 0122     		movs	r2, #1
 2397 00e6 5A61     		str	r2, [r3, #20]
 2398 00e8 02E0     		b	.L161
 2399              	.L160:
1611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2400              		.loc 1 1614 33
 2401 00ea 7B68     		ldr	r3, [r7, #4]
 2402 00ec 0022     		movs	r2, #0
ARM GAS  /tmp/cc6keEU1.s 			page 72


 2403 00ee 5A61     		str	r2, [r3, #20]
 2404              	.L161:
1615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
1617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
1620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
1622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
1626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
1628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
1632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
1634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 2405              		.loc 1 1640 33
 2406 00f0 7B68     		ldr	r3, [r7, #4]
 2407 00f2 0022     		movs	r2, #0
 2408 00f4 5A62     		str	r2, [r3, #36]
1641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 2409              		.loc 1 1644 6
 2410 00f6 244B     		ldr	r3, .L167
 2411 00f8 1B68     		ldr	r3, [r3]
 2412 00fa 03F08073 		and	r3, r3, #16777216
 2413              		.loc 1 1644 5
 2414 00fe B3F1807F 		cmp	r3, #16777216
 2415 0102 03D1     		bne	.L162
1645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2416              		.loc 1 1646 37
 2417 0104 7B68     		ldr	r3, [r7, #4]
 2418 0106 0222     		movs	r2, #2
 2419 0108 9A62     		str	r2, [r3, #40]
 2420 010a 02E0     		b	.L163
 2421              	.L162:
1647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2422              		.loc 1 1650 37
 2423 010c 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc6keEU1.s 			page 73


 2424 010e 0122     		movs	r2, #1
 2425 0110 9A62     		str	r2, [r3, #40]
 2426              	.L163:
1651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 2427              		.loc 1 1652 38
 2428 0112 1D4B     		ldr	r3, .L167
 2429 0114 DB68     		ldr	r3, [r3, #12]
 2430 0116 03F00302 		and	r2, r3, #3
 2431              		.loc 1 1652 36
 2432 011a 7B68     		ldr	r3, [r7, #4]
 2433 011c DA62     		str	r2, [r3, #44]
1653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
 2434              		.loc 1 1653 34
 2435 011e 1A4B     		ldr	r3, .L167
 2436 0120 DB68     		ldr	r3, [r3, #12]
 2437              		.loc 1 1653 75
 2438 0122 1B09     		lsrs	r3, r3, #4
 2439 0124 03F00703 		and	r3, r3, #7
 2440              		.loc 1 1653 100
 2441 0128 5A1C     		adds	r2, r3, #1
 2442              		.loc 1 1653 31
 2443 012a 7B68     		ldr	r3, [r7, #4]
 2444 012c 1A63     		str	r2, [r3, #48]
1654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 2445              		.loc 1 1654 33
 2446 012e 164B     		ldr	r3, .L167
 2447 0130 DB68     		ldr	r3, [r3, #12]
 2448              		.loc 1 1654 74
 2449 0132 1B0A     		lsrs	r3, r3, #8
 2450 0134 03F07F02 		and	r2, r3, #127
 2451              		.loc 1 1654 31
 2452 0138 7B68     		ldr	r3, [r7, #4]
 2453 013a 5A63     		str	r2, [r3, #52]
1655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
 2454              		.loc 1 1655 36
 2455 013c 124B     		ldr	r3, .L167
 2456 013e DB68     		ldr	r3, [r3, #12]
 2457              		.loc 1 1655 77
 2458 0140 5B0D     		lsrs	r3, r3, #21
 2459 0142 03F00303 		and	r3, r3, #3
 2460              		.loc 1 1655 102
 2461 0146 0133     		adds	r3, r3, #1
 2462              		.loc 1 1655 108
 2463 0148 5A00     		lsls	r2, r3, #1
 2464              		.loc 1 1655 31
 2465 014a 7B68     		ldr	r3, [r7, #4]
 2466 014c DA63     		str	r2, [r3, #60]
1656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
 2467              		.loc 1 1656 36
 2468 014e 0E4B     		ldr	r3, .L167
 2469 0150 DB68     		ldr	r3, [r3, #12]
 2470              		.loc 1 1656 77
 2471 0152 5B0E     		lsrs	r3, r3, #25
 2472 0154 03F00303 		and	r3, r3, #3
 2473              		.loc 1 1656 102
 2474 0158 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc6keEU1.s 			page 74


 2475              		.loc 1 1656 108
 2476 015a 5A00     		lsls	r2, r3, #1
 2477              		.loc 1 1656 31
 2478 015c 7B68     		ldr	r3, [r7, #4]
 2479 015e 1A64     		str	r2, [r3, #64]
1657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
1658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_
1660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 2480              		.loc 1 1661 6
 2481 0160 094B     		ldr	r3, .L167
 2482 0162 DB68     		ldr	r3, [r3, #12]
 2483 0164 03F40033 		and	r3, r3, #131072
 2484              		.loc 1 1661 5
 2485 0168 002B     		cmp	r3, #0
 2486 016a 03D0     		beq	.L164
1662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
 2487              		.loc 1 1663 33
 2488 016c 7B68     		ldr	r3, [r7, #4]
 2489 016e 1122     		movs	r2, #17
 2490 0170 9A63     		str	r2, [r3, #56]
1664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
1668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
1671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2491              		.loc 1 1671 1
 2492 0172 02E0     		b	.L166
 2493              	.L164:
1667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2494              		.loc 1 1667 33
 2495 0174 7B68     		ldr	r3, [r7, #4]
 2496 0176 0722     		movs	r2, #7
 2497 0178 9A63     		str	r2, [r3, #56]
 2498              	.L166:
 2499              		.loc 1 1671 1
 2500 017a 00BF     		nop
 2501 017c 0C37     		adds	r7, r7, #12
 2502              		.cfi_def_cfa_offset 4
 2503 017e BD46     		mov	sp, r7
 2504              		.cfi_def_cfa_register 13
 2505              		@ sp needed
 2506 0180 5DF8047B 		ldr	r7, [sp], #4
 2507              		.cfi_restore 7
 2508              		.cfi_def_cfa_offset 0
 2509 0184 7047     		bx	lr
 2510              	.L168:
 2511 0186 00BF     		.align	2
 2512              	.L167:
 2513 0188 00100240 		.word	1073876992
 2514              		.cfi_endproc
 2515              	.LFE453:
ARM GAS  /tmp/cc6keEU1.s 			page 75


 2517              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2518              		.align	1
 2519              		.global	HAL_RCC_GetClockConfig
 2520              		.syntax unified
 2521              		.thumb
 2522              		.thumb_func
 2524              	HAL_RCC_GetClockConfig:
 2525              	.LFB454:
1672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
1677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  pFLatency  Pointer on the Flash Latency.
1679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2526              		.loc 1 1682 1
 2527              		.cfi_startproc
 2528              		@ args = 0, pretend = 0, frame = 8
 2529              		@ frame_needed = 1, uses_anonymous_args = 0
 2530              		@ link register save eliminated.
 2531 0000 80B4     		push	{r7}
 2532              		.cfi_def_cfa_offset 4
 2533              		.cfi_offset 7, -4
 2534 0002 83B0     		sub	sp, sp, #12
 2535              		.cfi_def_cfa_offset 16
 2536 0004 00AF     		add	r7, sp, #0
 2537              		.cfi_def_cfa_register 7
 2538 0006 7860     		str	r0, [r7, #4]
 2539 0008 3960     		str	r1, [r7]
1683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void  *)NULL);
1685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2540              		.loc 1 1688 32
 2541 000a 7B68     		ldr	r3, [r7, #4]
 2542 000c 0F22     		movs	r2, #15
 2543 000e 1A60     		str	r2, [r3]
1689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 2544              		.loc 1 1691 37
 2545 0010 124B     		ldr	r3, .L170
 2546 0012 9B68     		ldr	r3, [r3, #8]
 2547 0014 03F00302 		and	r2, r3, #3
 2548              		.loc 1 1691 35
 2549 0018 7B68     		ldr	r3, [r7, #4]
 2550 001a 5A60     		str	r2, [r3, #4]
1692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 2551              		.loc 1 1694 38
ARM GAS  /tmp/cc6keEU1.s 			page 76


 2552 001c 0F4B     		ldr	r3, .L170
 2553 001e 9B68     		ldr	r3, [r3, #8]
 2554 0020 03F0F002 		and	r2, r3, #240
 2555              		.loc 1 1694 36
 2556 0024 7B68     		ldr	r3, [r7, #4]
 2557 0026 9A60     		str	r2, [r3, #8]
1695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 2558              		.loc 1 1697 39
 2559 0028 0C4B     		ldr	r3, .L170
 2560 002a 9B68     		ldr	r3, [r3, #8]
 2561 002c 03F4E062 		and	r2, r3, #1792
 2562              		.loc 1 1697 37
 2563 0030 7B68     		ldr	r3, [r7, #4]
 2564 0032 DA60     		str	r2, [r3, #12]
1698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 2565              		.loc 1 1700 40
 2566 0034 094B     		ldr	r3, .L170
 2567 0036 9B68     		ldr	r3, [r3, #8]
 2568              		.loc 1 1700 76
 2569 0038 DB08     		lsrs	r3, r3, #3
 2570 003a 03F4E062 		and	r2, r3, #1792
 2571              		.loc 1 1700 37
 2572 003e 7B68     		ldr	r3, [r7, #4]
 2573 0040 1A61     		str	r2, [r3, #16]
1701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
 2574              		.loc 1 1703 16
 2575 0042 074B     		ldr	r3, .L170+4
 2576 0044 1B68     		ldr	r3, [r3]
 2577 0046 03F00702 		and	r2, r3, #7
 2578              		.loc 1 1703 14
 2579 004a 3B68     		ldr	r3, [r7]
 2580 004c 1A60     		str	r2, [r3]
1704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2581              		.loc 1 1704 1
 2582 004e 00BF     		nop
 2583 0050 0C37     		adds	r7, r7, #12
 2584              		.cfi_def_cfa_offset 4
 2585 0052 BD46     		mov	sp, r7
 2586              		.cfi_def_cfa_register 13
 2587              		@ sp needed
 2588 0054 5DF8047B 		ldr	r7, [sp], #4
 2589              		.cfi_restore 7
 2590              		.cfi_def_cfa_offset 0
 2591 0058 7047     		bx	lr
 2592              	.L171:
 2593 005a 00BF     		.align	2
 2594              	.L170:
 2595 005c 00100240 		.word	1073876992
 2596 0060 00200240 		.word	1073881088
 2597              		.cfi_endproc
 2598              	.LFE454:
ARM GAS  /tmp/cc6keEU1.s 			page 77


 2600              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2601              		.align	1
 2602              		.global	HAL_RCC_EnableCSS
 2603              		.syntax unified
 2604              		.thumb
 2605              		.thumb_func
 2607              	HAL_RCC_EnableCSS:
 2608              	.LFB455:
1705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
1713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2609              		.loc 1 1717 1
 2610              		.cfi_startproc
 2611              		@ args = 0, pretend = 0, frame = 0
 2612              		@ frame_needed = 1, uses_anonymous_args = 0
 2613              		@ link register save eliminated.
 2614 0000 80B4     		push	{r7}
 2615              		.cfi_def_cfa_offset 4
 2616              		.cfi_offset 7, -4
 2617 0002 00AF     		add	r7, sp, #0
 2618              		.cfi_def_cfa_register 7
1718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2619              		.loc 1 1718 3
 2620 0004 054B     		ldr	r3, .L173
 2621 0006 1B68     		ldr	r3, [r3]
 2622 0008 044A     		ldr	r2, .L173
 2623 000a 43F40023 		orr	r3, r3, #524288
 2624 000e 1360     		str	r3, [r2]
1719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2625              		.loc 1 1719 1
 2626 0010 00BF     		nop
 2627 0012 BD46     		mov	sp, r7
 2628              		.cfi_def_cfa_register 13
 2629              		@ sp needed
 2630 0014 5DF8047B 		ldr	r7, [sp], #4
 2631              		.cfi_restore 7
 2632              		.cfi_def_cfa_offset 0
 2633 0018 7047     		bx	lr
 2634              	.L174:
 2635 001a 00BF     		.align	2
 2636              	.L173:
 2637 001c 00100240 		.word	1073876992
 2638              		.cfi_endproc
 2639              	.LFE455:
 2641              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2642              		.align	1
 2643              		.global	HAL_RCC_NMI_IRQHandler
ARM GAS  /tmp/cc6keEU1.s 			page 78


 2644              		.syntax unified
 2645              		.thumb
 2646              		.thumb_func
 2648              	HAL_RCC_NMI_IRQHandler:
 2649              	.LFB456:
1720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2650              		.loc 1 1727 1
 2651              		.cfi_startproc
 2652              		@ args = 0, pretend = 0, frame = 0
 2653              		@ frame_needed = 1, uses_anonymous_args = 0
 2654 0000 80B5     		push	{r7, lr}
 2655              		.cfi_def_cfa_offset 8
 2656              		.cfi_offset 7, -8
 2657              		.cfi_offset 14, -4
 2658 0002 00AF     		add	r7, sp, #0
 2659              		.cfi_def_cfa_register 7
1728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 2660              		.loc 1 1729 6
 2661 0004 074B     		ldr	r3, .L178
 2662 0006 DB69     		ldr	r3, [r3, #28]
 2663 0008 03F48073 		and	r3, r3, #256
 2664              		.loc 1 1729 5
 2665 000c B3F5807F 		cmp	r3, #256
 2666 0010 05D1     		bne	.L177
1730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2667              		.loc 1 1732 5
 2668 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2669              		.loc 1 1735 5
 2670 0016 034B     		ldr	r3, .L178
 2671 0018 4FF48072 		mov	r2, #256
 2672 001c 1A62     		str	r2, [r3, #32]
 2673              	.L177:
1736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2674              		.loc 1 1737 1
 2675 001e 00BF     		nop
 2676 0020 80BD     		pop	{r7, pc}
 2677              	.L179:
 2678 0022 00BF     		.align	2
 2679              	.L178:
 2680 0024 00100240 		.word	1073876992
 2681              		.cfi_endproc
 2682              	.LFE456:
 2684              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
ARM GAS  /tmp/cc6keEU1.s 			page 79


 2685              		.align	1
 2686              		.weak	HAL_RCC_CSSCallback
 2687              		.syntax unified
 2688              		.thumb
 2689              		.thumb_func
 2691              	HAL_RCC_CSSCallback:
 2692              	.LFB457:
1738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback.
1741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval none
1742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2693              		.loc 1 1744 1
 2694              		.cfi_startproc
 2695              		@ args = 0, pretend = 0, frame = 0
 2696              		@ frame_needed = 1, uses_anonymous_args = 0
 2697              		@ link register save eliminated.
 2698 0000 80B4     		push	{r7}
 2699              		.cfi_def_cfa_offset 4
 2700              		.cfi_offset 7, -4
 2701 0002 00AF     		add	r7, sp, #0
 2702              		.cfi_def_cfa_register 7
1745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback should be implemented in the user file
1747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
1748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2703              		.loc 1 1748 1
 2704 0004 00BF     		nop
 2705 0006 BD46     		mov	sp, r7
 2706              		.cfi_def_cfa_register 13
 2707              		@ sp needed
 2708 0008 5DF8047B 		ldr	r7, [sp], #4
 2709              		.cfi_restore 7
 2710              		.cfi_def_cfa_offset 0
 2711 000c 7047     		bx	lr
 2712              		.cfi_endproc
 2713              	.LFE457:
 2715              		.section	.text.HAL_RCC_GetResetSource,"ax",%progbits
 2716              		.align	1
 2717              		.global	HAL_RCC_GetResetSource
 2718              		.syntax unified
 2719              		.thumb
 2720              		.thumb_func
 2722              	HAL_RCC_GetResetSource:
 2723              	.LFB458:
1749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Get and clear reset flags
1752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  None
1753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Once reset flags are retrieved, this API is clearing them in order
1754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         to isolate next reset reason.
1755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval can be a combination of @ref RCC_Reset_Flag
1756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetResetSource(void)
1758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
ARM GAS  /tmp/cc6keEU1.s 			page 80


 2724              		.loc 1 1758 1
 2725              		.cfi_startproc
 2726              		@ args = 0, pretend = 0, frame = 8
 2727              		@ frame_needed = 1, uses_anonymous_args = 0
 2728              		@ link register save eliminated.
 2729 0000 80B4     		push	{r7}
 2730              		.cfi_def_cfa_offset 4
 2731              		.cfi_offset 7, -4
 2732 0002 83B0     		sub	sp, sp, #12
 2733              		.cfi_def_cfa_offset 16
 2734 0004 00AF     		add	r7, sp, #0
 2735              		.cfi_def_cfa_register 7
1759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t reset;
1760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get all reset flags */
1762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 2736              		.loc 1 1762 14
 2737 0006 0A4B     		ldr	r3, .L183
 2738 0008 D3F89430 		ldr	r3, [r3, #148]
 2739              		.loc 1 1762 9
 2740 000c 03F07E43 		and	r3, r3, #-33554432
 2741 0010 7B60     		str	r3, [r7, #4]
1763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear Reset flags */
1765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2742              		.loc 1 1765 6
 2743 0012 074B     		ldr	r3, .L183
 2744 0014 D3F89430 		ldr	r3, [r3, #148]
 2745 0018 054A     		ldr	r2, .L183
 2746              		.loc 1 1765 12
 2747 001a 43F40003 		orr	r3, r3, #8388608
 2748 001e C2F89430 		str	r3, [r2, #148]
1766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return reset;
 2749              		.loc 1 1767 10
 2750 0022 7B68     		ldr	r3, [r7, #4]
1768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2751              		.loc 1 1768 1
 2752 0024 1846     		mov	r0, r3
 2753 0026 0C37     		adds	r7, r7, #12
 2754              		.cfi_def_cfa_offset 4
 2755 0028 BD46     		mov	sp, r7
 2756              		.cfi_def_cfa_register 13
 2757              		@ sp needed
 2758 002a 5DF8047B 		ldr	r7, [sp], #4
 2759              		.cfi_restore 7
 2760              		.cfi_def_cfa_offset 0
 2761 002e 7047     		bx	lr
 2762              	.L184:
 2763              		.align	2
 2764              	.L183:
 2765 0030 00100240 		.word	1073876992
 2766              		.cfi_endproc
 2767              	.LFE458:
 2769              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
 2770              		.align	1
 2771              		.syntax unified
ARM GAS  /tmp/cc6keEU1.s 			page 81


 2772              		.thumb
 2773              		.thumb_func
 2775              	RCC_SetFlashLatencyFromMSIRange:
 2776              	.LFB459:
1769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**  * @}
1771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             voltage range.
1784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
1785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
1786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
1788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 2777              		.loc 1 1788 1
 2778              		.cfi_startproc
 2779              		@ args = 0, pretend = 0, frame = 24
 2780              		@ frame_needed = 1, uses_anonymous_args = 0
 2781 0000 80B5     		push	{r7, lr}
 2782              		.cfi_def_cfa_offset 8
 2783              		.cfi_offset 7, -8
 2784              		.cfi_offset 14, -4
 2785 0002 86B0     		sub	sp, sp, #24
 2786              		.cfi_def_cfa_offset 32
 2787 0004 00AF     		add	r7, sp, #0
 2788              		.cfi_def_cfa_register 7
 2789 0006 7860     		str	r0, [r7, #4]
1789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t vos;
1790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 2790              		.loc 1 1790 12
 2791 0008 0023     		movs	r3, #0
 2792 000a 3B61     		str	r3, [r7, #16]
1791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 2793              		.loc 1 1792 6
 2794 000c 2A4B     		ldr	r3, .L195
 2795 000e 9B6D     		ldr	r3, [r3, #88]
 2796 0010 03F08053 		and	r3, r3, #268435456
 2797              		.loc 1 1792 5
 2798 0014 002B     		cmp	r3, #0
 2799 0016 03D0     		beq	.L186
1793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2800              		.loc 1 1794 11
 2801 0018 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2802 001c 7861     		str	r0, [r7, #20]
 2803 001e 14E0     		b	.L187
ARM GAS  /tmp/cc6keEU1.s 			page 82


 2804              	.L186:
 2805              	.LBB5:
1795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2806              		.loc 1 1798 5
 2807 0020 254B     		ldr	r3, .L195
 2808 0022 9B6D     		ldr	r3, [r3, #88]
 2809 0024 244A     		ldr	r2, .L195
 2810 0026 43F08053 		orr	r3, r3, #268435456
 2811 002a 9365     		str	r3, [r2, #88]
 2812 002c 224B     		ldr	r3, .L195
 2813 002e 9B6D     		ldr	r3, [r3, #88]
 2814 0030 03F08053 		and	r3, r3, #268435456
 2815 0034 FB60     		str	r3, [r7, #12]
 2816 0036 FB68     		ldr	r3, [r7, #12]
 2817              	.LBE5:
1799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
 2818              		.loc 1 1799 11
 2819 0038 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
 2820 003c 7861     		str	r0, [r7, #20]
1800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 2821              		.loc 1 1800 5
 2822 003e 1E4B     		ldr	r3, .L195
 2823 0040 9B6D     		ldr	r3, [r3, #88]
 2824 0042 1D4A     		ldr	r2, .L195
 2825 0044 23F08053 		bic	r3, r3, #268435456
 2826 0048 9365     		str	r3, [r2, #88]
 2827              	.L187:
1801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 2828              		.loc 1 1803 5
 2829 004a 7B69     		ldr	r3, [r7, #20]
 2830 004c B3F5007F 		cmp	r3, #512
 2831 0050 0BD1     		bne	.L188
1804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2832              		.loc 1 1805 7
 2833 0052 7B68     		ldr	r3, [r7, #4]
 2834 0054 802B     		cmp	r3, #128
 2835 0056 19D9     		bls	.L189
1806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange > RCC_MSIRANGE_10)
 2836              		.loc 1 1808 9
 2837 0058 7B68     		ldr	r3, [r7, #4]
 2838 005a A02B     		cmp	r3, #160
 2839 005c 02D9     		bls	.L190
1809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 48Mhz */
1811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2840              		.loc 1 1811 17
 2841 005e 0223     		movs	r3, #2
 2842 0060 3B61     		str	r3, [r7, #16]
 2843 0062 13E0     		b	.L189
ARM GAS  /tmp/cc6keEU1.s 			page 83


 2844              	.L190:
1812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 24Mhz or 32Mhz */
1816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2845              		.loc 1 1816 17
 2846 0064 0123     		movs	r3, #1
 2847 0066 3B61     		str	r3, [r7, #16]
 2848 0068 10E0     		b	.L189
 2849              	.L188:
1817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
1820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
1824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange >= RCC_MSIRANGE_8)
1826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI >= 16Mhz */
1828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_2; /* 2WS */
1829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_7)
1833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
 2850              		.loc 1 1840 7
 2851 006a 7B68     		ldr	r3, [r7, #4]
 2852 006c 802B     		cmp	r3, #128
 2853 006e 02D9     		bls	.L191
1841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_3; /* 3WS */
 2854              		.loc 1 1843 15
 2855 0070 0323     		movs	r3, #3
 2856 0072 3B61     		str	r3, [r7, #16]
 2857 0074 0AE0     		b	.L189
 2858              	.L191:
1844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_8)
 2859              		.loc 1 1847 9
 2860 0076 7B68     		ldr	r3, [r7, #4]
 2861 0078 802B     		cmp	r3, #128
 2862 007a 02D1     		bne	.L192
1848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 16Mhz */
ARM GAS  /tmp/cc6keEU1.s 			page 84


1850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
 2863              		.loc 1 1850 17
 2864 007c 0223     		movs	r3, #2
 2865 007e 3B61     		str	r3, [r7, #16]
 2866 0080 04E0     		b	.L189
 2867              	.L192:
1851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(msirange == RCC_MSIRANGE_7)
 2868              		.loc 1 1852 14
 2869 0082 7B68     		ldr	r3, [r7, #4]
 2870 0084 702B     		cmp	r3, #112
 2871 0086 01D1     		bne	.L189
1853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
 2872              		.loc 1 1855 17
 2873 0088 0123     		movs	r3, #1
 2874 008a 3B61     		str	r3, [r7, #16]
 2875              	.L189:
1856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* nothing to do */
1861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 2876              		.loc 1 1866 3
 2877 008c 0B4B     		ldr	r3, .L195+4
 2878 008e 1B68     		ldr	r3, [r3]
 2879 0090 23F00702 		bic	r2, r3, #7
 2880 0094 0949     		ldr	r1, .L195+4
 2881 0096 3B69     		ldr	r3, [r7, #16]
 2882 0098 1343     		orrs	r3, r3, r2
 2883 009a 0B60     		str	r3, [r1]
1867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
 2884              		.loc 1 1870 6
 2885 009c 074B     		ldr	r3, .L195+4
 2886 009e 1B68     		ldr	r3, [r3]
 2887 00a0 03F00703 		and	r3, r3, #7
 2888              		.loc 1 1870 5
 2889 00a4 3A69     		ldr	r2, [r7, #16]
 2890 00a6 9A42     		cmp	r2, r3
 2891 00a8 01D0     		beq	.L193
1871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 2892              		.loc 1 1872 12
 2893 00aa 0123     		movs	r3, #1
 2894 00ac 00E0     		b	.L194
 2895              	.L193:
1873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
ARM GAS  /tmp/cc6keEU1.s 			page 85


1874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 2896              		.loc 1 1875 10
 2897 00ae 0023     		movs	r3, #0
 2898              	.L194:
1876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2899              		.loc 1 1876 1
 2900 00b0 1846     		mov	r0, r3
 2901 00b2 1837     		adds	r7, r7, #24
 2902              		.cfi_def_cfa_offset 8
 2903 00b4 BD46     		mov	sp, r7
 2904              		.cfi_def_cfa_register 13
 2905              		@ sp needed
 2906 00b6 80BD     		pop	{r7, pc}
 2907              	.L196:
 2908              		.align	2
 2909              	.L195:
 2910 00b8 00100240 		.word	1073876992
 2911 00bc 00200240 		.word	1073881088
 2912              		.cfi_endproc
 2913              	.LFE459:
 2915              		.text
 2916              	.Letext0:
 2917              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 2918              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2919              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 2920              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2921              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 2922              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 2923              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2924              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2925              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 2926              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
ARM GAS  /tmp/cc6keEU1.s 			page 86


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_rcc.c
     /tmp/cc6keEU1.s:21     .rodata.CHANNEL_OFFSET_TAB:00000000 $d
     /tmp/cc6keEU1.s:24     .rodata.CHANNEL_OFFSET_TAB:00000000 CHANNEL_OFFSET_TAB
     /tmp/cc6keEU1.s:27     .text.HAL_RCC_DeInit:00000000 $t
     /tmp/cc6keEU1.s:33     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
     /tmp/cc6keEU1.s:231    .text.HAL_RCC_DeInit:00000130 $d
     /tmp/cc6keEU1.s:240    .text.HAL_RCC_OscConfig:00000000 $t
     /tmp/cc6keEU1.s:246    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
     /tmp/cc6keEU1.s:2775   .text.RCC_SetFlashLatencyFromMSIRange:00000000 RCC_SetFlashLatencyFromMSIRange
     /tmp/cc6keEU1.s:1906   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
     /tmp/cc6keEU1.s:629    .text.HAL_RCC_OscConfig:00000270 $d
     /tmp/cc6keEU1.s:635    .text.HAL_RCC_OscConfig:00000280 $t
     /tmp/cc6keEU1.s:1034   .text.HAL_RCC_OscConfig:00000504 $d
     /tmp/cc6keEU1.s:1038   .text.HAL_RCC_OscConfig:0000050c $t
     /tmp/cc6keEU1.s:1434   .text.HAL_RCC_OscConfig:00000780 $d
     /tmp/cc6keEU1.s:1438   .text.HAL_RCC_OscConfig:00000788 $t
     /tmp/cc6keEU1.s:1472   .text.HAL_RCC_OscConfig:000007b0 $d
     /tmp/cc6keEU1.s:1478   .text.HAL_RCC_ClockConfig:00000000 $t
     /tmp/cc6keEU1.s:1484   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
     /tmp/cc6keEU1.s:1809   .text.HAL_RCC_ClockConfig:000001ec $d
     /tmp/cc6keEU1.s:1818   .text.HAL_RCC_MCOConfig:00000000 $t
     /tmp/cc6keEU1.s:1824   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
     /tmp/cc6keEU1.s:1895   .text.HAL_RCC_MCOConfig:00000064 $d
     /tmp/cc6keEU1.s:1900   .text.HAL_RCC_GetSysClockFreq:00000000 $t
     /tmp/cc6keEU1.s:2101   .text.HAL_RCC_GetSysClockFreq:00000108 $d
     /tmp/cc6keEU1.s:2109   .text.HAL_RCC_GetHCLKFreq:00000000 $t
     /tmp/cc6keEU1.s:2115   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
     /tmp/cc6keEU1.s:2142   .text.HAL_RCC_GetHCLKFreq:00000014 $d
     /tmp/cc6keEU1.s:2147   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
     /tmp/cc6keEU1.s:2153   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
     /tmp/cc6keEU1.s:2187   .text.HAL_RCC_GetPCLK1Freq:00000024 $d
     /tmp/cc6keEU1.s:2193   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
     /tmp/cc6keEU1.s:2199   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
     /tmp/cc6keEU1.s:2233   .text.HAL_RCC_GetPCLK2Freq:00000024 $d
     /tmp/cc6keEU1.s:2239   .text.HAL_RCC_GetOscConfig:00000000 $t
     /tmp/cc6keEU1.s:2245   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
     /tmp/cc6keEU1.s:2513   .text.HAL_RCC_GetOscConfig:00000188 $d
     /tmp/cc6keEU1.s:2518   .text.HAL_RCC_GetClockConfig:00000000 $t
     /tmp/cc6keEU1.s:2524   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
     /tmp/cc6keEU1.s:2595   .text.HAL_RCC_GetClockConfig:0000005c $d
     /tmp/cc6keEU1.s:2601   .text.HAL_RCC_EnableCSS:00000000 $t
     /tmp/cc6keEU1.s:2607   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
     /tmp/cc6keEU1.s:2637   .text.HAL_RCC_EnableCSS:0000001c $d
     /tmp/cc6keEU1.s:2642   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
     /tmp/cc6keEU1.s:2648   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
     /tmp/cc6keEU1.s:2691   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
     /tmp/cc6keEU1.s:2680   .text.HAL_RCC_NMI_IRQHandler:00000024 $d
     /tmp/cc6keEU1.s:2685   .text.HAL_RCC_CSSCallback:00000000 $t
     /tmp/cc6keEU1.s:2716   .text.HAL_RCC_GetResetSource:00000000 $t
     /tmp/cc6keEU1.s:2722   .text.HAL_RCC_GetResetSource:00000000 HAL_RCC_GetResetSource
     /tmp/cc6keEU1.s:2765   .text.HAL_RCC_GetResetSource:00000030 $d
     /tmp/cc6keEU1.s:2770   .text.RCC_SetFlashLatencyFromMSIRange:00000000 $t
     /tmp/cc6keEU1.s:2910   .text.RCC_SetFlashLatencyFromMSIRange:000000b8 $d
                           .group:00000000 wm4.0.e7b64c2c371cf922f2c8028878d5c18e
                           .group:00000000 wm4.stm32l4xx_hal_conf.h.23.286c2f63aaa73ed97ffb4d26f7caa6e9
                           .group:00000000 wm4.stm32l4xx.h.38.9f5830373ca31b8a3cd182fdc6c7b69a
ARM GAS  /tmp/cc6keEU1.s 			page 87


                           .group:00000000 wm4.stm32l475xx.h.34.2f1a75aed66751e299f09004aef64973
                           .group:00000000 wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.78077cef1206e937f7b56043ffca496a
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.stm32l475xx.h.423.4d783859c9ac66890c9807dd7bd3a4db
                           .group:00000000 wm4.stm32l4xx.h.196.f5ae8047c57b6175c94f246ef967a286
                           .group:00000000 wm4.stm32_hal_legacy.h.22.08b8350ccf512ba8d98002fb33e7cbe5
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.stm32l4xx_hal_def.h.58.1058a33f7217e935f2a6b51956d66a69
                           .group:00000000 wm4.stm32l4xx_hal_rcc.h.156.ab8eecc4e10f4827a2aa75d3549a356d
                           .group:00000000 wm4.stm32l4xx_hal_rcc_ex.h.20.4a82a27d561b6d42fa16a54f82e29067
                           .group:00000000 wm4.stm32l4xx_hal_gpio.h.21.2d2b1fd6aa6afa7b6dcc89cf752a9a25
                           .group:00000000 wm4.stm32l4xx_hal_gpio_ex.h.21.7ea705f5185dd3c6b8ea336f2858cd46
                           .group:00000000 wm4.stm32l4xx_ll_dma.h.21.b30e7f48d60d1fc53041ec1e3fd6e54a
                           .group:00000000 wm4.stm32l4xx_hal_dma.h.166.54a7f8d65cee6f051d541dc010387b5a
                           .group:00000000 wm4.stm32l4xx_hal_dfsdm.h.21.6785e38d00075079c7f2e5657def82ae
                           .group:00000000 wm4.stm32l4xx_hal_cortex.h.21.cb491126bd2d6f44e90b66f27acb8434
                           .group:00000000 wm4.stm32l4xx_ll_adc.h.21.0c578f71501c74365c67044efed214d6
                           .group:00000000 wm4.stm32l4xx_hal_adc.h.411.68f60682cdb20556089756a482f23764
                           .group:00000000 wm4.stm32l4xx_hal_adc_ex.h.21.7b82cb80166a21dfa8cb3e2fa8f8e654
                           .group:00000000 wm4.stm32l4xx_hal_can.h.21.5019586d8e7137c0cec16eb1f9d6677b
                           .group:00000000 wm4.stm32l4xx_ll_exti.h.21.d866eff070d6f999af2ce4ea60aa40ac
                           .group:00000000 wm4.stm32l4xx_hal_comp.h.87.7f14cb673a463359c83faa552328844d
                           .group:00000000 wm4.stm32l4xx_hal_crc.h.21.4c36a140cca35e6a8e478e76c6ad98e3
                           .group:00000000 wm4.stm32l4xx_hal_crc_ex.h.21.9cc3dead436542d416ee5572c231a242
                           .group:00000000 wm4.stm32l4xx_hal_dac.h.21.69feba704135531cf3d9b92de27b71d5
                           .group:00000000 wm4.stm32l4xx_hal_dac_ex.h.21.c86699169bead5415cc3e94027b67df4
                           .group:00000000 wm4.stm32l4xx_hal_exti.h.21.242e0410874d91d6d7523948fff74125
                           .group:00000000 wm4.stm32l4xx_hal_firewall.h.21.7ed44f4228fcc2ef96d2177dd8632645
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.20.5e337018ccfa211b4afe888a79aae9f5
                           .group:00000000 wm4.stm32l4xx_hal_flash.h.846.0445f6ea07a3f9aac82891c8687d96fb
                           .group:00000000 wm4.stm32l4xx_ll_usb.h.21.5b5e42fb72a33dd326d7b20064953946
                           .group:00000000 wm4.stm32l4xx_hal_hcd.h.107.73f2fd24f57e8822da5cc86bd5ad3dfd
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.21.e7fc2065051c77019a818818e4a637d8
                           .group:00000000 wm4.stm32l4xx_hal_i2c_ex.h.21.ad4ad4e558d4fec06df87d163a6927d7
                           .group:00000000 wm4.stm32l4xx_hal_i2c.h.737.fa3908c81294cf0f9894ae336466002c
                           .group:00000000 wm4.stm32l4xx_hal_irda.h.21.136c042f9eef333167a549cc099df0c9
                           .group:00000000 wm4.stm32l4xx_hal_irda_ex.h.21.e0ada4e6d2b2cadfb512dd3c8ac0a637
                           .group:00000000 wm4.stm32l4xx_hal_iwdg.h.21.f94ca75f2fe1ebc7a2a8d0f5b58d8430
                           .group:00000000 wm4.stm32l4xx_hal_lptim.h.21.78222ea6639fc8c02789d293a048991e
                           .group:00000000 wm4.stm32l4xx_ll_sdmmc.h.21.65a5a8696b6ca7b87cc93d218084d702
                           .group:00000000 wm4.stm32l4xx_hal_mmc.h.69.8f4159f0a88ef1ebc33c58a8f10362b9
                           .group:00000000 wm4.stm32l4xx_ll_fmc.h.21.156a244c55010643ee92c6119049cb68
                           .group:00000000 wm4.stm32l4xx_hal_nand.h.176.9bfeac6e4e757991088bbd0df44e2be9
                           .group:00000000 wm4.stm32l4xx_hal_nor.h.21.d47e91e825f466bbac02fac0a7845a7a
                           .group:00000000 wm4.stm32l4xx_hal_opamp.h.21.9d841e1eaccee939f247b3f973f8af5f
                           .group:00000000 wm4.stm32l4xx_hal_pcd.h.169.addb1fac652268a18a0707cfcb5e2e47
                           .group:00000000 wm4.stm32l4xx_hal_pwr.h.21.7ddab2caa97243c36e496eca17b27618
                           .group:00000000 wm4.stm32l4xx_hal_pwr_ex.h.21.65ad8bbdbcb1950d945c0de10f22dc80
                           .group:00000000 wm4.stm32l4xx_hal_qspi.h.21.0291dad4eaa82101f2f77d76315c9b12
                           .group:00000000 wm4.stm32l4xx_hal_rng.h.21.96593715bdeab0c74ac9dfc538fb2feb
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.21.9da6b1aeebde99930891f803cb7f9678
                           .group:00000000 wm4.stm32l4xx_hal_rtc_ex.h.21.c692539378320719c7f2a2da1ca64502
                           .group:00000000 wm4.stm32l4xx_hal_rtc.h.999.c8bd9450c783628bd606ecb31bea5cc9
ARM GAS  /tmp/cc6keEU1.s 			page 88


                           .group:00000000 wm4.stm32l4xx_hal_sai.h.21.c1165aaf2bbde65fae28ed4817be5cc5
                           .group:00000000 wm4.stm32l4xx_hal_sd.h.21.b395c90a87e82f7e8d77d4a518036063
                           .group:00000000 wm4.stm32l4xx_hal_smartcard.h.21.423c3ad63e0df35b864303e89e6d253c
                           .group:00000000 wm4.stm32l4xx_hal_smartcard_ex.h.21.801a2ce9252a785aec000b3fc7667a74
                           .group:00000000 wm4.stm32l4xx_hal_smbus.h.21.7480adb16468bfdce819ee591f21299e
                           .group:00000000 wm4.stm32l4xx_hal_smbus_ex.h.21.bdc715f5f6fb6612a871d3c03c3b871f
                           .group:00000000 wm4.stm32l4xx_hal_spi.h.21.3b51f9f7b241962f6b3483c47a43334f
                           .group:00000000 wm4.stm32l4xx_hal_sram.h.21.285210181e158bddc1cdde63dde572fd
                           .group:00000000 wm4.stm32l4xx_hal_swpmi.h.21.787f994f40b117a62aad9a6dd408b8fc
                           .group:00000000 wm4.stm32l4xx_hal_tim.h.21.d190832030e7505384ad081daa7ba8d6
                           .group:00000000 wm4.stm32l4xx_hal_tim_ex.h.21.1d0860218366ee9f64a97fd8af0ddee1
                           .group:00000000 wm4.stm32l4xx_hal_tsc.h.21.e9010049847ea38297d4b95a5ede0d8c
                           .group:00000000 wm4.stm32l4xx_hal_uart.h.21.480c0a64ca01596a921cda9dceb01df4
                           .group:00000000 wm4.stm32l4xx_hal_uart_ex.h.21.d793e64693c93af07c90464aef42bd83
                           .group:00000000 wm4.stm32l4xx_hal_usart.h.21.561c0058e33cb8df6671dcd29d5d25f9
                           .group:00000000 wm4.stm32l4xx_hal_usart_ex.h.21.111da650523691ebc80d64103d7b26e5
                           .group:00000000 wm4.stm32l4xx_hal_wwdg.h.21.073aa79d58120ae4fb8590c46b210051
                           .group:00000000 wm4.stm32l4xx_hal.h.75.d364b3778b3801d2f66bb409c48d396d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
MSIRangeTable
APBPrescTable
HAL_PWREx_GetVoltageRange
