
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000253    0.545997 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.009589    0.158379    0.721340    1.267337 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.158379    0.000003    1.267340 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005386    0.259128    0.205201    1.472541 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.259128    0.000025    1.472566 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003333    0.147063    0.133340    1.605906 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.147063    0.000004    1.605910 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.605910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000253    0.545997 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795997   clock uncertainty
                                  0.000000    0.795997   clock reconvergence pessimism
                                  0.126223    0.922220   library hold time
                                              0.922220   data required time
---------------------------------------------------------------------------------------------
                                              0.922220   data required time
                                             -1.605910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683690   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000046    0.545790 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013737    0.188755    0.749247    1.295037 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.188755    0.000096    1.295134 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004298    0.249055    0.187221    1.482355 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.249055    0.000004    1.482360 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003720    0.173236    0.176196    1.658556 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.173236    0.000010    1.658565 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.658565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000046    0.545790 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795790   clock uncertainty
                                  0.000000    0.795790   clock reconvergence pessimism
                                  0.120833    0.916623   library hold time
                                              0.916623   data required time
---------------------------------------------------------------------------------------------
                                              0.916623   data required time
                                             -1.658565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741942   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000105    0.545849 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013111    0.183575    0.745036    1.290885 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.183575    0.000064    1.290949 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004842    0.250425    0.203288    1.494238 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.250425    0.000015    1.494253 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003570    0.171175    0.174759    1.669012 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.171175    0.000008    1.669020 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.669020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000105    0.545849 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795849   clock uncertainty
                                  0.000000    0.795849   clock reconvergence pessimism
                                  0.121257    0.917106   library hold time
                                              0.917106   data required time
---------------------------------------------------------------------------------------------
                                              0.917106   data required time
                                             -1.669020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751914   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000190    0.545934 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.021880    0.438091    1.047424    1.593359 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.438091    0.000088    1.593446 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003395    0.168780    0.116603    1.710049 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.168780    0.000005    1.710054 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.710054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000190    0.545934 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795934   clock uncertainty
                                  0.000000    0.795934   clock reconvergence pessimism
                                  0.121751    0.917685   library hold time
                                              0.917685   data required time
---------------------------------------------------------------------------------------------
                                              0.917685   data required time
                                             -1.710054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792369   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000244    0.545988 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017520    0.227758    0.774817    1.320805 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.227758    0.000037    1.320841 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004770    0.277643    0.257287    1.578129 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.277643    0.000011    1.578140 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003582    0.150271    0.138554    1.716694 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.150271    0.000008    1.716703 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.716703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000244    0.545988 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795988   clock uncertainty
                                  0.000000    0.795988   clock reconvergence pessimism
                                  0.125562    0.921550   library hold time
                                              0.921550   data required time
---------------------------------------------------------------------------------------------
                                              0.921550   data required time
                                             -1.716703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795153   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000226    0.545970 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.020755    0.256585    0.795732    1.341702 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.256585    0.000025    1.341727 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005201    0.284237    0.273867    1.615595 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.284237    0.000021    1.615615 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003386    0.147752    0.137367    1.752982 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.147752    0.000005    1.752987 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.752987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000226    0.545970 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795970   clock uncertainty
                                  0.000000    0.795970   clock reconvergence pessimism
                                  0.126081    0.922051   library hold time
                                              0.922051   data required time
---------------------------------------------------------------------------------------------
                                              0.922051   data required time
                                             -1.752987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830936   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000178    0.545016 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005874    0.190830    0.887563    1.432578 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.190830    0.000029    1.432607 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.011075    0.200937    0.172560    1.605167 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.200937    0.000080    1.605247 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.015189    0.341117    0.264138    1.869385 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.341117    0.000049    1.869434 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003728    0.152302    0.114903    1.984337 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.152302    0.000011    1.984348 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.984348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000041    0.545785 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795785   clock uncertainty
                                  0.000000    0.795785   clock reconvergence pessimism
                                  0.125144    0.920929   library hold time
                                              0.920929   data required time
---------------------------------------------------------------------------------------------
                                              0.920929   data required time
                                             -1.984348   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063419   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516765    0.000513    5.090457 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090457   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000105    0.545849 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795849   clock uncertainty
                                  0.000000    0.795849   clock reconvergence pessimism
                                  0.377277    1.173126   library removal time
                                              1.173126   data required time
---------------------------------------------------------------------------------------------
                                              1.173126   data required time
                                             -5.090457   data arrival time
---------------------------------------------------------------------------------------------
                                              3.917331   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516765    0.000488    5.090432 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000046    0.545790 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795790   clock uncertainty
                                  0.000000    0.795790   clock reconvergence pessimism
                                  0.377277    1.173068   library removal time
                                              1.173068   data required time
---------------------------------------------------------------------------------------------
                                              1.173068   data required time
                                             -5.090432   data arrival time
---------------------------------------------------------------------------------------------
                                              3.917364   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516768    0.000672    5.090616 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097806    0.000041    0.545785 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795785   clock uncertainty
                                  0.000000    0.795785   clock reconvergence pessimism
                                  0.377278    1.173062   library removal time
                                              1.173062   data required time
---------------------------------------------------------------------------------------------
                                              1.173062   data required time
                                             -5.090616   data arrival time
---------------------------------------------------------------------------------------------
                                              3.917553   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383748    0.000357    4.625426 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.060032    0.516765    0.464518    5.089944 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.516768    0.000678    5.090622 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.090622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000074    0.544911 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.794911   clock uncertainty
                                  0.000000    0.794911   clock reconvergence pessimism
                                  0.377103    1.172014   library removal time
                                              1.172014   data required time
---------------------------------------------------------------------------------------------
                                              1.172014   data required time
                                             -5.090622   data arrival time
---------------------------------------------------------------------------------------------
                                              3.918609   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000054    5.097033 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000190    0.545934 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795934   clock uncertainty
                                  0.000000    0.795934   clock reconvergence pessimism
                                  0.364442    1.160376   library removal time
                                              1.160376   data required time
---------------------------------------------------------------------------------------------
                                              1.160376   data required time
                                             -5.097033   data arrival time
---------------------------------------------------------------------------------------------
                                              3.936656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000130    5.097109 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000226    0.545970 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795970   clock uncertainty
                                  0.000000    0.795970   clock reconvergence pessimism
                                  0.364442    1.160412   library removal time
                                              1.160412   data required time
---------------------------------------------------------------------------------------------
                                              1.160412   data required time
                                             -5.097109   data arrival time
---------------------------------------------------------------------------------------------
                                              3.936697   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000207    5.097187 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000244    0.545988 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795988   clock uncertainty
                                  0.000000    0.795988   clock reconvergence pessimism
                                  0.364442    1.160430   library removal time
                                              1.160430   data required time
---------------------------------------------------------------------------------------------
                                              1.160430   data required time
                                             -5.097187   data arrival time
---------------------------------------------------------------------------------------------
                                              3.936757   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000271    5.097250 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000277    0.311856 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.029977    0.097806    0.233888    0.545744 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.097807    0.000253    0.545997 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795997   clock uncertainty
                                  0.000000    0.795997   clock reconvergence pessimism
                                  0.364442    1.160440   library removal time
                                              1.160440   data required time
---------------------------------------------------------------------------------------------
                                              1.160440   data required time
                                             -5.097250   data arrival time
---------------------------------------------------------------------------------------------
                                              3.936810   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000246    5.097226 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097226   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000178    0.545016 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795016   clock uncertainty
                                  0.000000    0.795016   clock reconvergence pessimism
                                  0.364261    1.159277   library removal time
                                              1.159277   data required time
---------------------------------------------------------------------------------------------
                                              1.159277   data required time
                                             -5.097226   data arrival time
---------------------------------------------------------------------------------------------
                                              3.937949   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000304    5.097283 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000192    0.545029 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795029   clock uncertainty
                                  0.000000    0.795029   clock reconvergence pessimism
                                  0.364261    1.159290   library removal time
                                              1.159290   data required time
---------------------------------------------------------------------------------------------
                                              1.159290   data required time
                                             -5.097283   data arrival time
---------------------------------------------------------------------------------------------
                                              3.937993   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000278    5.097258 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097258   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000169    0.545006 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795006   clock uncertainty
                                  0.000000    0.795006   clock reconvergence pessimism
                                  0.364261    1.159267   library removal time
                                              1.159267   data required time
---------------------------------------------------------------------------------------------
                                              1.159267   data required time
                                             -5.097258   data arrival time
---------------------------------------------------------------------------------------------
                                              3.937990   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000402    5.097381 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097381   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000257    0.545094 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795094   clock uncertainty
                                  0.000000    0.795094   clock reconvergence pessimism
                                  0.364261    1.159355   library removal time
                                              1.159355   data required time
---------------------------------------------------------------------------------------------
                                              1.159355   data required time
                                             -5.097381   data arrival time
---------------------------------------------------------------------------------------------
                                              3.938026   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004090    0.117244    0.040646    4.040646 ^ rst_n (in)
                                                         rst_n (net)
                      0.117244    0.000000    4.040646 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006523    0.160818    0.225124    4.265770 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.160818    0.000036    4.265806 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.043272    0.383748    0.359263    4.625069 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.383750    0.000437    4.625506 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.079723    0.359922    0.471473    5.096979 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.359922    0.000421    5.097400 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.097400   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024595    0.134084    0.061492    0.061492 ^ clk (in)
                                                         clk (net)
                      0.134084    0.000000    0.061492 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048114    0.113447    0.250086    0.311578 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113447    0.000275    0.311854 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.028629    0.096633    0.232983    0.544837 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096633    0.000266    0.545103 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.795103   clock uncertainty
                                  0.000000    0.795103   clock reconvergence pessimism
                                  0.364261    1.159364   library removal time
                                              1.159364   data required time
---------------------------------------------------------------------------------------------
                                              1.159364   data required time
                                             -5.097400   data arrival time
---------------------------------------------------------------------------------------------
                                              3.938036   slack (MET)



