;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #12, @200
	SUB #-12, @201
	SUB @121, 106
	SUB @-127, 100
	SLT 221, 100
	SLT #270, <0
	SUB -207, <-120
	SLT #270, <0
	ADD -1, <-20
	SUB -207, <-120
	SUB -207, <-120
	JMN @12, #200
	MOV -7, <-20
	SUB #72, @200
	SUB @121, 105
	JMZ @270, @170
	JMZ 12, #10
	CMP 20, @12
	SLT #270, <0
	SLT #270, <0
	MOV -1, <-20
	SUB @121, 103
	JMP @12, #200
	SUB @-121, 106
	SUB 12, @10
	JMN @12, #207
	SUB @121, 103
	SUB <0, @2
	SUB 12, @10
	MOV -7, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB #22, @10
	SUB @127, 106
	ADD #270, <0
	MOV -1, <-20
	SUB @127, 106
	SUB @121, 106
	MOV -1, <-20
	ADD #270, <-2
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	SUB #12, @200
