# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prueba_sumador.srcs/sources_1/new/fulladder_1b.vhd" \

# Do not sort compile order
nosort
