{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 18:43:52 2019 " "Info: Processing started: Wed Jun 19 18:43:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finallock -c finallock --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finallock -c finallock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finallock.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file finallock.v" { { "Info" "ISGN_ENTITY_NAME" "1 finallock " "Info: Found entity 1: finallock" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 datastorage " "Info: Found entity 2: datastorage" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 comperetor " "Info: Found entity 3: comperetor" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 numpannel " "Info: Found entity 4: numpannel" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 SIPO " "Info: Found entity 5: SIPO" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finallock.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at finallock.v(14): instance has no name" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finallock.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at finallock.v(15): instance has no name" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finallock.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at finallock.v(16): instance has no name" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finallock.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at finallock.v(17): instance has no name" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "finallock.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at finallock.v(19): instance has no name" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "finallock " "Info: Elaborating entity \"finallock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numpannel numpannel:comb_3 " "Info: Elaborating entity \"numpannel\" for hierarchy \"numpannel:comb_3\"" {  } { { "finallock.v" "comb_3" { Text "D:/my projects/passlock/finallock/finallock.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datastorage datastorage:comb_4 " "Info: Elaborating entity \"datastorage\" for hierarchy \"datastorage:comb_4\"" {  } { { "finallock.v" "comb_4" { Text "D:/my projects/passlock/finallock/finallock.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 finallock.v(36) " "Warning (10230): Verilog HDL assignment warning at finallock.v(36): truncated value with size 32 to match size of target (2)" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 finallock.v(42) " "Warning (10230): Verilog HDL assignment warning at finallock.v(42): truncated value with size 32 to match size of target (2)" {  } { { "finallock.v" "" { Text "D:/my projects/passlock/finallock/finallock.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comperetor comperetor:comb_5 " "Info: Elaborating entity \"comperetor\" for hierarchy \"comperetor:comb_5\"" {  } { { "finallock.v" "comb_5" { Text "D:/my projects/passlock/finallock/finallock.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO SIPO:comb_6 " "Info: Elaborating entity \"SIPO\" for hierarchy \"SIPO:comb_6\"" {  } { { "finallock.v" "comb_6" { Text "D:/my projects/passlock/finallock/finallock.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "datastorage:comb_4\|ste " "Info: RAM logic \"datastorage:comb_4\|ste\" is uninferred due to inappropriate RAM size" {  } { { "finallock.v" "ste" { Text "D:/my projects/passlock/finallock/finallock.v" 28 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Info: Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "datastorage:comb_4\|ste~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datastorage:comb_4\|ste~16\"" {  } { { "finallock.v" "ste~16" { Text "D:/my projects/passlock/finallock/finallock.v" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "datastorage:comb_4\|ste~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datastorage:comb_4\|ste~17\"" {  } { { "finallock.v" "ste~17" { Text "D:/my projects/passlock/finallock/finallock.v" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "datastorage:comb_4\|ste~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datastorage:comb_4\|ste~18\"" {  } { { "finallock.v" "ste~18" { Text "D:/my projects/passlock/finallock/finallock.v" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "datastorage:comb_4\|ste~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"datastorage:comb_4\|ste~19\"" {  } { { "finallock.v" "ste~19" { Text "D:/my projects/passlock/finallock/finallock.v" 28 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "datastorage:comb_4\|lpm_mux:ste_rtl_0 " "Info: Elaborated megafunction instantiation \"datastorage:comb_4\|lpm_mux:ste_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datastorage:comb_4\|lpm_mux:ste_rtl_0 " "Info: Instantiated megafunction \"datastorage:comb_4\|lpm_mux:ste_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Info: Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/my projects/passlock/finallock/db/mux_umc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 18:43:52 2019 " "Info: Processing ended: Wed Jun 19 18:43:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
