<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml xilinx_pcie_2_1_ep_7x.twx xilinx_pcie_2_1_ep_7x.ncd -o
xilinx_pcie_2_1_ep_7x.twr xilinx_pcie_2_1_ep_7x.pcf

</twCmdLine><twDesign>xilinx_pcie_2_1_ep_7x.ncd</twDesign><twDesignPath>xilinx_pcie_2_1_ep_7x.ncd</twDesignPath><twPCF>xilinx_pcie_2_1_ep_7x.pcf</twPCF><twPcfPath>xilinx_pcie_2_1_ep_7x.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTREFCLK1" clockNet="sys_clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTNORTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTNORTHREFCLK1" clockNet="sys_clk"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTREFCLK1" clockNet="sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>28706</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11988</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.400</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_3 (SLICE_X57Y69.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.285</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_3</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "1.326" src = "1.574">0.248</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X13Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>333</twFanCnt><twDelInfo twEdge="twRising">4.760</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index&lt;4&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_3</twBEL></twPathDel><twLogDel>0.636</twLogDel><twRouteDel>4.760</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_4 (SLICE_X57Y69.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.285</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_4</twDest><twTotPathDel>5.396</twTotPathDel><twClkSkew dest = "1.326" src = "1.574">0.248</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X13Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>333</twFanCnt><twDelInfo twEdge="twRising">4.760</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index&lt;4&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_4</twBEL></twPathDel><twLogDel>0.636</twLogDel><twRouteDel>4.760</twRouteDel><twTotDel>5.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_0 (SLICE_X56Y69.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.308</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_0</twDest><twTotPathDel>5.373</twTotPathDel><twClkSkew dest = "1.326" src = "1.574">0.248</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X13Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y69.SR</twSite><twDelType>net</twDelType><twFanCnt>333</twFanCnt><twDelInfo twEdge="twRising">4.760</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y69.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index&lt;2&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.760</twRouteDel><twTotDel>5.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX6DATA6), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_6</twSrc><twDest BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.025</twTotPathDel><twClkSkew dest = "0.080" src = "0.060">-0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_6</twSrc><twDest BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X37Y116.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_5_i/pipe_rx_data_q&lt;15&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_6</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX6DATA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.387</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT6</twDelType><twDelInfo twEdge="twFalling">-0.489</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.362</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>0.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>-1448.0</twPctLog><twPctRoute>1548.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX6DATA4), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_4</twSrc><twDest BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.028</twTotPathDel><twClkSkew dest = "0.080" src = "0.060">-0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_4</twSrc><twDest BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X37Y116.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_5_i/pipe_rx_data_q&lt;15&gt;</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q_4</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX6DATA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_6_i/pipe_rx_data_q&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT6</twDelType><twDelInfo twEdge="twFalling">-0.489</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.360</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>0.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>-1285.7</twPctLog><twPctRoute>1385.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX7PHYSTATUS), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_7_i/pipe_rx_phy_status_q</twSrc><twDest BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.204</twTotPathDel><twClkSkew dest = "0.659" src = "0.470">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_7_i/pipe_rx_phy_status_q</twSrc><twDest BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X22Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_7_i/pipe_rx_phy_status_q</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_7_i/pipe_rx_phy_status_q</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX7PHYSTATUS</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_8.pipe_lane_7_i/pipe_rx_phy_status_q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT7</twDelType><twDelInfo twEdge="twFalling">-0.505</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.387</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>0.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>-189.7</twPctLog><twPctRoute>289.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PIPE_DCLK_IN"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PIPE_DCLK_IN"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="1.600" period="8.000" constraintValue="8.000" deviceLimit="6.400" freqLimit="156.250" physResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PIPE_DCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>1409</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1120</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y27.ADDRARDADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.676</twTotPathDel><twClkSkew dest = "1.188" src = "1.247">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR7</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y27.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.616</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y27.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y27.ADDRARDADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.676</twTotPathDel><twClkSkew dest = "1.188" src = "1.247">0.059</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR7</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y27.ADDRARDADDRU10</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.616</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y27.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y27.ADDRBWRADDRL5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>3.650</twTotPathDel><twClkSkew dest = "1.186" src = "1.247">0.061</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXRADDR2</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y27.ADDRBWRADDRL5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.608</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_raddr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y27.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>1.042</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y24.ADDRARDADDRL13), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.688" src = "0.461">-0.227</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.172</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-75.8</twPctLog><twPctRoute>175.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y24.ADDRARDADDRU13), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.688" src = "0.461">-0.227</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMRXWADDR10</twSite><twDelType>Tpcicko_RXRAM</twDelType><twDelInfo twEdge="twFalling">0.011</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ADDRARDADDRU13</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_rx_waddr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y24.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.172</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-75.8</twPctLog><twPctRoute>175.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y18.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="CPU">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType="RAM">pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.784" src = "0.521">-0.263</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='CPU'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twSrc><twDest BELType='RAM'>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>PCIE_X0Y0.USERCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>PCIE_X0Y0.MIMTXWDATA31</twSite><twDelType>Tpcicko_TXRAM</twDelType><twDelInfo twEdge="twFalling">0.012</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.548</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twComp><twBEL>pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl</twBEL></twPathDel><twLogDel>-0.284</twLogDel><twRouteDel>0.548</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK1_IN</twDestClk><twPctLog>-107.6</twPctLog><twPctRoute>207.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="41"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="42" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PIPE_USERCLK1_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL" locationPin="RAMB36_X2Y14.CLKARDCLKL" clockNet="PIPE_USERCLK1_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU" locationPin="RAMB36_X2Y14.CLKARDCLKU" clockNet="PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>763807188</twItemCnt><twErrCntSetup>327</twErrCntSetup><twErrCntEndPt>327</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8929</twEndPtCnt><twPathErrCnt>763771198</twPathErrCnt><twMinPer>9.700</twMinPer></twConstHead><twPathRptBanner iPaths="20875865" iCriticalPaths="20875831" sType="EndPoint">Paths for end point app/ctl_regs_reg_16_17 (SLICE_X20Y67.AX), 20875865 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.700</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_17</twDest><twTotPathDel>9.599</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_17</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;740&gt;</twComp><twBEL>app/uut/diff&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>app/uut/diff&lt;0&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/Mmux_m_o_B15_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N865</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;25&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;_rt</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1168&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>N774</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>app/o1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>app/ctl_regs_reg_16&lt;17&gt;</twComp><twBEL>app/ctl_regs_reg_16_17</twBEL></twPathDel><twLogDel>2.256</twLogDel><twRouteDel>7.343</twRouteDel><twTotDel>9.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.698</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_17</twDest><twTotPathDel>9.597</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_17</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;1&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>N877</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;2&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;18&gt;</twComp><twBEL>app/uut/Mmux_m_o_B123</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>app/uut/Mmux_m_o_rs_B&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;1&gt;</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1168&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>N774</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>app/o1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>app/ctl_regs_reg_16&lt;17&gt;</twComp><twBEL>app/ctl_regs_reg_16_17</twBEL></twPathDel><twLogDel>2.329</twLogDel><twRouteDel>7.268</twRouteDel><twTotDel>9.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.653</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_17</twDest><twTotPathDel>9.552</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_17</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;17&gt;</twComp><twBEL>app/uut/e1gte25_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>N931</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;28&gt;</twComp><twBEL>app/uut/Msub_diff&lt;4:0&gt;_cy&lt;2&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>N830</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;0&gt;</twComp><twBEL>app/uut/Msub_diff&lt;4:0&gt;_xor&lt;4&gt;11_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>app/uut/Msub_diff&lt;4:0&gt;_xor&lt;4&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_B204_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>N1088</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_B204_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>N842</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;5&gt;</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1168&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y67.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>N774</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1148&gt;</twComp><twBEL>app/uut/shl/Mmux_s49</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>app/o1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>app/ctl_regs_reg_16&lt;17&gt;</twComp><twBEL>app/ctl_regs_reg_16_17</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>7.742</twRouteDel><twTotDel>9.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20804321" iCriticalPaths="20804308" sType="EndPoint">Paths for end point app/ctl_regs_reg_16_16 (SLICE_X20Y65.CX), 20804321 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.657</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_16</twDest><twTotPathDel>9.557</twTotPathDel><twClkSkew dest = "0.654" src = "0.689">0.035</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_16</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;740&gt;</twComp><twBEL>app/uut/diff&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>app/uut/diff&lt;0&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/Mmux_m_o_B15_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N865</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;25&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;_rt</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y64.C6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_16&lt;12&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl/Mmux_s48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>app/o1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;16&gt;</twComp><twBEL>app/ctl_regs_reg_16_16</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>7.303</twRouteDel><twTotDel>9.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.655</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_16</twDest><twTotPathDel>9.555</twTotPathDel><twClkSkew dest = "0.654" src = "0.689">0.035</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_16</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;1&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>N877</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;2&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;18&gt;</twComp><twBEL>app/uut/Mmux_m_o_B123</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>app/uut/Mmux_m_o_rs_B&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;1&gt;</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y64.C6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_16&lt;12&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl/Mmux_s48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>app/o1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;16&gt;</twComp><twBEL>app/ctl_regs_reg_16_16</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>7.228</twRouteDel><twTotDel>9.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.653</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_16</twDest><twTotPathDel>9.553</twTotPathDel><twClkSkew dest = "0.654" src = "0.689">0.035</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_16</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;740&gt;</twComp><twBEL>app/uut/diff&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>app/uut/diff&lt;0&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/Mmux_m_o_B15_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N865</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;25&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;_rt</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y65.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/o1&lt;31&gt;</twComp><twBEL>app/uut/shl_val&lt;0&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out15</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;141</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y65.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1160&gt;</twComp><twBEL>app/uut/shl/Mmux_s48</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>app/o1&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;16&gt;</twComp><twBEL>app/ctl_regs_reg_16_16</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>7.299</twRouteDel><twTotDel>9.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="39852918" iCriticalPaths="39852910" sType="EndPoint">Paths for end point app/ctl_regs_reg_16_22 (SLICE_X10Y68.DX), 39852918 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.522</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_22</twDest><twTotPathDel>9.421</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_22</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;740&gt;</twComp><twBEL>app/uut/diff&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>app/uut/diff&lt;0&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/Mmux_m_o_B15_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N865</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;25&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;_rt</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/shl_val&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out19</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1159&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1149&gt;</twComp><twBEL>app/uut/shl/Mmux_s4194</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>app/o1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;22&gt;</twComp><twBEL>app/ctl_regs_reg_16_22</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>7.167</twRouteDel><twTotDel>9.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.520</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_22</twDest><twTotPathDel>9.419</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_22</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;1&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>N877</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/Madd_e_l[7]_GND_698_o_add_13_OUT_lut&lt;2&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;18&gt;</twComp><twBEL>app/uut/Mmux_m_o_B123</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>app/uut/Mmux_m_o_rs_B&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;1&gt;</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/shl_val&lt;0&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out19</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1159&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1149&gt;</twComp><twBEL>app/uut/shl/Mmux_s4194</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>app/o1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;22&gt;</twComp><twBEL>app/ctl_regs_reg_16_22</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>7.092</twRouteDel><twTotDel>9.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.516</twSlack><twSrc BELType="FF">app/ctl_regs_reg_3_27</twSrc><twDest BELType="FF">app/ctl_regs_reg_16_22</twDest><twTotPathDel>9.415</twTotPathDel><twClkSkew dest = "0.653" src = "0.689">0.036</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>app/ctl_regs_reg_3_27</twSrc><twDest BELType='FF'>app/ctl_regs_reg_16_22</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X12Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>app/ctl_regs_reg_3&lt;29&gt;</twComp><twBEL>app/ctl_regs_reg_3_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>app/ctl_regs_reg_3&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte22</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>app/uut/e1gte22</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;31&gt;</twComp><twBEL>app/uut/e1gte24</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>app/uut/e1gte24</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>app/ctl_regs_reg_3&lt;24&gt;</twComp><twBEL>app/uut/e1gte25_lut</twBEL><twBEL>app/uut/e1gte25_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>app/uut/e1gte2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;740&gt;</twComp><twBEL>app/uut/diff&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>app/uut/diff&lt;0&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/diff&lt;2&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/diff&lt;2&gt;_mmx_out14</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_2&lt;30&gt;</twComp><twBEL>app/uut/Mmux_m_o_B15_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>N865</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/ctl_regs_reg_3&lt;25&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>app/uut/Mmux_m_o_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_lut&lt;0&gt;_rt</twBEL><twBEL>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y66.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twComp><twBEL>app/uut/Mmux_m_o_rs_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>app/uut/m_o&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>N903</twComp><twBEL>app/uut/Mmux_shl_val15_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>N1023</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/Mmux_shl_val16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y64.D4</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp><twBEL>app/uut/shl_val&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>app/uut/shl_val&lt;0&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1159&gt;</twComp><twBEL>app/uut/shl_val&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>app/uut/shl_val&lt;2&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>app/debug_ila/U0/iDATA&lt;1149&gt;</twComp><twBEL>app/uut/shl/Mmux_s4194</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>app/o1&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>app/ctl_regs_reg_16&lt;22&gt;</twComp><twBEL>app/ctl_regs_reg_16_22</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>7.161</twRouteDel><twTotDel>9.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAMB36_X0Y24.DIBDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[290].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.066</twTotPathDel><twClkSkew dest = "0.352" src = "0.286">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[290].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X18Y122.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;291&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[290].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y24.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;290&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y24.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.153</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-231.8</twPctLog><twPctRoute>331.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAMB36_X0Y22.DIBDI13), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[265].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.047</twTotPathDel><twClkSkew dest = "0.111" src = "0.064">-0.047</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[265].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X8Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;263&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[265].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y22.DIBDI13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;265&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y22.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-378.7</twPctLog><twPctRoute>478.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36 (RAMB36_X1Y9.DIBDI28), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1488].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.066</twTotPathDel><twClkSkew dest = "0.362" src = "0.296">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1488].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1485&gt;</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1488].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y9.DIBDI28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/iDATA&lt;1488&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y9.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36</twComp><twBEL>app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PIPE_USERCLK2_IN</twDestClk><twPctLog>-269.7</twPctLog><twPctRoute>369.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="PIPE_USERCLK2_IN"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y30.CLKBWRCLKL" clockNet="PIPE_USERCLK2_IN"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="1.817" period="4.000" constraintValue="4.000" deviceLimit="2.183" freqLimit="458.085" physResource="app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU" logResource="app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU" locationPin="RAMB36_X1Y30.CLKBWRCLKU" clockNet="PIPE_USERCLK2_IN"/></twPinLimitRpt></twConst><twConst anchorID="74" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>3369</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1431</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.951</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd (SLICE_X5Y174.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>4.049</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>3.846</twTotPathDel><twClkSkew dest = "1.336" src = "1.250">-0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>3.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>4.621</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew dest = "1.336" src = "1.247">-0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;0&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>4.754</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "1.336" src = "1.250">-0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0383_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>2.536</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset (SLICE_X4Y174.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>4.166</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twTotPathDel>3.729</twTotPathDel><twClkSkew dest = "1.336" src = "1.250">-0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">2.853</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>3.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>4.735</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twTotPathDel>3.163</twTotPathDel><twClkSkew dest = "1.336" src = "1.247">-0.089</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;0&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.284</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twBEL></twPathDel><twLogDel>0.736</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>3.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twTotPathDel>3.023</twTotPathDel><twClkSkew dest = "1.336" src = "1.250">-0.086</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X20Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.148</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/_n0463_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/qpllreset</twBEL></twPathDel><twLogDel>0.732</twLogDel><twRouteDel>2.291</twRouteDel><twTotDel>3.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0 (SLICE_X9Y165.A4), 32 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>4.271</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>3.538</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X9Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y160.C2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.669</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT110</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.393</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>3.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>4.745</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>3.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X9Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT15</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT16</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT15</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT16</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT17</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.446</twLogDel><twRouteDel>2.618</twRouteDel><twTotDel>3.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>4.762</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twTotPathDel>3.017</twTotPathDel><twClkSkew dest = "0.655" src = "0.685">0.030</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.191</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_3</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X12Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y160.C4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/user_active_lane&lt;3&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT111</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT110</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y165.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.018</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm&lt;1&gt;</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/Mmux_fsm[4]_GND_235_o_mux_90_OUT113</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_0</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1 (SLICE_X36Y192.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="93"><twSlack>0.010</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1</twDest><twClkSkew dest = "1.447" src = "1.164">0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X28Y188.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y192.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y192.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.032</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/Mmux_DRP_X16_GND_237_o_MUX_552_o11</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1 (SLICE_X61Y88.D5), 1 path
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.054</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.395" src = "1.104">0.291</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X51Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y88.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/rdy_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/Mmux_DRP_START_GND_237_o_MUX_554_o11</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1 (SLICE_X52Y76.A1), 1 path
</twPathRptBanner><twRacePath anchorID="95"><twSlack>0.063</twSlack><twSrc BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start</twSrc><twDest BELType="FF">pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1</twDest><twClkSkew dest = "1.352" src = "1.095">0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.123" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.071</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start</twSrc><twDest BELType='FF'>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X49Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.044</twDelInfo><twComp>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/rdy_reg1</twComp><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/Mmux_DRP_START_GND_237_o_MUX_554_o11</twBEL><twBEL>pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.056</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PIPE_DCLK_IN</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="97" slack="0.100" skew="0.560" arrv1name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="1.349" arrv2name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.080" uncert="0.191"/><twClkSkewLimit anchorID="98" slack="0.108" skew="0.560" arrv1name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="1.347" arrv2name="pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.080" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="99"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="24.250" errors="0" errorRollup="327" items="0" itemsRollup="763840672"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.400" actualRollup="N/A" errors="0" errorRollup="0" items="28706" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="1.976" errors="0" errorRollup="0" items="1409" itemsRollup="3369"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="8.000" prefType="maxdelay" actual="3.951" actualRollup="N/A" errors="0" errorRollup="0" items="3369" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="9.700" actualRollup="N/A" errors="327" errorRollup="0" items="763807188" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="100">1</twUnmetConstCnt><twDataSheet anchorID="101" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>327</twErrCnt><twScore>493270</twScore><twSetupScore>493270</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>763840672</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>29545</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>9.700</twMinPer><twFootnote number="1" /><twMaxFreq>103.093</twMaxFreq><twMaxFromToDel>3.951</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 07 10:51:35 2015 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 457 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
