{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 12:51:53 2007 " "Info: Processing started: Wed Aug 15 12:51:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off usb_blaster -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "BCLK to AK5394A " "Warning: Clock Setting \"BCLK to AK5394A\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "LRCLK to AD5394A " "Warning: Clock Setting \"LRCLK to AD5394A\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CBCLK to TLV320 " "Warning: Clock Setting \"CBCLK to TLV320\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLRCLK to TLV320 " "Warning: Clock Setting \"CLRCLK to TLV320\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "FX2 Clock " "Warning: Clock Setting \"FX2 Clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "48MHz clock " "Warning: Clock Setting \"48MHz clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLK_12MHZ " "Warning: Clock Setting \"CLK_12MHZ\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "PCLK_12MHZ " "Warning: Clock Setting \"PCLK_12MHZ\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B2 A24 11.728 ns Longest " "Info: Longest tpd from source pin \"B2\" to destination pin \"A24\" is 11.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns B2 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'B2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "E:/hpsdr/repos_sdr_hpsdr/trunk/vu3rdd/usb_blaster_fpga_copy/usb_blaster.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.628 ns) + CELL(3.096 ns) 11.728 ns A24 2 PIN PIN_110 0 " "Info: 2: + IC(7.628 ns) + CELL(3.096 ns) = 11.728 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'A24'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.724 ns" { B2 A24 } "NODE_NAME" } } { "usb_blaster.v" "" { Text "E:/hpsdr/repos_sdr_hpsdr/trunk/vu3rdd/usb_blaster_fpga_copy/usb_blaster.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 34.96 % ) " "Info: Total cell delay = 4.100 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.628 ns ( 65.04 % ) " "Info: Total interconnect delay = 7.628 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.728 ns" { B2 A24 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.728 ns" { B2 B2~combout A24 } { 0.000ns 0.000ns 7.628ns } { 0.000ns 1.004ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Allocated 107 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 12:51:54 2007 " "Info: Processing ended: Wed Aug 15 12:51:54 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
