#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7de0c086b0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f7de0c099f0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f7de0813130_0 .var "a", 0 0;
v0x7f7de08131f0_0 .var "b", 0 0;
v0x7f7de0813280_0 .var "c", 0 0;
v0x7f7de0813330_0 .var "d", 0 0;
v0x7f7de08133c0_0 .var "e", 0 0;
v0x7f7de0813490_0 .var/i "mismatch_count", 31 0;
v0x7f7de0813520_0 .net "out", 24 0, L_0x7f7de0813910;  1 drivers
S_0x7f7de0a04ef0 .scope module, "UUT" "top_module" 2 19, 3 1 0, S_0x7f7de0c086b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x7f7de0813860 .functor XOR 25, L_0x7f7de08135d0, L_0x7f7de0813a20, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x7f7de0813910 .functor NOT 25, L_0x7f7de0813860, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x7f7de0c0f2a0_0 .net *"_ivl_4", 24 0, L_0x7f7de0813860;  1 drivers
v0x7f7de0812b20_0 .net "a", 0 0, v0x7f7de0813130_0;  1 drivers
v0x7f7de0812bd0_0 .net "b", 0 0, v0x7f7de08131f0_0;  1 drivers
v0x7f7de0812c80_0 .net "c", 0 0, v0x7f7de0813280_0;  1 drivers
v0x7f7de0812d10_0 .net "d", 0 0, v0x7f7de0813330_0;  1 drivers
v0x7f7de0812da0_0 .net "e", 0 0, v0x7f7de08133c0_0;  1 drivers
v0x7f7de0812e30_0 .net "out", 24 0, L_0x7f7de0813910;  alias, 1 drivers
v0x7f7de0812ee0_0 .net "vec1", 24 0, L_0x7f7de08135d0;  1 drivers
v0x7f7de0812f90_0 .net "vec2", 24 0, L_0x7f7de0813a20;  1 drivers
LS_0x7f7de08135d0_0_0 .concat [ 1 1 1 1], v0x7f7de08133c0_0, v0x7f7de08133c0_0, v0x7f7de08133c0_0, v0x7f7de08133c0_0;
LS_0x7f7de08135d0_0_4 .concat [ 1 1 1 1], v0x7f7de08133c0_0, v0x7f7de0813330_0, v0x7f7de0813330_0, v0x7f7de0813330_0;
LS_0x7f7de08135d0_0_8 .concat [ 1 1 1 1], v0x7f7de0813330_0, v0x7f7de0813330_0, v0x7f7de0813280_0, v0x7f7de0813280_0;
LS_0x7f7de08135d0_0_12 .concat [ 1 1 1 1], v0x7f7de0813280_0, v0x7f7de0813280_0, v0x7f7de0813280_0, v0x7f7de08131f0_0;
LS_0x7f7de08135d0_0_16 .concat [ 1 1 1 1], v0x7f7de08131f0_0, v0x7f7de08131f0_0, v0x7f7de08131f0_0, v0x7f7de08131f0_0;
LS_0x7f7de08135d0_0_20 .concat [ 1 1 1 1], v0x7f7de0813130_0, v0x7f7de0813130_0, v0x7f7de0813130_0, v0x7f7de0813130_0;
LS_0x7f7de08135d0_0_24 .concat [ 1 0 0 0], v0x7f7de0813130_0;
LS_0x7f7de08135d0_1_0 .concat [ 4 4 4 4], LS_0x7f7de08135d0_0_0, LS_0x7f7de08135d0_0_4, LS_0x7f7de08135d0_0_8, LS_0x7f7de08135d0_0_12;
LS_0x7f7de08135d0_1_4 .concat [ 4 4 1 0], LS_0x7f7de08135d0_0_16, LS_0x7f7de08135d0_0_20, LS_0x7f7de08135d0_0_24;
L_0x7f7de08135d0 .concat [ 16 9 0 0], LS_0x7f7de08135d0_1_0, LS_0x7f7de08135d0_1_4;
LS_0x7f7de0813a20_0_0 .concat [ 1 1 1 1], v0x7f7de08133c0_0, v0x7f7de0813330_0, v0x7f7de0813280_0, v0x7f7de08131f0_0;
LS_0x7f7de0813a20_0_4 .concat [ 1 1 1 1], v0x7f7de0813130_0, v0x7f7de08133c0_0, v0x7f7de0813330_0, v0x7f7de0813280_0;
LS_0x7f7de0813a20_0_8 .concat [ 1 1 1 1], v0x7f7de08131f0_0, v0x7f7de0813130_0, v0x7f7de08133c0_0, v0x7f7de0813330_0;
LS_0x7f7de0813a20_0_12 .concat [ 1 1 1 1], v0x7f7de0813280_0, v0x7f7de08131f0_0, v0x7f7de0813130_0, v0x7f7de08133c0_0;
LS_0x7f7de0813a20_0_16 .concat [ 1 1 1 1], v0x7f7de0813330_0, v0x7f7de0813280_0, v0x7f7de08131f0_0, v0x7f7de0813130_0;
LS_0x7f7de0813a20_0_20 .concat [ 1 1 1 1], v0x7f7de08133c0_0, v0x7f7de0813330_0, v0x7f7de0813280_0, v0x7f7de08131f0_0;
LS_0x7f7de0813a20_0_24 .concat [ 1 0 0 0], v0x7f7de0813130_0;
LS_0x7f7de0813a20_1_0 .concat [ 4 4 4 4], LS_0x7f7de0813a20_0_0, LS_0x7f7de0813a20_0_4, LS_0x7f7de0813a20_0_8, LS_0x7f7de0813a20_0_12;
LS_0x7f7de0813a20_1_4 .concat [ 4 4 1 0], LS_0x7f7de0813a20_0_16, LS_0x7f7de0813a20_0_20, LS_0x7f7de0813a20_0_24;
L_0x7f7de0813a20 .concat [ 16 9 0 0], LS_0x7f7de0813a20_1_0, LS_0x7f7de0813a20_1_4;
    .scope S_0x7f7de0c086b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 29201275, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 28 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, v0x7f7de0813520_0, 25'b1101111011001001101111011 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 33 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 32472001, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 40 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, v0x7f7de0813520_0, 25'b1111011110111101111000001 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 45 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 23386825, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 52 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, 1'b0, 1'b1, v0x7f7de0813520_0, 25'b1011001001101101011001001 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 57 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 30306403, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 64 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, v0x7f7de0813520_0, 25'b1110011100111000001100011 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 69 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 76 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7f7de0813520_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 81 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 88 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, v0x7f7de0813520_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 93 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 28120901, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 100 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, 1'b0, 1'b1, v0x7f7de0813520_0, 25'b1101011010001011101000101 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de0813280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7de0813330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7de08133c0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7f7de0813520_0;
    %pushi/vec4 19314253, 0, 25;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 112 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, 1'b1, 1'b0, v0x7f7de0813520_0, 25'b1001001101011011001001101 {0 0 0};
    %load/vec4 v0x7f7de0813490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7de0813490_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 117 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %load/vec4 v0x7f7de0813490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 121 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 123 "$display", "%0d mismatches out of %0d total tests.", v0x7f7de0813490_0, 32'sb00000000000000000000000000001000 {0 0 0};
T_0.17 ;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Vector5_0_tb.v";
    "Self-calibration/modules/Vector5.v";
