// Seed: 187911633
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2
);
  logic [1 : -1] id_4;
  assign module_2.id_9 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  wor [-1 : -1 'b0] id_3;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  wire id_4;
  ;
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    output wand id_5,
    input wand id_6,
    output tri0 id_7,
    output logic id_8,
    output supply0 id_9,
    output tri0 id_10
);
  always @(-1 ~^ -1 or posedge ~-1 or posedge -1 or posedge id_6 - 1'd0) begin : LABEL_0
    id_8 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1
  );
endmodule
