// Seed: 4288677358
program module_0 ();
  logic id_1;
endprogram
module module_1 #(
    parameter id_3 = 32'd5,
    parameter id_7 = 32'd39,
    parameter id_9 = 32'd54
) (
    id_1[1 : 1==?id_7%id_3],
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout logic [7:0] id_1;
  wire [id_9 : id_7] id_12 = id_9;
endmodule
