% SPDX-FileCopyrightText: 2025 IObundle
%
% SPDX-License-Identifier: MIT

\documentclass{ug}

\input{ug_title}
\date{\today}
\category{User Guide, \input{\NAME_version.tex}, Build \input{shortHash.tex}}

\input{color}

\begin{document}

\maketitle
\pagenumbering{gobble}

\vspace*{\fill}
User Guide, \input{\NAME_version.tex}, Build \input{shortHash.tex}
\hspace*{\fill} \includegraphics[keepaspectratio,scale=.7]{Logo.png}

\cleardoublepage
\pagenumbering{roman}
\setcounter{page}{1}
\input{revhist}
\cleardoublepage
\tableofcontents
\clearpage
\listoftables
\clearpage
\listoffigures
\cleardoublepage
\pagenumbering{arabic}
\setcounter{page}{1}
\section{Introduction}
\label{sec:intro}
\input{intro}
\input{symb}

\subsection{Features}
\label{sec:feat}
\input{features}

\subsection{Deliverables}
\label{sec:deliv}
\input{deliverables}

\ifdefined\SECTIONCLEARPAGE
\clearpage
\fi
\section{Description}

This section gives a detailed description of the IP core. The high-level block
diagram is presented, along with a description of its subblocks. The parameters and
macros that define the core configuration are listed and explained. The
interface wires are enumerated and described; if timing diagrams are needed,
they are shown after the interface wires. Finally the Control and Status
Registers (CSR) are outlined and explained.


\ifdefined\PYPARAMS
\subsection{Python Parameters}
\label{sec:py_params}
\input{py_params}
\fi

\subsection{Block Diagram}
\label{sec:bdd}
\input{bdd}

\ifdefined\CONFS
\subsection{Configuration}
\label{sec:ipconfig}
\input{config}
\fi

\subsection{Interface Signals}
\label{sec:ifsig}
\input{if}

%timing diagrams
\ifdefined\TD
\subsection{Timing Diagrams}
\label{sec:td}
\input{td}
\fi

%software components
\ifdefined\CSRS
\subsection{Control and Status Registers}
\label{sec:csrs}
\input{csrs}
\fi

%memories
\ifdefined\MEMS
\subsection{Memories}
\label{sec:mems}
\input{mems}
\fi

\ifdefined\SECTIONCLEARPAGE
\clearpage
\fi
\section{Usage}

\subsection{Instantiation}
\label{sec:inst}
\input{inst}

\subsection{Simulation}
\label{sec:tbbd}
\input{sim}

\ifdefined\ASICSYNTH
\subsection{ASIC Synthesis}
\label{sec:synth}
\input{synth}
\fi

\ifdefined\FPGACOMP
\subsection{FPGA Compilation}
\label{sec:fpga}
\input{fpga}
\fi

\ifdefined\RESULTS
\ifdefined\SECTIONCLEARPAGE
\clearpage
\fi
\section{Implementation Results}
\label{sec:results}
\input{results}
\fi

\ifdefined\DOXYGEN
\section{Baremetal Drivers}
\label{sec:baremetal}
\input{doxygen}
\fi

\ifdefined\CUSTOM
\input{custom}
\fi

\end{document}
