Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 21:01:07 2025
| Host         : AngelPC running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7s25csga225-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 268
+-----------+----------+-----------------------------------------------------+--------+
| Rule      | Severity | Description                                         | Checks |
+-----------+----------+-----------------------------------------------------+--------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1      |
| DPIP-1    | Warning  | Input pipelining                                    | 73     |
| PDCN-1569 | Warning  | LUT equation term check                             | 3      |
| PDRC-132  | Warning  | SLICE_PairEqSame_A6A5_WARN                          | 15     |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN                          | 36     |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN                          | 38     |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN                          | 41     |
| PDRC-140  | Warning  | SLICE_PairEqSame_A6A5_WARN                          | 4      |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN                          | 22     |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN                          | 18     |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN                          | 16     |
| RTSTAT-10 | Warning  | No routable loads                                   | 1      |
+-----------+----------+-----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg input design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp input design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp input design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp input design_1_i/PFC3PH_0/inst/u_FET_CTRL/Subtract1_sub_temp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg input design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[7] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[8] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[8]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[1] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[2] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[3] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[4] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[6] input design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[6]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X0Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X15Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X17Y25 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X19Y28 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X1Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X25Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#7 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#8 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#9 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X35Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#10 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X3Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#11 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X3Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#12 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X4Y15 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#13 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X4Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#14 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X4Y44 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#15 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X4Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X11Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X13Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X15Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X15Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X17Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X17Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#7 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X19Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#8 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X20Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#9 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X20Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#10 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X23Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#11 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X23Y83 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#12 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X24Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#13 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X24Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#14 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X24Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#15 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X25Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#16 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X25Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#17 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y17 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#18 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#19 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#20 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X29Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#21 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X29Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#22 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X29Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#23 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X29Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#24 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X31Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#25 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X33Y23 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#26 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X34Y21 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#27 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X35Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#28 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X35Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#29 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X3Y14 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#30 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X4Y15 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#31 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X4Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#32 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X4Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#33 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X4Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#34 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X5Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#35 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X5Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#36 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X9Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X0Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X11Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X13Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X15Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X15Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X17Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X17Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X19Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X20Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X20Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#11 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X23Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#12 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X23Y83 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#13 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X24Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#14 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X24Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#15 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X25Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#16 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y17 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#17 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#18 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#19 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#20 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X29Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#21 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X29Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#22 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X31Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#23 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X34Y21 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#24 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X35Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#25 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X38Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#26 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X3Y14 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#27 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X3Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#28 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X4Y15 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#29 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X4Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#30 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X4Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#31 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X4Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#32 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X5Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#33 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X5Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#34 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X5Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#35 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X7Y44 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#36 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X7Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#37 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X9Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#38 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X9Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X0Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X11Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X11Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X13Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X15Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X15Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X15Y67 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X17Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X17Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#10 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X19Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#11 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X20Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#12 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X20Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#13 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X20Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#14 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X23Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#15 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X23Y83 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#16 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X24Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#17 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X24Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#18 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X25Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#19 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X25Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#20 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X25Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#21 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y17 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#22 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y31 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#23 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#24 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#25 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y86 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#26 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X29Y45 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#27 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X29Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#28 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X29Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#29 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X31Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#30 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X34Y21 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#31 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X34Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#32 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X35Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#33 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X3Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#34 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X4Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#35 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X4Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#36 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X5Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#37 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X5Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#38 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X5Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#39 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X5Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#40 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X9Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#41 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X9Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X14Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X14Y29 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X18Y30 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X2Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X10Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X10Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X12Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X12Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X14Y29 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X14Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#7 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X14Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#8 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X26Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#9 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X26Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#10 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X26Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#11 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X28Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#12 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X28Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#13 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X2Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#14 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X2Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#15 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X2Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#16 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X30Y23 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#17 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X30Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#18 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X30Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#19 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X6Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#20 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X6Y80 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#21 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X8Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#22 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X8Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X10Y27 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X10Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X12Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X12Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X14Y29 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X14Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X14Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X18Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X26Y70 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X26Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#11 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X28Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#12 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X2Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#13 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X2Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#14 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X30Y23 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#15 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X30Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#16 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X6Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#17 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X8Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#18 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X8Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X10Y52 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X12Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X12Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X14Y14 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X14Y29 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X14Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X14Y82 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X18Y81 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X26Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#10 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X2Y48 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#11 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X2Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#12 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X30Y23 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#13 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X30Y79 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#14 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X6Y63 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#15 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X8Y24 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#16 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X8Y66 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
design_1_i/ila_0/inst/ila_core_inst/TRIG_IN_ACK_O
 (the first 15 of 24 listed nets/buses).
Related violations: <none>


