{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575888590598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575888590601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 10:49:50 2019 " "Processing started: Mon Dec 09 10:49:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575888590601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888590601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula11 -c aula11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula11 -c aula11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888590601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575888591061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575888591061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "divFreq.vhd" "" { Text "C:/AC1/aula11/divFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599002 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "C:/AC1/aula11/divFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/aula11/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599005 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "DisplayUnit.vhd" "" { Text "C:/AC1/aula11/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/aula11/DP_Memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599008 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "DP_Memory.vhd" "" { Text "C:/AC1/aula11/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/aula11/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599011 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "MIPS_pkg.vhd" "" { Text "C:/AC1/aula11/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/aula11/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "DisplayUnit_pkg.vhd" "" { Text "C:/AC1/aula11/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2N-Behavioral " "Found design unit 1: Mux2N-Behavioral" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2N " "Found entity 1: Mux2N" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/aula11/DebounceUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599020 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/AC1/aula11/DebounceUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/aula11/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599024 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/AC1/aula11/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Structural " "Found design unit 1: RegFile-Structural" {  } { { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599027 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/aula11/InstrSplitter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599030 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/AC1/aula11/InstrSplitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-Behavioral " "Found design unit 1: ALUControlUnit-Behavioral" {  } { { "ALUControlUnit.vhd" "" { Text "C:/AC1/aula11/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599034 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/AC1/aula11/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-Behavioral " "Found design unit 1: ALU32-Behavioral" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula11/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599037 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/AC1/aula11/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-shell " "Found design unit 1: MIPS_System-shell" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599040 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_MultiCycle-Struct " "Found design unit 1: MIPS_MultiCycle-Struct" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599043 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MultiCycle " "Found entity 1: MIPS_MultiCycle" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "DebounceAndClock.vhd" "" { Text "C:/AC1/aula11/DebounceAndClock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "DebounceAndClock.vhd" "" { Text "C:/AC1/aula11/DebounceAndClock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/aula11/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599049 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/AC1/aula11/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/aula11/PCupdate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599053 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/AC1/aula11/PCupdate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4n-Behavioral " "Found design unit 1: Mux4n-Behavioral" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4n " "Found entity 1: Mux4n" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "leftShifter2.vhd" "" { Text "C:/AC1/aula11/leftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599060 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "leftShifter2.vhd" "" { Text "C:/AC1/aula11/leftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "Register_N.vhd" "" { Text "C:/AC1/aula11/Register_N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register_N.vhd" "" { Text "C:/AC1/aula11/Register_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599066 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888599066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575888599164 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_System.vhd(19) " "VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575888599165 "|MIPS_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_System.vhd(20) " "VHDL Signal Declaration warning at MIPS_System.vhd(20): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575888599165 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_MultiCycle MIPS_MultiCycle:cpu A:struct " "Elaborating entity \"MIPS_MultiCycle\" using architecture \"A:struct\" for hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "MIPS_System.vhd" "cpu" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCupdate MIPS_MultiCycle:cpu\|PCupdate:pcupd A:behavioral " "Elaborating entity \"PCupdate\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|PCupdate:pcupd\"" {  } { { "MIPS_MultiCycle.vhd" "pcupd" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N MIPS_MultiCycle:cpu\|Mux2N:mux_m1 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux2N:mux_m1\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m1" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599198 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In0 Mux2N.vhd(17) " "VHDL Process Statement warning at Mux2N.vhd(17): signal \"In0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599199 "|MIPS_MultiCycle|Mux2N:mux_m1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In1 Mux2N.vhd(18) " "VHDL Process Statement warning at Mux2N.vhd(18): signal \"In1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599199 "|MIPS_MultiCycle|Mux2N:mux_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register_N MIPS_MultiCycle:cpu\|Register_N:instReg A:behavioral " "Elaborating entity \"Register_N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Register_N:instReg\"" {  } { { "MIPS_MultiCycle.vhd" "instReg" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrSplitter MIPS_MultiCycle:cpu\|InstrSplitter:spliter A:behavioral " "Elaborating entity \"InstrSplitter\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|InstrSplitter:spliter\"" {  } { { "MIPS_MultiCycle.vhd" "spliter" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2N MIPS_MultiCycle:cpu\|Mux2N:mux_m2 A:behavioral " "Elaborating entity \"Mux2N\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux2N:mux_m2\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m2" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In0 Mux2N.vhd(17) " "VHDL Process Statement warning at Mux2N.vhd(17): signal \"In0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599206 "|MIPS_MultiCycle|Mux2N:mux_m2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In1 Mux2N.vhd(18) " "VHDL Process Statement warning at Mux2N.vhd(18): signal \"In1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux2N.vhd" "" { Text "C:/AC1/aula11/Mux2N.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599206 "|MIPS_MultiCycle|Mux2N:mux_m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile MIPS_MultiCycle:cpu\|RegFile:regfile A:structural " "Elaborating entity \"RegFile\" using architecture \"A:structural\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\"" {  } { { "MIPS_MultiCycle.vhd" "regfile" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DP_Memory MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem A:behavioral " "Elaborating entity \"DP_Memory\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\"" {  } { { "RegFile.vhd" "rs_mem" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux4n MIPS_MultiCycle:cpu\|Mux4n:mux_m5 A:behavioral " "Elaborating entity \"Mux4n\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|Mux4n:mux_m5\"" {  } { { "MIPS_MultiCycle.vhd" "mux_m5" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599216 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In0 Mux4n.vhd(19) " "VHDL Process Statement warning at Mux4n.vhd(19): signal \"In0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599217 "|MIPS_MultiCycle|Mux4n:mux_m5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In1 Mux4n.vhd(20) " "VHDL Process Statement warning at Mux4n.vhd(20): signal \"In1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599217 "|MIPS_MultiCycle|Mux4n:mux_m5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In2 Mux4n.vhd(21) " "VHDL Process Statement warning at Mux4n.vhd(21): signal \"In2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599217 "|MIPS_MultiCycle|Mux4n:mux_m5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "In3 Mux4n.vhd(22) " "VHDL Process Statement warning at Mux4n.vhd(22): signal \"In3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4n.vhd" "" { Text "C:/AC1/aula11/Mux4n.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599217 "|MIPS_MultiCycle|Mux4n:mux_m5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU32 MIPS_MultiCycle:cpu\|ALU32:alu A:behavioral " "Elaborating entity \"ALU32\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ALU32:alu\"" {  } { { "MIPS_MultiCycle.vhd" "alu" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl A:behavioral " "Elaborating entity \"ALUControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ALUControlUnit:alucntl\"" {  } { { "MIPS_MultiCycle.vhd" "alucntl" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 181 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LeftShifter2 MIPS_MultiCycle:cpu\|LeftShifter2:ls2 A:behavioral " "Elaborating entity \"LeftShifter2\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|LeftShifter2:ls2\"" {  } { { "MIPS_MultiCycle.vhd" "ls2" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 195 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignExtend MIPS_MultiCycle:cpu\|SignExtend:signext A:behavioral " "Elaborating entity \"SignExtend\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|SignExtend:signext\"" {  } { { "MIPS_MultiCycle.vhd" "signext" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 200 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit MIPS_MultiCycle:cpu\|ControlUnit:control A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"MIPS_MultiCycle:cpu\|ControlUnit:control\"" {  } { { "MIPS_MultiCycle.vhd" "control" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 205 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM RAM:mem A:behavioral " "Elaborating entity \"RAM\" using architecture \"A:behavioral\" for hierarchy \"RAM:mem\"" {  } { { "MIPS_System.vhd" "mem" { Text "C:/AC1/aula11/MIPS_System.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RAM.vhd(39) " "VHDL Process Statement warning at RAM.vhd(39): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd RAM.vhd(40) " "VHDL Process Statement warning at RAM.vhd(40): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_memory RAM.vhd(41) " "VHDL Process Statement warning at RAM.vhd(41): signal \"s_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr RAM.vhd(41) " "VHDL Process Statement warning at RAM.vhd(41): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dio RAM.vhd(28) " "VHDL Process Statement warning at RAM.vhd(28): inferring latch(es) for signal or variable \"dio\", which holds its previous value in one or more paths through the process" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[0\] RAM.vhd(28) " "Inferred latch for \"dio\[0\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[1\] RAM.vhd(28) " "Inferred latch for \"dio\[1\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[2\] RAM.vhd(28) " "Inferred latch for \"dio\[2\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[3\] RAM.vhd(28) " "Inferred latch for \"dio\[3\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[4\] RAM.vhd(28) " "Inferred latch for \"dio\[4\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[5\] RAM.vhd(28) " "Inferred latch for \"dio\[5\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[6\] RAM.vhd(28) " "Inferred latch for \"dio\[6\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[7\] RAM.vhd(28) " "Inferred latch for \"dio\[7\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[8\] RAM.vhd(28) " "Inferred latch for \"dio\[8\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[9\] RAM.vhd(28) " "Inferred latch for \"dio\[9\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[10\] RAM.vhd(28) " "Inferred latch for \"dio\[10\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[11\] RAM.vhd(28) " "Inferred latch for \"dio\[11\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[12\] RAM.vhd(28) " "Inferred latch for \"dio\[12\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[13\] RAM.vhd(28) " "Inferred latch for \"dio\[13\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[14\] RAM.vhd(28) " "Inferred latch for \"dio\[14\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[15\] RAM.vhd(28) " "Inferred latch for \"dio\[15\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[16\] RAM.vhd(28) " "Inferred latch for \"dio\[16\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[17\] RAM.vhd(28) " "Inferred latch for \"dio\[17\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[18\] RAM.vhd(28) " "Inferred latch for \"dio\[18\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[19\] RAM.vhd(28) " "Inferred latch for \"dio\[19\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[20\] RAM.vhd(28) " "Inferred latch for \"dio\[20\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[21\] RAM.vhd(28) " "Inferred latch for \"dio\[21\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[22\] RAM.vhd(28) " "Inferred latch for \"dio\[22\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[23\] RAM.vhd(28) " "Inferred latch for \"dio\[23\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[24\] RAM.vhd(28) " "Inferred latch for \"dio\[24\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[25\] RAM.vhd(28) " "Inferred latch for \"dio\[25\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[26\] RAM.vhd(28) " "Inferred latch for \"dio\[26\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[27\] RAM.vhd(28) " "Inferred latch for \"dio\[27\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[28\] RAM.vhd(28) " "Inferred latch for \"dio\[28\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[29\] RAM.vhd(28) " "Inferred latch for \"dio\[29\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[30\] RAM.vhd(28) " "Inferred latch for \"dio\[30\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dio\[31\] RAM.vhd(28) " "Inferred latch for \"dio\[31\]\" at RAM.vhd(28)" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888599233 "|MIPS_System|RAM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceAndClock DebounceAndClock:debncer A:behavioral " "Elaborating entity \"DebounceAndClock\" using architecture \"A:behavioral\" for hierarchy \"DebounceAndClock:debncer\"" {  } { { "MIPS_System.vhd" "debncer" { Text "C:/AC1/aula11/MIPS_System.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divFreq divFreq:divf A:behavioral " "Elaborating entity \"divFreq\" using architecture \"A:behavioral\" for hierarchy \"divFreq:divf\"" {  } { { "MIPS_System.vhd" "divf" { Text "C:/AC1/aula11/MIPS_System.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayUnit DisplayUnit:display A:behavioral " "Elaborating entity \"DisplayUnit\" using architecture \"A:behavioral\" for hierarchy \"DisplayUnit:display\"" {  } { { "MIPS_System.vhd" "display" { Text "C:/AC1/aula11/MIPS_System.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888599241 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[0\]_166 " "LATCH primitive \"RAM:mem\|dio\[0\]_166\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[1\]\$latch " "LATCH primitive \"RAM:mem\|dio\[1\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[2\]\$latch " "LATCH primitive \"RAM:mem\|dio\[2\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[3\]\$latch " "LATCH primitive \"RAM:mem\|dio\[3\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[4\]\$latch " "LATCH primitive \"RAM:mem\|dio\[4\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[5\]\$latch " "LATCH primitive \"RAM:mem\|dio\[5\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[6\]\$latch " "LATCH primitive \"RAM:mem\|dio\[6\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[7\]\$latch " "LATCH primitive \"RAM:mem\|dio\[7\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[8\]\$latch " "LATCH primitive \"RAM:mem\|dio\[8\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[9\]\$latch " "LATCH primitive \"RAM:mem\|dio\[9\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[10\]\$latch " "LATCH primitive \"RAM:mem\|dio\[10\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[11\]\$latch " "LATCH primitive \"RAM:mem\|dio\[11\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[12\]\$latch " "LATCH primitive \"RAM:mem\|dio\[12\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[13\]\$latch " "LATCH primitive \"RAM:mem\|dio\[13\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[14\]\$latch " "LATCH primitive \"RAM:mem\|dio\[14\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[15\]\$latch " "LATCH primitive \"RAM:mem\|dio\[15\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[16\]\$latch " "LATCH primitive \"RAM:mem\|dio\[16\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[17\]\$latch " "LATCH primitive \"RAM:mem\|dio\[17\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[18\]\$latch " "LATCH primitive \"RAM:mem\|dio\[18\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[19\]\$latch " "LATCH primitive \"RAM:mem\|dio\[19\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[20\]\$latch " "LATCH primitive \"RAM:mem\|dio\[20\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[21\]\$latch " "LATCH primitive \"RAM:mem\|dio\[21\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[22\]\$latch " "LATCH primitive \"RAM:mem\|dio\[22\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[23\]\$latch " "LATCH primitive \"RAM:mem\|dio\[23\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[24\]\$latch " "LATCH primitive \"RAM:mem\|dio\[24\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[25\]\$latch " "LATCH primitive \"RAM:mem\|dio\[25\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[26\]\$latch " "LATCH primitive \"RAM:mem\|dio\[26\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[27\]\$latch " "LATCH primitive \"RAM:mem\|dio\[27\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[28\]\$latch " "LATCH primitive \"RAM:mem\|dio\[28\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[29\]\$latch " "LATCH primitive \"RAM:mem\|dio\[29\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[30\]\$latch " "LATCH primitive \"RAM:mem\|dio\[30\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[31\]\$latch " "LATCH primitive \"RAM:mem\|dio\[31\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RAM:mem\|dio\[0\]\$latch " "LATCH primitive \"RAM:mem\|dio\[0\]\$latch\" is permanently enabled" {  } { { "RAM.vhd" "" { Text "C:/AC1/aula11/RAM.vhd" 28 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575888599367 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575888599665 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred RAM node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575888599666 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAM:mem\|s_memory " "RAM logic \"RAM:mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "s_memory" { Text "C:/AC1/aula11/RAM.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1575888599667 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:debug_mem\|s_memory " "RAM logic \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:debug_mem\|s_memory\" is uninferred due to asynchronous read logic" {  } { { "DP_Memory.vhd" "s_memory" { Text "C:/AC1/aula11/DP_Memory.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1575888599667 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1575888599667 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|s_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter INIT_FILE set to db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575888600174 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575888600174 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575888600174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888600246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600246 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575888600246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0g1 " "Found entity 1: altsyncram_r0g1" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888600294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888600294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0 " "Elaborated megafunction instantiation \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888600309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0 " "Instantiated megafunction \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif " "Parameter \"INIT_FILE\" = \"db/aula11.ram0_DP_Memory_59d6aa30.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575888600309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575888600309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbg1 " "Found entity 1: altsyncram_dbg1" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575888600357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888600357 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a0 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a1 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a2 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 96 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a3 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a4 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a5 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a6 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a7 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a8 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a9 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a10 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a11 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a12 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a13 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a14 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a15 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a21 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a22 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a23 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a24 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a25 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a26 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a27 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a28 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a29 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a30 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a31 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a0 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a1 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a2 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 96 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a3 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a4 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a5 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a6 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a7 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a8 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a9 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a10 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a11 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a12 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a13 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a14 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a15 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a16 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a17 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a18 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a19 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a20 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a21 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a22 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a23 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a24 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a25 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a26 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a27 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a28 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a29 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a30 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a31 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rs_mem\|altsyncram:s_memory_rtl_0\|altsyncram_r0g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_r0g1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_r0g1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 22 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600527 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rs_mem|altsyncram:s_memory_rtl_0|altsyncram_r0g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575888600527 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575888600527 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a16 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600533 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a17 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600533 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a18 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600533 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a19 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600533 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a20 " "Synthesized away node \"MIPS_MultiCycle:cpu\|RegFile:regfile\|DP_Memory:rt_mem\|altsyncram:s_memory_rtl_0\|altsyncram_dbg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_dbg1.tdf" "" { Text "C:/AC1/aula11/db/altsyncram_dbg1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RegFile.vhd" "" { Text "C:/AC1/aula11/RegFile.vhd" 30 0 0 } } { "MIPS_MultiCycle.vhd" "" { Text "C:/AC1/aula11/MIPS_MultiCycle.vhd" 127 0 0 } } { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888600533 "|MIPS_System|MIPS_MultiCycle:cpu|RegFile:regfile|DP_Memory:rt_mem|altsyncram:s_memory_rtl_0|altsyncram_dbg1:auto_generated|ram_block1a20"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575888600533 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575888600533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_CState_3__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_CState_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_CState_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_CState_2__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_CState_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_CState_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_CState_1__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_CState_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_CState_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_CState_0__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_CState_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_CState_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.DisplayUnit_pkg.DU_CState_4__gl_output GND " "Pin \"global.bp.work.DisplayUnit_pkg.DU_CState_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575888600732 "|MIPS_System|global.bp.work.DisplayUnit_pkg.DU_CState_4__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575888600732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575888600805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "309 " "309 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575888601253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575888601435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575888601435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575888601537 "|MIPS_System|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575888601537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575888601538 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575888601538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575888601538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575888601538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575888601569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 10:50:01 2019 " "Processing ended: Mon Dec 09 10:50:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575888601569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575888601569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575888601569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575888601569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575888602644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575888602649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 10:50:02 2019 " "Processing started: Mon Dec 09 10:50:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575888602649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575888602649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula11 -c aula11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula11 -c aula11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575888602649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1575888602760 ""}
{ "Info" "0" "" "Project  = aula11" {  } {  } 0 0 "Project  = aula11" 0 0 "Fitter" 0 0 1575888602760 ""}
{ "Info" "0" "" "Revision = aula11" {  } {  } 0 0 "Revision = aula11" 0 0 "Fitter" 0 0 1575888602761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575888602830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575888602830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula11 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"aula11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575888602839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575888602888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575888602888 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575888603162 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575888603169 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575888603421 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575888603421 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575888603424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575888603424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575888603424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575888603424 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575888603424 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575888603424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575888603426 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "105 105 " "No exact pin location assignment(s) for 105 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575888604098 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula11.sdc " "Synopsys Design Constraints File file not found: 'aula11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575888604322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575888604322 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575888604327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575888604327 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575888604327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575888604376 ""}  } { { "MIPS_System.vhd" "" { Text "C:/AC1/aula11/MIPS_System.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575888604376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DebounceAndClock:debncer\|s_pulsedOut  " "Automatically promoted node DebounceAndClock:debncer\|s_pulsedOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575888604376 ""}  } { { "DebounceAndClock.vhd" "" { Text "C:/AC1/aula11/DebounceAndClock.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/AC1/aula11/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575888604376 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575888604600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575888604600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575888604601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575888604601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575888604603 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575888604604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575888604604 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575888604604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575888604622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575888604622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575888604622 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "104 unused 2.5V 22 82 0 " "Number of I/O pins in group: 104 (unused VREF, 2.5V VCCIO, 22 input, 82 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575888604625 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575888604625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575888604625 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575888604626 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575888604626 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575888604626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575888604767 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575888604773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575888606543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575888606707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575888606741 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575888614034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575888614034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575888614292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "C:/AC1/aula11/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 12 { 0 ""} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575888616802 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575888616802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575888617949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575888617949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575888617953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575888618058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575888618067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575888618290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575888618290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575888618486 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575888618848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AC1/aula11/output_files/aula11.fit.smsg " "Generated suppressed messages file C:/AC1/aula11/output_files/aula11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575888619238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5832 " "Peak virtual memory: 5832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575888619498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 10:50:19 2019 " "Processing ended: Mon Dec 09 10:50:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575888619498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575888619498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575888619498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575888619498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575888620412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575888620415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 10:50:20 2019 " "Processing started: Mon Dec 09 10:50:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575888620415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575888620415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off aula11 -c aula11 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off aula11 -c aula11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575888620415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575888620682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575888622784 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575888622870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575888623117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 10:50:23 2019 " "Processing ended: Mon Dec 09 10:50:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575888623117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575888623117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575888623117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575888623117 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575888623709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575888624162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575888624165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 10:50:23 2019 " "Processing started: Mon Dec 09 10:50:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575888624165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula11 -c aula11 " "Command: quartus_sta aula11 -c aula11" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624165 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1575888624277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula11.sdc " "Synopsys Design Constraints File file not found: 'aula11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624988 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DebounceAndClock:debncer\|s_pulsedOut DebounceAndClock:debncer\|s_pulsedOut " "create_clock -period 1.000 -name DebounceAndClock:debncer\|s_pulsedOut DebounceAndClock:debncer\|s_pulsedOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575888624989 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575888624989 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888624992 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1575888624993 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575888625001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575888625022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.558 " "Worst-case setup slack is -5.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.558            -685.257 CLOCK_50  " "   -5.558            -685.257 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559             -62.951 DebounceAndClock:debncer\|s_pulsedOut  " "   -2.559             -62.951 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 CLOCK_50  " "    0.404               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.423               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.320 CLOCK_50  " "   -3.000            -198.320 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 DebounceAndClock:debncer\|s_pulsedOut  " "   -1.285             -38.550 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575888625064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575888625365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.057 " "Worst-case setup slack is -5.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.057            -615.815 CLOCK_50  " "   -5.057            -615.815 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -53.603 DebounceAndClock:debncer\|s_pulsedOut  " "   -2.174             -53.603 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_50  " "    0.355               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.382               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625372 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.320 CLOCK_50  " "   -3.000            -198.320 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 DebounceAndClock:debncer\|s_pulsedOut  " "   -1.285             -38.550 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625381 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1575888625418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1575888625485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.203 " "Worst-case setup slack is -2.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.203            -255.137 CLOCK_50  " "   -2.203            -255.137 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.790             -15.901 DebounceAndClock:debncer\|s_pulsedOut  " "   -0.790             -15.901 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 DebounceAndClock:debncer\|s_pulsedOut  " "    0.190               0.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -165.746 CLOCK_50  " "   -3.000            -165.746 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 DebounceAndClock:debncer\|s_pulsedOut  " "   -1.000             -30.000 DebounceAndClock:debncer\|s_pulsedOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575888625506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575888625948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 10:50:25 2019 " "Processing ended: Mon Dec 09 10:50:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575888625948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575888625948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575888625948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888625948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1575888626881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575888626885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 10:50:26 2019 " "Processing started: Mon Dec 09 10:50:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575888626885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575888626885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off aula11 -c aula11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off aula11 -c aula11" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575888626885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575888627402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_7_1200mv_85c_slow.vho C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_7_1200mv_85c_slow.vho in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_7_1200mv_0c_slow.vho C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_7_1200mv_0c_slow.vho in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_min_1200mv_0c_fast.vho C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_min_1200mv_0c_fast.vho in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11.vho C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11.vho in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_7_1200mv_85c_vhd_slow.sdo C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_7_1200mv_85c_vhd_slow.sdo in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_7_1200mv_0c_vhd_slow.sdo C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_7_1200mv_0c_vhd_slow.sdo in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_min_1200mv_0c_vhd_fast.sdo C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_min_1200mv_0c_vhd_fast.sdo in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "aula11_vhd.sdo C:/AC1/aula11/simulation/modelsim/ simulation " "Generated file aula11_vhd.sdo in folder \"C:/AC1/aula11/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575888627977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575888628014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 10:50:28 2019 " "Processing ended: Mon Dec 09 10:50:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575888628014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575888628014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575888628014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575888628014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 241 s " "Quartus Prime Full Compilation was successful. 0 errors, 241 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575888628614 ""}
