// Seed: 1530178074
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output uwire id_3
);
  assign id_3 = 1 ? 1 : 1;
  generate
    for (id_5 = 1; 1; id_3 = 1) begin : id_6
      wire id_7;
    end
  endgenerate
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11
    , id_16,
    input supply1 id_12,
    output wand id_13,
    output wire id_14
);
  module_0(
      id_5, id_10, id_10, id_3
  );
  assign id_14 = id_4;
endmodule
