#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd33f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd33da0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0xd64910_0 .var "clk", 0 0;
v0xd649b0_0 .var "reset", 0 0;
S_0xd332a0 .scope module, "dut" "top" 3 10, 4 5 0, S_0xd33da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0xd64210_0 .net "DataAdr", 31 0, v0xd5ace0_0;  1 drivers
v0xd642d0_0 .net "Instr", 31 0, L_0xd76aa0;  1 drivers
v0xd64390_0 .net "MemWrite", 0 0, L_0xd66330;  1 drivers
v0xd644c0_0 .net "PC", 31 0, v0xd5d310_0;  1 drivers
v0xd64560_0 .net "ReadData", 31 0, L_0xd78700;  1 drivers
v0xd646b0_0 .net "WriteData", 31 0, L_0xd778e0;  1 drivers
v0xd64770_0 .net "clk", 0 0, v0xd64910_0;  1 drivers
v0xd64810_0 .net "reset", 0 0, v0xd649b0_0;  1 drivers
S_0xd3a7b0 .scope module, "cpu" "cpu" 4 14, 5 4 0, S_0xd332a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0xd620f0_0 .net "ALUControl", 1 0, v0xd58380_0;  1 drivers
v0xd62260_0 .net "ALUFlags", 3 0, L_0xd78270;  1 drivers
v0xd623b0_0 .net "ALUResult", 31 0, v0xd5ace0_0;  alias, 1 drivers
v0xd62450_0 .net "ALUSrc", 0 0, L_0xd64d60;  1 drivers
v0xd62580_0 .net "ImmSrc", 1 0, L_0xd64e00;  1 drivers
v0xd626d0_0 .net "Instr", 31 0, L_0xd76aa0;  alias, 1 drivers
v0xd62790_0 .net "MemWrite", 0 0, L_0xd66330;  alias, 1 drivers
v0xd62830_0 .net "MemtoReg", 0 0, L_0xd64c20;  1 drivers
v0xd62960_0 .net "PC", 31 0, v0xd5d310_0;  alias, 1 drivers
v0xd62a90_0 .net "PCSrc", 0 0, L_0xd66430;  1 drivers
v0xd62bc0_0 .net "ReadData", 31 0, L_0xd78700;  alias, 1 drivers
v0xd62c80_0 .net "RegSrc", 1 0, L_0xd64f80;  1 drivers
v0xd62d40_0 .net "RegWrite", 0 0, L_0xd66230;  1 drivers
v0xd62e70_0 .net "WriteData", 31 0, L_0xd778e0;  alias, 1 drivers
v0xd62f30_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd62fd0_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
L_0xd66660 .part L_0xd76aa0, 12, 20;
S_0xd35530 .scope module, "c" "controller" 5 17, 6 4 0, S_0xd3a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0xd595e0_0 .net "ALUControl", 1 0, v0xd58380_0;  alias, 1 drivers
v0xd596f0_0 .net "ALUFlags", 3 0, L_0xd78270;  alias, 1 drivers
v0xd597c0_0 .net "ALUSrc", 0 0, L_0xd64d60;  alias, 1 drivers
v0xd598c0_0 .net "FlagW", 1 0, v0xd586a0_0;  1 drivers
v0xd59960_0 .net "ImmSrc", 1 0, L_0xd64e00;  alias, 1 drivers
v0xd59a50_0 .net "Instr", 31 12, L_0xd66660;  1 drivers
v0xd59af0_0 .net "MemW", 0 0, L_0xd64cc0;  1 drivers
v0xd59be0_0 .net "MemWrite", 0 0, L_0xd66330;  alias, 1 drivers
v0xd59c80_0 .net "MemtoReg", 0 0, L_0xd64c20;  alias, 1 drivers
v0xd59db0_0 .net "PCS", 0 0, L_0xd65400;  1 drivers
v0xd59e50_0 .net "PCSrc", 0 0, L_0xd66430;  alias, 1 drivers
v0xd59ef0_0 .net "RegSrc", 1 0, L_0xd64f80;  alias, 1 drivers
v0xd59fc0_0 .net "RegW", 0 0, L_0xd64ea0;  1 drivers
v0xd5a0b0_0 .net "RegWrite", 0 0, L_0xd66230;  alias, 1 drivers
v0xd5a150_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd5a1f0_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
L_0xd65470 .part L_0xd66660, 14, 2;
L_0xd65510 .part L_0xd66660, 8, 6;
L_0xd655b0 .part L_0xd66660, 0, 4;
L_0xd66530 .part L_0xd66660, 16, 4;
S_0xd34e10 .scope module, "cl" "condlogic" 6 26, 7 2 0, S_0xd35530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0xd66170 .functor AND 2, v0xd586a0_0, L_0xd66040, C4<11>, C4<11>;
L_0xd66230 .functor AND 1, L_0xd64ea0, v0xd55790_0, C4<1>, C4<1>;
L_0xd66330 .functor AND 1, L_0xd64cc0, v0xd55790_0, C4<1>, C4<1>;
L_0xd66430 .functor AND 1, L_0xd65400, v0xd55790_0, C4<1>, C4<1>;
v0xd570d0_0 .net "ALUFlags", 3 0, L_0xd78270;  alias, 1 drivers
v0xd571d0_0 .net "Cond", 3 0, L_0xd66530;  1 drivers
v0xd57290_0 .net "CondEx", 0 0, v0xd55790_0;  1 drivers
v0xd57390_0 .net "FlagW", 1 0, v0xd586a0_0;  alias, 1 drivers
v0xd57430_0 .net "FlagWrite", 1 0, L_0xd66170;  1 drivers
v0xd57540_0 .net "Flags", 3 0, L_0xd65970;  1 drivers
v0xd57600_0 .net "MemW", 0 0, L_0xd64cc0;  alias, 1 drivers
v0xd576a0_0 .net "MemWrite", 0 0, L_0xd66330;  alias, 1 drivers
v0xd57760_0 .net "PCS", 0 0, L_0xd65400;  alias, 1 drivers
v0xd578b0_0 .net "PCSrc", 0 0, L_0xd66430;  alias, 1 drivers
v0xd57970_0 .net "RegW", 0 0, L_0xd64ea0;  alias, 1 drivers
v0xd57a30_0 .net "RegWrite", 0 0, L_0xd66230;  alias, 1 drivers
v0xd57af0_0 .net *"_ivl_13", 1 0, L_0xd66040;  1 drivers
v0xd57bd0_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd57c70_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
L_0xd656a0 .part L_0xd66170, 1, 1;
L_0xd65740 .part L_0xd78270, 2, 2;
L_0xd657e0 .part L_0xd66170, 0, 1;
L_0xd658d0 .part L_0xd78270, 0, 2;
L_0xd65970 .concat8 [ 2 2 0 0], v0xd565f0_0, v0xd56e50_0;
L_0xd66040 .concat [ 1 1 0 0], v0xd55790_0, v0xd55790_0;
S_0xd32990 .scope module, "cc" "condcheck" 7 17, 7 25 0, S_0xd34e10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0xd65e20 .functor BUFZ 4, L_0xd65970, C4<0000>, C4<0000>, C4<0000>;
L_0xd65e90 .functor XOR 1, L_0xd65a60, L_0xd65c90, C4<0>, C4<0>;
L_0xd65f80 .functor NOT 1, L_0xd65e90, C4<0>, C4<0>, C4<0>;
v0xd2a490_0 .net "Cond", 3 0, L_0xd66530;  alias, 1 drivers
v0xd55790_0 .var "CondEx", 0 0;
v0xd55850_0 .net "Flags", 3 0, L_0xd65970;  alias, 1 drivers
v0xd55940_0 .net *"_ivl_6", 3 0, L_0xd65e20;  1 drivers
v0xd55a20_0 .net *"_ivl_7", 0 0, L_0xd65e90;  1 drivers
v0xd55b50_0 .net "carry", 0 0, L_0xd65bf0;  1 drivers
v0xd55c10_0 .net "ge", 0 0, L_0xd65f80;  1 drivers
v0xd55cd0_0 .net "neg", 0 0, L_0xd65a60;  1 drivers
v0xd55d90_0 .net "overflow", 0 0, L_0xd65c90;  1 drivers
v0xd55ee0_0 .net "zero", 0 0, L_0xd65b00;  1 drivers
E_0xd30df0/0 .event anyedge, v0xd2a490_0, v0xd55ee0_0, v0xd55b50_0, v0xd55cd0_0;
E_0xd30df0/1 .event anyedge, v0xd55d90_0, v0xd55c10_0;
E_0xd30df0 .event/or E_0xd30df0/0, E_0xd30df0/1;
L_0xd65a60 .part L_0xd65e20, 3, 1;
L_0xd65b00 .part L_0xd65e20, 2, 1;
L_0xd65bf0 .part L_0xd65e20, 1, 1;
L_0xd65c90 .part L_0xd65e20, 0, 1;
S_0xd56020 .scope module, "flagreg0" "flopenr" 7 15, 8 1 0, S_0xd34e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0xd561b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0xd56360_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd56440_0 .net "d", 1 0, L_0xd658d0;  1 drivers
v0xd56520_0 .net "en", 0 0, L_0xd657e0;  1 drivers
v0xd565f0_0 .var "q", 1 0;
v0xd566d0_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
E_0xd56300 .event posedge, v0xd566d0_0, v0xd56360_0;
S_0xd56880 .scope module, "flagreg1" "flopenr" 7 14, 8 1 0, S_0xd34e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0xd56a60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0xd56c40_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd56ce0_0 .net "d", 1 0, L_0xd65740;  1 drivers
v0xd56d80_0 .net "en", 0 0, L_0xd656a0;  1 drivers
v0xd56e50_0 .var "q", 1 0;
v0xd56f30_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
S_0xd57f20 .scope module, "dec" "decoder" 6 21, 9 1 0, S_0xd35530;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0xd65300 .functor AND 1, L_0xd65260, L_0xd64ea0, C4<1>, C4<1>;
L_0xd65400 .functor OR 1, L_0xd65300, L_0xd64b80, C4<0>, C4<0>;
v0xd58380_0 .var "ALUControl", 1 0;
v0xd58480_0 .net "ALUOp", 0 0, L_0xd650b0;  1 drivers
v0xd58540_0 .net "ALUSrc", 0 0, L_0xd64d60;  alias, 1 drivers
v0xd585e0_0 .net "Branch", 0 0, L_0xd64b80;  1 drivers
v0xd586a0_0 .var "FlagW", 1 0;
v0xd587b0_0 .net "Funct", 5 0, L_0xd65510;  1 drivers
v0xd58870_0 .net "ImmSrc", 1 0, L_0xd64e00;  alias, 1 drivers
v0xd58950_0 .net "MemW", 0 0, L_0xd64cc0;  alias, 1 drivers
v0xd589f0_0 .net "MemtoReg", 0 0, L_0xd64c20;  alias, 1 drivers
v0xd58b20_0 .net "Op", 1 0, L_0xd65470;  1 drivers
v0xd58c00_0 .net "PCS", 0 0, L_0xd65400;  alias, 1 drivers
v0xd58cd0_0 .net "Rd", 3 0, L_0xd655b0;  1 drivers
v0xd58d90_0 .net "RegSrc", 1 0, L_0xd64f80;  alias, 1 drivers
v0xd58e70_0 .net "RegW", 0 0, L_0xd64ea0;  alias, 1 drivers
v0xd58f40_0 .net *"_ivl_10", 9 0, v0xd59330_0;  1 drivers
L_0x7fc0b43ab018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0xd59000_0 .net/2u *"_ivl_11", 3 0, L_0x7fc0b43ab018;  1 drivers
v0xd590e0_0 .net *"_ivl_13", 0 0, L_0xd65260;  1 drivers
v0xd59290_0 .net *"_ivl_15", 0 0, L_0xd65300;  1 drivers
v0xd59330_0 .var "controls", 9 0;
E_0xd582c0 .event anyedge, v0xd58480_0, v0xd587b0_0, v0xd58380_0;
E_0xd58320 .event anyedge, v0xd58b20_0, v0xd587b0_0;
L_0xd64b80 .part v0xd59330_0, 9, 1;
L_0xd64c20 .part v0xd59330_0, 8, 1;
L_0xd64cc0 .part v0xd59330_0, 7, 1;
L_0xd64d60 .part v0xd59330_0, 6, 1;
L_0xd64e00 .part v0xd59330_0, 4, 2;
L_0xd64ea0 .part v0xd59330_0, 3, 1;
L_0xd64f80 .part v0xd59330_0, 1, 2;
L_0xd650b0 .part v0xd59330_0, 0, 1;
L_0xd65260 .cmp/eq 4, L_0xd655b0, L_0x7fc0b43ab018;
S_0xd5a390 .scope module, "dp" "datapath" 5 25, 10 8 0, S_0xd3a7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0xd608d0_0 .net "ALUControl", 1 0, v0xd58380_0;  alias, 1 drivers
v0xd609b0_0 .net "ALUFlags", 3 0, L_0xd78270;  alias, 1 drivers
v0xd60a70_0 .net "ALUResult", 31 0, v0xd5ace0_0;  alias, 1 drivers
v0xd60b60_0 .net "ALUSrc", 0 0, L_0xd64d60;  alias, 1 drivers
v0xd60c00_0 .net "ExtImm", 31 0, v0xd5b9c0_0;  1 drivers
v0xd60d60_0 .net "ImmSrc", 1 0, L_0xd64e00;  alias, 1 drivers
v0xd60e20_0 .net "Instr", 31 0, L_0xd76aa0;  alias, 1 drivers
v0xd60f00_0 .net "MemtoReg", 0 0, L_0xd64c20;  alias, 1 drivers
v0xd60fa0_0 .net "PC", 31 0, v0xd5d310_0;  alias, 1 drivers
v0xd610f0_0 .net "PCNext", 31 0, L_0xd66790;  1 drivers
v0xd61200_0 .net "PCPlus4", 31 0, L_0xd66950;  1 drivers
v0xd612c0_0 .net "PCPlus8", 31 0, L_0xd76a00;  1 drivers
v0xd613d0_0 .net "PCSrc", 0 0, L_0xd66430;  alias, 1 drivers
v0xd61470_0 .net "RA1", 3 0, L_0xd76b10;  1 drivers
v0xd61580_0 .net "RA2", 3 0, L_0xd76d40;  1 drivers
v0xd61690_0 .net "ReadData", 31 0, L_0xd78700;  alias, 1 drivers
v0xd61750_0 .net "RegSrc", 1 0, L_0xd64f80;  alias, 1 drivers
v0xd61900_0 .net "RegWrite", 0 0, L_0xd66230;  alias, 1 drivers
v0xd619a0_0 .net "Result", 31 0, L_0xd77c20;  1 drivers
v0xd61a40_0 .net "SrcA", 31 0, L_0xd77410;  1 drivers
v0xd61b30_0 .net "SrcB", 31 0, L_0xd77d60;  1 drivers
v0xd61c40_0 .net "WriteData", 31 0, L_0xd778e0;  alias, 1 drivers
v0xd61d50_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd61df0_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
L_0xd76bb0 .part L_0xd76aa0, 16, 4;
L_0xd76c50 .part L_0xd64f80, 0, 1;
L_0xd76de0 .part L_0xd76aa0, 0, 4;
L_0xd76ed0 .part L_0xd76aa0, 12, 4;
L_0xd76fc0 .part L_0xd64f80, 1, 1;
L_0xd77a70 .part L_0xd76aa0, 12, 4;
L_0xd77cc0 .part L_0xd76aa0, 0, 24;
S_0xd5a780 .scope module, "alu" "alu" 10 43, 11 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlag";
v0xd5aaa0_0 .net "ALUControl", 1 0, v0xd58380_0;  alias, 1 drivers
v0xd5abd0_0 .net "ALUFlag", 3 0, L_0xd78270;  alias, 1 drivers
v0xd5ace0_0 .var "ALUResult", 31 0;
v0xd5ada0_0 .var "Carry", 0 0;
v0xd5ae60_0 .net "Negative", 0 0, L_0xd780c0;  1 drivers
v0xd5af70_0 .var "Overflow", 0 0;
v0xd5b030_0 .net "SrcA", 31 0, L_0xd77410;  alias, 1 drivers
v0xd5b110_0 .net "SrcB", 31 0, L_0xd77d60;  alias, 1 drivers
v0xd5b1f0_0 .net "Zero", 0 0, L_0xd77f00;  1 drivers
L_0x7fc0b43ab258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5b340_0 .net/2u *"_ivl_0", 31 0, L_0x7fc0b43ab258;  1 drivers
v0xd5b420_0 .net *"_ivl_2", 0 0, L_0xd77e00;  1 drivers
L_0x7fc0b43ab2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd5b4e0_0 .net/2u *"_ivl_4", 0 0, L_0x7fc0b43ab2a0;  1 drivers
L_0x7fc0b43ab2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd5b5c0_0 .net/2u *"_ivl_6", 0 0, L_0x7fc0b43ab2e8;  1 drivers
E_0xd5aa10 .event anyedge, v0xd58380_0, v0xd5b030_0, v0xd5b110_0, v0xd5ace0_0;
L_0xd77e00 .cmp/eq 32, v0xd5ace0_0, L_0x7fc0b43ab258;
L_0xd77f00 .functor MUXZ 1, L_0x7fc0b43ab2e8, L_0x7fc0b43ab2a0, L_0xd77e00, C4<>;
L_0xd780c0 .part v0xd5ace0_0, 31, 1;
L_0xd78270 .concat [ 1 1 1 1], v0xd5af70_0, v0xd5ada0_0, L_0xd77f00, L_0xd780c0;
S_0xd5b740 .scope module, "ext" "extend" 10 39, 12 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0xd5b9c0_0 .var "ExtImm", 31 0;
v0xd5bac0_0 .net "ImmSrc", 1 0, L_0xd64e00;  alias, 1 drivers
v0xd5bbd0_0 .net "Instr", 23 0, L_0xd77cc0;  1 drivers
E_0xd5b940 .event anyedge, v0xd58870_0, v0xd5bbd0_0;
S_0xd5bd10 .scope module, "pcadd1" "adder" 10 30, 13 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0xd5bf40_0 .net "a", 31 0, v0xd5d310_0;  alias, 1 drivers
L_0x7fc0b43ab060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd5c020_0 .net "b", 31 0, L_0x7fc0b43ab060;  1 drivers
v0xd5c100_0 .net "y", 31 0, L_0xd66950;  alias, 1 drivers
L_0xd66950 .arith/sum 32, v0xd5d310_0, L_0x7fc0b43ab060;
S_0xd5c240 .scope module, "pcadd2" "adder" 10 31, 13 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0xd5c470_0 .net "a", 31 0, L_0xd66950;  alias, 1 drivers
L_0x7fc0b43ab0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xd5c580_0 .net "b", 31 0, L_0x7fc0b43ab0a8;  1 drivers
v0xd5c640_0 .net "y", 31 0, L_0xd76a00;  alias, 1 drivers
L_0xd76a00 .arith/sum 32, L_0xd66950, L_0x7fc0b43ab0a8;
S_0xd5c7b0 .scope module, "pcmux" "mux2" 10 28, 14 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0xd5c9e0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0xd5ca80_0 .net "d0", 31 0, L_0xd66950;  alias, 1 drivers
v0xd5cb70_0 .net "d1", 31 0, L_0xd77c20;  alias, 1 drivers
v0xd5cc50_0 .net "s", 0 0, L_0xd66430;  alias, 1 drivers
v0xd5cd40_0 .net "y", 31 0, L_0xd66790;  alias, 1 drivers
L_0xd66790 .functor MUXZ 32, L_0xd66950, L_0xd77c20, L_0xd66430, C4<>;
S_0xd5ce80 .scope module, "pcreg" "flopr" 10 29, 15 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0xd5d0d0_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd5d220_0 .net "d", 31 0, L_0xd66790;  alias, 1 drivers
v0xd5d310_0 .var "q", 31 0;
v0xd5d410_0 .net "reset", 0 0, v0xd649b0_0;  alias, 1 drivers
S_0xd5d5b0 .scope module, "ra1mux" "mux2" 10 35, 14 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0xd574d0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0xd5d830_0 .net "d0", 3 0, L_0xd76bb0;  1 drivers
L_0x7fc0b43ab0f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0xd5d930_0 .net "d1", 3 0, L_0x7fc0b43ab0f0;  1 drivers
v0xd5da10_0 .net "s", 0 0, L_0xd76c50;  1 drivers
v0xd5dae0_0 .net "y", 3 0, L_0xd76b10;  alias, 1 drivers
L_0xd76b10 .functor MUXZ 4, L_0xd76bb0, L_0x7fc0b43ab0f0, L_0xd76c50, C4<>;
S_0xd5dc70 .scope module, "ra2mux" "mux2" 10 36, 14 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0xd5de50 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0xd5df90_0 .net "d0", 3 0, L_0xd76de0;  1 drivers
v0xd5e090_0 .net "d1", 3 0, L_0xd76ed0;  1 drivers
v0xd5e170_0 .net "s", 0 0, L_0xd76fc0;  1 drivers
v0xd5e240_0 .net "y", 3 0, L_0xd76d40;  alias, 1 drivers
L_0xd76d40 .functor MUXZ 4, L_0xd76de0, L_0xd76ed0, L_0xd76fc0, C4<>;
S_0xd5e3d0 .scope module, "resmux" "mux2" 10 38, 14 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0xd5c990 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0xd5e730_0 .net "d0", 31 0, v0xd5ace0_0;  alias, 1 drivers
v0xd5e840_0 .net "d1", 31 0, L_0xd78700;  alias, 1 drivers
v0xd5e900_0 .net "s", 0 0, L_0xd64c20;  alias, 1 drivers
v0xd5ea20_0 .net "y", 31 0, L_0xd77c20;  alias, 1 drivers
L_0xd77c20 .functor MUXZ 32, v0xd5ace0_0, L_0xd78700, L_0xd64c20, C4<>;
S_0xd5eb50 .scope module, "rf" "regfile" 10 37, 16 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7fc0b43ab138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0xd5eee0_0 .net/2u *"_ivl_0", 3 0, L_0x7fc0b43ab138;  1 drivers
L_0x7fc0b43ab1c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0xd5efe0_0 .net/2u *"_ivl_12", 3 0, L_0x7fc0b43ab1c8;  1 drivers
v0xd5f0c0_0 .net *"_ivl_14", 0 0, L_0xd775e0;  1 drivers
v0xd5f160_0 .net *"_ivl_16", 31 0, L_0xd77710;  1 drivers
v0xd5f240_0 .net *"_ivl_18", 5 0, L_0xd777f0;  1 drivers
v0xd5f370_0 .net *"_ivl_2", 0 0, L_0xd77100;  1 drivers
L_0x7fc0b43ab210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd5f430_0 .net *"_ivl_21", 1 0, L_0x7fc0b43ab210;  1 drivers
v0xd5f510_0 .net *"_ivl_4", 31 0, L_0xd77230;  1 drivers
v0xd5f5f0_0 .net *"_ivl_6", 5 0, L_0xd772d0;  1 drivers
L_0x7fc0b43ab180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xd5f760_0 .net *"_ivl_9", 1 0, L_0x7fc0b43ab180;  1 drivers
v0xd5f840_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd5f8e0_0 .net "r15", 31 0, L_0xd76a00;  alias, 1 drivers
v0xd5f9a0_0 .net "ra1", 3 0, L_0xd76b10;  alias, 1 drivers
v0xd5fa70_0 .net "ra2", 3 0, L_0xd76d40;  alias, 1 drivers
v0xd5fb40_0 .net "rd1", 31 0, L_0xd77410;  alias, 1 drivers
v0xd5fc10_0 .net "rd2", 31 0, L_0xd778e0;  alias, 1 drivers
v0xd5fcd0 .array "rf", 0 14, 31 0;
v0xd5fe80_0 .net "wa3", 3 0, L_0xd77a70;  1 drivers
v0xd5ff20_0 .net "wd3", 31 0, L_0xd77c20;  alias, 1 drivers
v0xd5ffc0_0 .net "we3", 0 0, L_0xd66230;  alias, 1 drivers
E_0xd5ee60 .event posedge, v0xd56360_0;
L_0xd77100 .cmp/eq 4, L_0xd76b10, L_0x7fc0b43ab138;
L_0xd77230 .array/port v0xd5fcd0, L_0xd772d0;
L_0xd772d0 .concat [ 4 2 0 0], L_0xd76b10, L_0x7fc0b43ab180;
L_0xd77410 .functor MUXZ 32, L_0xd77230, L_0xd76a00, L_0xd77100, C4<>;
L_0xd775e0 .cmp/eq 4, L_0xd76d40, L_0x7fc0b43ab1c8;
L_0xd77710 .array/port v0xd5fcd0, L_0xd777f0;
L_0xd777f0 .concat [ 4 2 0 0], L_0xd76d40, L_0x7fc0b43ab210;
L_0xd778e0 .functor MUXZ 32, L_0xd77710, L_0xd76a00, L_0xd775e0, C4<>;
S_0xd60220 .scope module, "srcbmux" "mux2" 10 42, 14 1 0, S_0xd5a390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0xd603b0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0xd604c0_0 .net "d0", 31 0, L_0xd778e0;  alias, 1 drivers
v0xd605d0_0 .net "d1", 31 0, v0xd5b9c0_0;  alias, 1 drivers
v0xd606a0_0 .net "s", 0 0, L_0xd64d60;  alias, 1 drivers
v0xd607c0_0 .net "y", 31 0, L_0xd77d60;  alias, 1 drivers
L_0xd77d60 .functor MUXZ 32, L_0xd778e0, v0xd5b9c0_0, L_0xd64d60, C4<>;
S_0xd63170 .scope module, "dmem" "dmem" 4 16, 17 1 0, S_0xd332a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0xd78700 .functor BUFZ 32, L_0xd78570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xd63320 .array "RAM", 0 63, 31 0;
v0xd633e0_0 .net *"_ivl_0", 31 0, L_0xd78570;  1 drivers
v0xd634c0_0 .net *"_ivl_3", 29 0, L_0xd78610;  1 drivers
v0xd63580_0 .net "a", 31 0, v0xd5ace0_0;  alias, 1 drivers
v0xd636d0_0 .net "clk", 0 0, v0xd64910_0;  alias, 1 drivers
v0xd63880_0 .net "rd", 31 0, L_0xd78700;  alias, 1 drivers
v0xd63920_0 .net "wd", 31 0, L_0xd778e0;  alias, 1 drivers
v0xd63a50_0 .net "we", 0 0, L_0xd66330;  alias, 1 drivers
L_0xd78570 .array/port v0xd63320, L_0xd78610;
L_0xd78610 .part v0xd5ace0_0, 2, 30;
S_0xd63b50 .scope module, "imem" "imem" 4 15, 18 1 0, S_0xd332a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0xd76aa0 .functor BUFZ 32, L_0xd78360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xd63d20 .array "RAM", 0 63, 31 0;
v0xd63e00_0 .net *"_ivl_0", 31 0, L_0xd78360;  1 drivers
v0xd63ee0_0 .net *"_ivl_3", 29 0, L_0xd78430;  1 drivers
v0xd63fa0_0 .net "a", 31 0, v0xd5d310_0;  alias, 1 drivers
v0xd640f0_0 .net "rd", 31 0, L_0xd76aa0;  alias, 1 drivers
L_0xd78360 .array/port v0xd63d20, L_0xd78430;
L_0xd78430 .part v0xd5d310_0, 2, 30;
    .scope S_0xd57f20;
T_0 ;
    %wait E_0xd58320;
    %load/vec4 v0xd58b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0xd59330_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0xd587b0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0xd59330_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0xd59330_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0xd587b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0xd59330_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0xd59330_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0xd59330_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xd57f20;
T_1 ;
    %wait E_0xd582c0;
    %load/vec4 v0xd58480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xd587b0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0xd587b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd586a0_0, 4, 1;
    %load/vec4 v0xd587b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd58380_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd58380_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd586a0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd58380_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xd586a0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xd56880;
T_2 ;
    %wait E_0xd56300;
    %load/vec4 v0xd56f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd56e50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xd56d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xd56ce0_0;
    %assign/vec4 v0xd56e50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd56020;
T_3 ;
    %wait E_0xd56300;
    %load/vec4 v0xd566d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xd565f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xd56520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0xd56440_0;
    %assign/vec4 v0xd565f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd32990;
T_4 ;
    %wait E_0xd30df0;
    %load/vec4 v0xd2a490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0xd55ee0_0;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0xd55ee0_0;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0xd55b50_0;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0xd55b50_0;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0xd55cd0_0;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0xd55cd0_0;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0xd55d90_0;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0xd55d90_0;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0xd55b50_0;
    %load/vec4 v0xd55ee0_0;
    %inv;
    %and;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0xd55b50_0;
    %load/vec4 v0xd55ee0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0xd55c10_0;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0xd55c10_0;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0xd55ee0_0;
    %inv;
    %load/vec4 v0xd55c10_0;
    %and;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0xd55ee0_0;
    %inv;
    %load/vec4 v0xd55c10_0;
    %and;
    %inv;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd55790_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xd5ce80;
T_5 ;
    %wait E_0xd56300;
    %load/vec4 v0xd5d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd5d310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xd5d220_0;
    %assign/vec4 v0xd5d310_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd5eb50;
T_6 ;
    %wait E_0xd5ee60;
    %load/vec4 v0xd5ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xd5ff20_0;
    %load/vec4 v0xd5fe80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd5fcd0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd5b740;
T_7 ;
    %wait E_0xd5b940;
    %load/vec4 v0xd5bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xd5b9c0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0xd5bbd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd5b9c0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0xd5bbd0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd5b9c0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0xd5bbd0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0xd5bbd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0xd5b9c0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd5a780;
T_8 ;
    %wait E_0xd5aa10;
    %load/vec4 v0xd5aaa0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5ace0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5af70_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0xd5b030_0;
    %load/vec4 v0xd5b110_0;
    %and;
    %store/vec4 v0xd5ace0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5af70_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0xd5b030_0;
    %load/vec4 v0xd5b110_0;
    %or;
    %store/vec4 v0xd5ace0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5ada0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5af70_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0xd5b030_0;
    %pad/u 33;
    %load/vec4 v0xd5b110_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xd5ace0_0, 0, 32;
    %store/vec4 v0xd5ada0_0, 0, 1;
    %load/vec4 v0xd5b030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd5b110_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.6, 4;
    %load/vec4 v0xd5ace0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd5b030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %store/vec4 v0xd5af70_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0xd5b030_0;
    %pad/u 33;
    %load/vec4 v0xd5b110_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0xd5ace0_0, 0, 32;
    %store/vec4 v0xd5ada0_0, 0, 1;
    %load/vec4 v0xd5b030_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd5b110_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_8.7, 4;
    %load/vec4 v0xd5ace0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd5b030_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %store/vec4 v0xd5af70_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xd63b50;
T_9 ;
    %vpi_call/w 18 5 "$readmemh", "memfile.dat", v0xd63d20 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xd63170;
T_10 ;
    %wait E_0xd5ee60;
    %load/vec4 v0xd63a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd63920_0;
    %load/vec4 v0xd63580_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd63320, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xd33da0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd649b0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd649b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd64910_0, 0;
    %end;
    .thread T_11;
    .scope S_0xd33da0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0xd64910_0;
    %inv;
    %store/vec4 v0xd64910_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0xd33da0;
T_13 ;
    %delay 10000, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xd5fcd0, 4;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.0, 6;
    %vpi_call/w 3 41 "$display", "Test Passed: R5 contains 11" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 43 "$display", "Test Failed: R5 = %d, expected 7", &A<v0xd5fcd0, 5> {0 0 0};
T_13.1 ;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "./top.v";
    "./cpu.v";
    "./controller.v";
    "./condlogic.v";
    "./floper.v";
    "./decoder.v";
    "./datapath.v";
    "./alu.v";
    "./extender.v";
    "./adder.v";
    "./mux2.v";
    "./flop.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
