Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/CZ3001_Lab_Drei/Lab3/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to E:/CZ3001_Lab_Drei/Lab3/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: test_bench_3_stage_pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\regfile.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <regfile>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\PC.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <PC1>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\memory.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <memory>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\ID_EXEstage.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <ID_EXE_stage>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\control.v" into library work
Parsing verilog file "define.v" included at line 3.
Parsing module <control>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\alu.v" into library work
Parsing verilog file "define.v" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\pipelined_regfile_3stage.v" into library work
Parsing verilog file "define.v" included at line 2.
Parsing module <pipelined_regfile_3stage>.
Analyzing Verilog file "E:\CZ3001_Lab_Drei\Lab3\test_bench_3_stage_pipeline.v" into library work
Parsing module <test_bench_3_stage_pipeline>.


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.26 secs
 
--> 

Total memory usage is 179088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

