###########################
# Written by PhyDB at 2024-12-13.22:26:46
###########################
VERSION 5.6 ;

DIVIDERCHAR "/" ;

BUSBITCHARS "[]" ;

DESIGN caesar ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 5400 16200 ) ( 368820 388800 ) ;


TRACKS X 5535 DO 673 STEP 540 LAYER m1 ;
TRACKS Y 16335 DO 690 STEP 540 LAYER m1 ;
TRACKS X 5625 DO 403 STEP 900 LAYER m2 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m2 ;
TRACKS X 5625 DO 403 STEP 900 LAYER m3 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m3 ;
TRACKS X 5625 DO 403 STEP 900 LAYER m4 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m4 ;
TRACKS X 5625 DO 403 STEP 900 LAYER m5 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m5 ;
TRACKS X 5625 DO 403 STEP 900 LAYER m6 ;
TRACKS Y 16425 DO 414 STEP 900 LAYER m6 ;


COMPONENTS 2166 ;
   - check__caps_acmp65_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 185760 358200 ) N ;
   - check__caps_acmp65_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193860 368100 ) FS ;
   - check__caps_acmp65_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180900 368100 ) FS ;
   - check__caps_acmp65_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 167940 368100 ) FS ;
   - check__caps_acmp65_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191700 358200 ) N ;
   - check__caps_acmp65_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180360 358200 ) N ;
   - check__caps_acmp65_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186840 368100 ) FS ;
   - check__caps_acmp65_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174960 368100 ) FS ;
   - check__caps_acmp65_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 330300 ) FS ;
   - check__caps_acmp65_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219240 351000 ) FS ;
   - check__caps_acmp65_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244620 339300 ) N ;
   - check__caps_acmp65_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 252720 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251100 318600 ) N ;
   - check__caps_acmp65_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 250560 330300 ) FS ;
   - check__caps_acmp65_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234360 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 247860 318600 ) N ;
   - check__caps_acmp65_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 318600 ) N ;
   - check__caps_acmp65_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 309600 ) FS ;
   - check__caps_acmp65_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240300 318600 ) N ;
   - check__caps_acmp65_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 275940 295200 ) N ;
   - check__caps_acmp65_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 274320 308700 ) FS ;
   - check__caps_acmp65_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 265140 297000 ) N ;
   - check__caps_acmp65_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270000 309600 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 267840 284400 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 268920 296100 ) N ;
   - check__caps_acmp65_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 265680 288000 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 274320 288000 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 279720 262800 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 279180 274500 ) N ;
   - check__caps_acmp65_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 286740 266400 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 277020 266400 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 267840 252000 ) N ;
   - check__caps_acmp65_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 276480 252900 ) N ;
   - check__caps_acmp65_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 255960 244800 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273240 244800 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 274860 219600 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 276480 231300 ) N ;
   - check__caps_acmp65_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270000 223200 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270540 232200 ) N ;
   - check__caps_acmp65_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 260280 241200 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 260280 252900 ) N ;
   - check__caps_acmp65_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 265140 232200 ) N ;
   - check__caps_acmp65_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 259200 266400 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 251640 252000 ) N ;
   - check__caps_acmp65_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 251640 265500 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 247320 253800 ) N ;
   - check__caps_acmp65_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 238680 275400 ) N ;
   - check__caps_acmp65_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 239220 252000 ) N ;
   - check__caps_acmp65_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 239220 265500 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 234900 253800 ) N ;
   - check__caps_acmp65_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 247320 266400 ) FS ;
   - check__caps_acmp65_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230040 339300 ) N ;
   - check__caps_acmp65_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225720 339300 ) N ;
   - check__caps_acmp65_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 284040 296100 ) N ;
   - check__caps_acmp65_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 287100 ) FS ;
   - check__caps_acmp65_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289980 265500 ) FS ;
   - check__caps_acmp65_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 284580 252900 ) N ;
   - check__caps_acmp65_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 284040 222300 ) FS ;
   - check__caps_acmp65_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259200 222300 ) FS ;
   - check__caps_acmp65_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 245700 243900 ) FS ;
   - check__caps_acmp65_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243540 231300 ) N ;
   - check__caps_acmp65_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 318600 ) N ;
   - check__caps_acmp65_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 214380 339300 ) N ;
   - check__caps_acmp65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221940 318600 ) N ;
   - check__caps_acmp65_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 228420 327600 ) FS ;
   - check__caps_acmp65_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 358200 ) N ;
   - check__caps_acmp65_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197100 348300 ) FS ;
   - check__caps_acmp65_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210600 337500 ) N ;
   - check__caps_acmp65_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216540 316800 ) N ;
   - check__caps_acmp65_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 214920 327600 ) FS ;
   - check__caps_acmp65_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 358200 ) N ;
   - check__caps_acmp65_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 337500 ) N ;
   - check__caps_acmp65_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 368100 ) FS ;
   - check__caps_acmp65_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218700 358200 ) N ;
   - check__caps_acmp65_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 263520 368100 ) FS ;
   - check__caps_acmp65_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231120 368100 ) FS ;
   - check__caps_acmp65_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 378000 ) N ;
   - check__caps_acmp65_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216000 368100 ) FS ;
   - check__caps_acmp65_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 211140 358200 ) N ;
   - check__caps_acmp65_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 247320 368100 ) FS ;
   - check__caps_acmp65_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282420 308700 ) FS ;
   - check__caps_acmp65_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293220 308700 ) FS ;
   - check__caps_acmp65_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 279180 287100 ) FS ;
   - check__caps_acmp65_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 267840 265500 ) FS ;
   - check__caps_acmp65_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 277020 243900 ) FS ;
   - check__caps_acmp65_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 274500 ) N ;
   - check__caps_acmp65_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253800 274500 ) N ;
   - check__caps_acmp65_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243000 274500 ) N ;
   - check__caps_acmp65_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 219240 338400 ) N ;
   - check__caps_asrcNeg91_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 288900 ) FS ;
   - check__caps_asrcNeg91_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 245700 ) FS ;
   - check__caps_asrcNeg91_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 167400 ) N ;
   - check__caps_asrcNeg91_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 266220 189000 ) N ;
   - check__caps_asrcNeg91_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 259740 202500 ) FS ;
   - check__caps_asrcNeg91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 351000 ) FS ;
   - check__caps_asrcNeg91_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 310500 ) FS ;
   - check__caps_asrcNeg91_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 282420 210600 ) N ;
   - check__caps_asrcNeg91_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 329400 275400 ) N ;
   - check__caps_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 274320 123300 ) N ;
   - check__caps_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281340 136800 ) FS ;
   - check__caps_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 262980 158400 ) FS ;
   - check__caps_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 275940 144900 ) N ;
   - check__caps_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298080 145800 ) N ;
   - check__caps_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 262440 145800 ) N ;
   - check__caps_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 288360 124200 ) N ;
   - check__caps_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285660 136800 ) FS ;
   - check__caps_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 289980 136800 ) FS ;
   - check__caps_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292140 145800 ) N ;
   - check__caps_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 286740 145800 ) N ;
   - check__caps_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 136800 ) FS ;
   - check__caps_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281880 145800 ) N ;
   - check__caps_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 201600 ) FS ;
   - check__caps_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 271620 158400 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 272160 100800 ) N ;
   - check__caps_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266760 155700 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271080 144000 ) N ;
   - check__caps_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270000 122400 ) N ;
   - check__caps_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 268920 90900 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 273240 112500 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266760 144000 ) N ;
   - check__caps_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271620 134100 ) FS ;
   - check__caps_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 231120 200700 ) FS ;
   - check__caps_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 229500 189000 ) N ;
   - check__caps_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214380 201600 ) FS ;
   - check__caps_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 219240 201600 ) FS ;
   - check__caps_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 235440 166500 ) N ;
   - check__caps_acmp91_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204120 306900 ) FS ;
   - check__caps_acmp91_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 337500 ) N ;
   - check__caps_acmp91_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207900 327600 ) FS ;
   - check__caps_acmp91_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197640 316800 ) N ;
   - check__caps_acmp91_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 306900 ) FS ;
   - check__caps_acmp91_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201960 316800 ) N ;
   - check__caps_acmp91_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 337500 ) N ;
   - check__caps_acmp91_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 327600 ) FS ;
   - check__caps_acmp91_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 330300 ) FS ;
   - check__caps_acmp91_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254340 339300 ) N ;
   - check__caps_acmp91_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 259200 318600 ) N ;
   - check__caps_acmp91_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 330300 ) FS ;
   - check__caps_acmp91_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 309600 ) FS ;
   - check__caps_acmp91_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 318600 ) N ;
   - check__caps_acmp91_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 245700 330300 ) FS ;
   - check__caps_acmp91_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 256500 318600 ) N ;
   - check__caps_acmp91_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 318600 ) N ;
   - check__caps_acmp91_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261900 318600 ) N ;
   - check__caps_acmp91_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 264060 330300 ) FS ;
   - check__caps_acmp91_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 259740 330300 ) FS ;
   - check__caps_acmp91_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 309600 ) FS ;
   - check__caps_acmp91_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 330300 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 297540 284400 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 304020 287100 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 295380 288000 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 309420 288000 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 297000 273600 ) N ;
   - check__caps_acmp91_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 306180 274500 ) N ;
   - check__caps_acmp91_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 299700 266400 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 314280 275400 ) N ;
   - check__caps_acmp91_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 314820 262800 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 324540 265500 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311580 253800 ) N ;
   - check__caps_acmp91_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 306720 253800 ) N ;
   - check__caps_acmp91_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 300240 219600 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 297540 231300 ) N ;
   - check__caps_acmp91_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 294840 223200 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 296460 210600 ) N ;
   - check__caps_acmp91_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 284580 187200 ) N ;
   - check__caps_acmp91_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 294840 188100 ) N ;
   - check__caps_acmp91_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 285660 180000 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 281340 180000 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 275940 154800 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 275400 166500 ) N ;
   - check__caps_acmp91_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 283500 158400 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 272700 167400 ) N ;
   - check__caps_acmp91_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 257040 165600 ) N ;
   - check__caps_acmp91_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 261900 179100 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 254880 167400 ) N ;
   - check__caps_acmp91_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 255960 180000 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 245160 165600 ) N ;
   - check__caps_acmp91_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 246240 179100 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 240300 167400 ) N ;
   - check__caps_acmp91_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 243000 167400 ) N ;
   - check__caps_acmp91_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 339300 ) N ;
   - check__caps_acmp91_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 239760 339300 ) N ;
   - check__caps_acmp91_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293760 296100 ) N ;
   - check__caps_acmp91_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 287280 287100 ) FS ;
   - check__caps_acmp91_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 304020 265500 ) FS ;
   - check__caps_acmp91_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286740 243900 ) FS ;
   - check__caps_acmp91_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273240 209700 ) N ;
   - check__caps_acmp91_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 272700 188100 ) N ;
   - check__caps_acmp91_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 263520 209700 ) N ;
   - check__caps_acmp91_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244080 209700 ) N ;
   - check__caps_acmp91_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 318600 297000 ) N ;
   - check__caps_acmp91_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 257040 339300 ) N ;
   - check__caps_acmp91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 235980 318600 ) N ;
   - check__caps_acmp91_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 213840 230400 ) N ;
   - check__caps_acmp91_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197100 295200 ) N ;
   - check__caps_acmp91_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 273600 ) N ;
   - check__caps_acmp91_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 215460 252000 ) N ;
   - check__caps_acmp91_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218160 220500 ) FS ;
   - check__caps_acmp91_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216540 242100 ) FS ;
   - check__caps_acmp91_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 285300 ) FS ;
   - check__caps_acmp91_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205740 263700 ) FS ;
   - check__caps_acmp91_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 348300 ) FS ;
   - check__caps_acmp91_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 244620 348300 ) FS ;
   - check__caps_acmp91_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 239220 358200 ) N ;
   - check__caps_acmp91_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 226260 348300 ) FS ;
   - check__caps_acmp91_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 348300 ) FS ;
   - check__caps_acmp91_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 214380 348300 ) FS ;
   - check__caps_acmp91_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251640 358200 ) N ;
   - check__caps_acmp91_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227880 358200 ) N ;
   - check__caps_acmp91_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 303480 296100 ) N ;
   - check__caps_acmp91_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 311580 287100 ) FS ;
   - check__caps_acmp91_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 319140 274500 ) N ;
   - check__caps_acmp91_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 305640 231300 ) N ;
   - check__caps_acmp91_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 285120 200700 ) FS ;
   - check__caps_acmp91_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 281880 166500 ) N ;
   - check__caps_acmp91_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 166500 ) N ;
   - check__caps_acmp91_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 254880 188100 ) N ;
   - check__caps_acmp91_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 247860 338400 ) N ;
   - check__caps_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 230040 231300 ) N ;
   - check__caps_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 288000 ) FS ;
   - check__caps_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216000 309600 ) FS ;
   - check__caps_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 220320 274500 ) N ;
   - check__caps_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220860 297000 ) N ;
   - check__caps_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221400 309600 ) FS ;
   - check__caps_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 288000 ) FS ;
   - check__caps_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226800 297000 ) N ;
   - check__caps_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 224100 297000 ) N ;
   - check__caps_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 297000 ) N ;
   - check__caps_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 297000 ) N ;
   - check__caps_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 288000 ) FS ;
   - check__caps_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 297000 ) N ;
   - check__caps_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 210600 317700 ) N ;
   - check__caps_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 231120 318600 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 226260 230400 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210060 306900 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207900 285300 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216540 263700 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 225180 220500 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221400 242100 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 295200 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 273600 ) N ;
   - check__caps_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 226260 309600 ) FS ;
   - check__caps_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 226800 318600 ) N ;
   - check__caps_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 318600 ) N ;
   - check__caps_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231660 244800 ) FS ;
   - check__caps_asrcNeg65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 293220 318600 ) N ;
   - check__caps_asrcNeg65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 274320 275400 ) N ;
   - check__caps_asrcNeg65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 223020 351000 ) FS ;
   - check__caps_asrcNeg65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 287820 318600 ) N ;
   - check__caps_asrcNeg65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 288900 ) FS ;
   - check__caps_asrcNeg65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 245160 288900 ) FS ;
   - check__caps_asrcNeg65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 288900 ) FS ;
   - check__caps_asrcNeg65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 267300 ) FS ;
   - check__caps_asrcNeg65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 268920 245700 ) FS ;
   - check__caps_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 286200 330300 ) FS ;
   - check__caps_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261360 339300 ) N ;
   - check__caps_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 281340 317700 ) N ;
   - check__caps_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 339300 ) N ;
   - check__caps_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 339300 ) N ;
   - check__caps_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292140 330300 ) FS ;
   - check__caps_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297540 330300 ) FS ;
   - check__caps_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297000 339300 ) N ;
   - check__caps_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 339300 ) N ;
   - check__caps_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 279720 339300 ) N ;
   - check__caps_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280260 330300 ) FS ;
   - check__caps_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270000 339300 ) N ;
   - check__caps_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 262440 351000 ) FS ;
   - check__caps_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241920 351000 ) FS ;
   - check__caps_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253260 351000 ) FS ;
   - check__caps_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286740 274500 ) N ;
   - check__caps_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295920 252900 ) N ;
   - check__caps_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 285660 231300 ) N ;
   - check__caps_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286740 209700 ) N ;
   - check__caps_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 274860 200700 ) FS ;
   - check__caps_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264600 200700 ) FS ;
   - check__caps_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248400 222300 ) FS ;
   - check__caps_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253800 209700 ) N ;
   - check__caps_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 239220 351000 ) FS ;
   - check__caps_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 229500 348300 ) FS ;
   - check__caps_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266760 348300 ) FS ;
   - check__caps_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277020 358200 ) N ;
   - check__caps_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 235980 348300 ) FS ;
   - check__caps_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 232740 337500 ) N ;
   - check__caps_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 232740 348300 ) FS ;
   - check__caps_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270000 348300 ) FS ;
   - check__caps_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 264600 358200 ) N ;
   - check__caps_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 250560 351000 ) FS ;
   - check__caps_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 255960 350100 ) FS ;
   - check__caps_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 351000 ) FS ;
   - shift__split_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 252720 100800 ) N ;
   - shift__split_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266220 134100 ) FS ;
   - shift__split_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 256500 122400 ) N ;
   - shift__split_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 247320 122400 ) N ;
   - shift__split_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259200 100800 ) N ;
   - shift__split_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 250560 112500 ) FS ;
   - shift__split_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 261360 122400 ) N ;
   - shift__split_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251640 122400 ) N ;
   - shift__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 136800 ) FS ;
   - shift__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 158400 ) FS ;
   - shift__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 227340 136800 ) FS ;
   - shift__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 145800 ) N ;
   - shift__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 235440 158400 ) FS ;
   - shift__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243540 136800 ) FS ;
   - shift__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248940 136800 ) FS ;
   - shift__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251640 145800 ) N ;
   - shift__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 145800 ) N ;
   - shift__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 145800 ) N ;
   - shift__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233820 136800 ) FS ;
   - shift__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230040 145800 ) N ;
   - shift__split_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 124200 ) N ;
   - shift__split_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 223200 ) FS ;
   - shift__split_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 243000 158400 ) FS ;
   - shift__split_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 93600 ) FS ;
   - shift__split_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 235980 101700 ) N ;
   - shift__split_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 204660 209700 ) N ;
   - shift__split_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 214380 209700 ) N ;
   - shift__split_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 194940 209700 ) N ;
   - shift__split_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 194400 188100 ) N ;
   - shift__split_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 210600 166500 ) N ;
   - shift__split_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 209520 179100 ) FS ;
   - shift__split_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 166500 ) N ;
   - shift__split_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 194400 166500 ) N ;
   - shift__split_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 226800 102600 ) N ;
   - shift__split_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 235440 124200 ) N ;
   - shift__split_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 236520 93600 ) FS ;
   - shift__split_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 115200 ) FS ;
   - shift__split_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 254340 134100 ) FS ;
   - shift__split_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251640 165600 ) N ;
   - shift__split_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 251640 155700 ) FS ;
   - shift__split_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259200 155700 ) FS ;
   - shift__split_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 260280 134100 ) FS ;
   - shift__split_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 257040 144000 ) N ;
   - shift__split_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 247860 155700 ) FS ;
   - shift__split_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 255420 155700 ) FS ;
   - shift__split_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 230040 101700 ) N ;
   - shift__split_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 93600 ) FS ;
   - shift__split_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 240300 123300 ) N ;
   - copy__P_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 244800 ) FS ;
   - copy__P_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214920 275400 ) N ;
   - copy__P_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 209520 231300 ) N ;
   - copy__P_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194940 244800 ) FS ;
   - copy__P_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 211680 266400 ) FS ;
   - copy__P_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 244800 ) FS ;
   - copy__P_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 244800 ) FS ;
   - copy__P_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 244800 ) FS ;
   - copy__P_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204660 244800 ) FS ;
   - copy__P_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 253800 ) N ;
   - copy__P_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 232200 ) N ;
   - copy__P_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211140 253800 ) N ;
   - copy__P_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 223560 288000 ) FS ;
   - copy__P_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 229500 297000 ) N ;
   - copy__P_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233820 266400 ) FS ;
   - copy__P_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 197640 231300 ) N ;
   - copy__P_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 217620 231300 ) N ;
   - copy__P_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 224100 209700 ) N ;
   - copy__P_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 204120 200700 ) FS ;
   - copy__P_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 188100 ) N ;
   - copy__P_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 210060 188100 ) N ;
   - copy__P_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 233820 179100 ) FS ;
   - copy__P_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 221400 179100 ) FS ;
   - copy__P_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 254880 297000 ) N ;
   - copy__P_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 230040 252000 ) N ;
   - copy__P_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 273600 ) N ;
   - copy__P_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227880 263700 ) FS ;
   - copy__P_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 220320 252000 ) N ;
   - copy__P_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 226800 242100 ) FS ;
   - copy__P_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 225180 252000 ) N ;
   - copy__P_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227340 273600 ) N ;
   - copy__P_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 263700 ) FS ;
   - copy__P_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 239220 232200 ) N ;
   - copy__P_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 227880 287100 ) FS ;
   - copy__P_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220860 288000 ) FS ;
   - copy__ctrl__shift_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 299160 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 288900 29700 ) FS ;
   - copy__ctrl__shift_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 298620 29700 ) FS ;
   - copy__ctrl__shift_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 17100 ) N ;
   - copy__ctrl__shift_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 29700 ) FS ;
   - copy__ctrl__shift_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307260 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 304560 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 296460 17100 ) N ;
   - copy__ctrl__shift_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305100 29700 ) FS ;
   - copy__ctrl__shift_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 284040 51300 ) FS ;
   - copy__ctrl__shift_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 275400 51300 ) FS ;
   - copy__ctrl__shift_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 281340 51300 ) FS ;
   - copy__ctrl__shift_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 291600 37800 ) N ;
   - copy__ctrl__shift_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 274320 60300 ) N ;
   - copy__ctrl__shift_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274320 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 293220 27000 ) FS ;
   - copy__ctrl__shift_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 289440 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 281880 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270540 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 278100 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 293220 15300 ) N ;
   - copy__ctrl__shift_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 285660 15300 ) N ;
   - copy__ctrl__shift_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 278640 51300 ) FS ;
   - copy__ctrl__shift_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 282420 37800 ) N ;
   - copy__ctrl__shift_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 288360 51300 ) FS ;
   - shft_acomps_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 309600 ) FS ;
   - shft_acomps_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21600 297000 ) N ;
   - shft_acomps_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 32940 296100 ) N ;
   - shft_acomps_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34560 318600 ) N ;
   - shft_acomps_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 29160 297000 ) N ;
   - shft_acomps_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44820 318600 ) N ;
   - shft_acomps_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 318600 ) N ;
   - shft_acomps_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37800 318600 ) N ;
   - shft_acomps_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 318600 ) N ;
   - shft_acomps_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30780 309600 ) FS ;
   - shft_acomps_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 33480 309600 ) FS ;
   - shft_acomps_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27540 309600 ) FS ;
   - shft_acomps_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17820 266400 ) FS ;
   - shft_acomps_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30240 266400 ) FS ;
   - shft_acomps_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19440 253800 ) N ;
   - shft_acomps_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 40500 265500 ) FS ;
   - shft_acomps_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 32400 275400 ) N ;
   - shft_acomps_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 285300 ) FS ;
   - shft_acomps_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 316800 ) N ;
   - shft_acomps_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 306900 ) FS ;
   - shft_acomps_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 285300 ) FS ;
   - shft_acomps_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 273600 ) N ;
   - shft_acomps_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 285300 ) FS ;
   - shft_acomps_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 316800 ) N ;
   - shft_acomps_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 295200 ) N ;
   - shft_acomps_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17280 232200 ) N ;
   - shft_acomps_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 22140 265500 ) FS ;
   - shft_acomps_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 266400 ) FS ;
   - shft_aadd__key_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 61020 358200 ) N ;
   - shft_aadd__key_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64260 368100 ) FS ;
   - shft_aadd__key_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55080 368100 ) FS ;
   - shft_aadd__key_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44280 368100 ) FS ;
   - shft_aadd__key_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56160 358200 ) N ;
   - shft_aadd__key_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 65880 358200 ) N ;
   - shft_aadd__key_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 368100 ) FS ;
   - shft_aadd__key_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49680 368100 ) FS ;
   - shft_aadd__key_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 75060 360000 ) N ;
   - shft_aadd__key_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85860 360000 ) N ;
   - shft_aadd__key_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 111780 351000 ) FS ;
   - shft_aadd__key_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126360 360000 ) N ;
   - shft_aadd__key_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 120960 351000 ) FS ;
   - shft_aadd__key_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 113400 360000 ) N ;
   - shft_aadd__key_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 131220 351000 ) FS ;
   - shft_aadd__key_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 107460 351000 ) FS ;
   - shft_aadd__key_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119880 360000 ) N ;
   - shft_aadd__key_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 116640 360000 ) N ;
   - shft_aadd__key_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 110160 360000 ) N ;
   - shft_aadd__key_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 123120 360000 ) N ;
   - shft_aadd__key_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 116640 351000 ) FS ;
   - shft_aadd__key_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126900 351000 ) FS ;
   - shft_aadd__key_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 91260 337500 ) N ;
   - shft_aadd__key_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 99900 338400 ) N ;
   - shft_aadd__key_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86940 330300 ) FS ;
   - shft_aadd__key_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 107460 339300 ) N ;
   - shft_aadd__key_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 107460 316800 ) N ;
   - shft_aadd__key_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 117720 317700 ) N ;
   - shft_aadd__key_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100440 309600 ) FS ;
   - shft_aadd__key_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 101520 318600 ) N ;
   - shft_aadd__key_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 105300 295200 ) N ;
   - shft_aadd__key_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 104760 308700 ) FS ;
   - shft_aadd__key_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 101520 297000 ) N ;
   - shft_aadd__key_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 112860 297000 ) N ;
   - shft_aadd__key_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116100 284400 ) FS ;
   - shft_aadd__key_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 116640 296100 ) N ;
   - shft_aadd__key_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108000 275400 ) N ;
   - shft_aadd__key_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 124200 288000 ) FS ;
   - shft_aadd__key_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116640 262800 ) FS ;
   - shft_aadd__key_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 116640 274500 ) N ;
   - shft_aadd__key_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 97740 266400 ) FS ;
   - shft_aadd__key_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 112320 266400 ) FS ;
   - shft_aadd__key_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 99900 252000 ) N ;
   - shft_aadd__key_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 107460 252900 ) N ;
   - shft_aadd__key_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 244800 ) FS ;
   - shft_aadd__key_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113940 253800 ) N ;
   - shft_aadd__key_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 113940 230400 ) N ;
   - shft_aadd__key_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 114480 243900 ) FS ;
   - shft_aadd__key_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 109080 244800 ) FS ;
   - shft_aadd__key_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 121500 232200 ) N ;
   - shft_aadd__key_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116640 219600 ) FS ;
   - shft_aadd__key_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 124740 222300 ) FS ;
   - shft_aadd__key_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 101520 232200 ) N ;
   - shft_aadd__key_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 112860 223200 ) FS ;
   - shft_aadd__key_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 97200 360000 ) N ;
   - shft_aadd__key_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 92880 360000 ) N ;
   - shft_aadd__key_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122040 338400 ) N ;
   - shft_aadd__key_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118800 329400 ) FS ;
   - shft_aadd__key_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122580 308700 ) FS ;
   - shft_aadd__key_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 132300 287100 ) FS ;
   - shft_aadd__key_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 265500 ) FS ;
   - shft_aadd__key_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123120 243900 ) FS ;
   - shft_aadd__key_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104760 231300 ) N ;
   - shft_aadd__key_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133380 231300 ) N ;
   - shft_aadd__key_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 103140 351900 ) FS ;
   - shft_aadd__key_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 88560 360000 ) N ;
   - shft_aadd__key_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 70740 360000 ) N ;
   - shft_aadd__key_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73440 368100 ) FS ;
   - shft_aadd__key_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82620 358200 ) N ;
   - shft_aadd__key_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 102060 368100 ) FS ;
   - shft_aadd__key_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 368100 ) FS ;
   - shft_aadd__key_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 68580 368100 ) FS ;
   - shft_aadd__key_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79920 368100 ) FS ;
   - shft_aadd__key_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78840 358200 ) N ;
   - shft_aadd__key_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 94500 368100 ) FS ;
   - shft_aadd__key_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 111780 338400 ) N ;
   - shft_aadd__key_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 108000 329400 ) FS ;
   - shft_aadd__key_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 112320 308700 ) FS ;
   - shft_aadd__key_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 123120 296100 ) N ;
   - shft_aadd__key_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 106380 287100 ) FS ;
   - shft_aadd__key_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 102060 265500 ) FS ;
   - shft_aadd__key_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 117720 252900 ) N ;
   - shft_aadd__key_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124740 231300 ) N ;
   - shft_aadd__key_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 94500 350100 ) FS ;
   - shft_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 94500 188100 ) N ;
   - shft_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 86400 180000 ) FS ;
   - shft_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 76680 158400 ) FS ;
   - shft_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 65880 188100 ) N ;
   - shft_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 55080 180000 ) FS ;
   - shft_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 63720 158400 ) FS ;
   - shft_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 62100 136800 ) FS ;
   - shft_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 39960 136800 ) FS ;
   - shft_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 134100 ) FS ;
   - shft_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 165600 ) N ;
   - shft_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 155700 ) FS ;
   - shft_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 144000 ) N ;
   - shft_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 122400 ) N ;
   - shft_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 134100 ) FS ;
   - shft_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 165600 ) N ;
   - shft_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 144000 ) N ;
   - shft_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34560 201600 ) FS ;
   - shft_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19980 201600 ) FS ;
   - shft_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 43200 188100 ) N ;
   - shft_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28080 210600 ) N ;
   - shft_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 201600 ) FS ;
   - shft_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39420 210600 ) N ;
   - shft_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35100 210600 ) N ;
   - shft_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 210600 ) N ;
   - shft_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25380 210600 ) N ;
   - shft_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22680 210600 ) N ;
   - shft_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 201600 ) FS ;
   - shft_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22680 201600 ) FS ;
   - shft_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 145800 ) N ;
   - shft_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 88020 166500 ) N ;
   - shft_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 166500 ) N ;
   - shft_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75600 144900 ) N ;
   - shft_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 63180 144900 ) N ;
   - shft_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 58320 123300 ) N ;
   - shft_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 76680 135900 ) FS ;
   - shft_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69660 114300 ) FS ;
   - shft_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51300 114300 ) FS ;
   - shft_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 31860 189000 ) N ;
   - shft_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 28080 167400 ) N ;
   - shft_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 31320 180000 ) FS ;
   - shft_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27000 115200 ) FS ;
   - shft_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 145800 ) N ;
   - shft_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 23760 158400 ) FS ;
   - shft_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 145800 ) N ;
   - shft_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 189000 ) N ;
   - shft_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 60480 115200 ) FS ;
   - shft_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 189000 ) N ;
   - shft_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21600 180000 ) FS ;
   - shft_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32940 167400 ) N ;
   - shft_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 21600 166500 ) N ;
   - shft_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64800 115200 ) FS ;
   - shft_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85860 158400 ) FS ;
   - shft_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 15120 166500 ) N ;
   - shft_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 70200 102600 ) N ;
   - shft_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 27000 180000 ) FS ;
   - shft_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 79380 115200 ) FS ;
   - shft_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 90900 ) FS ;
   - shft_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 112500 ) FS ;
   - shft_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 112500 ) FS ;
   - shft_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 90900 ) FS ;
   - shft_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 79200 ) N ;
   - shft_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14040 90900 ) FS ;
   - shft_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 112500 ) FS ;
   - shft_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 100800 ) N ;
   - shft_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 220500 ) FS ;
   - shft_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 263700 ) FS ;
   - shft_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27000 252000 ) N ;
   - shft_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 242100 ) FS ;
   - shft_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29700 198900 ) FS ;
   - shft_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32940 230400 ) N ;
   - shft_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 252000 ) N ;
   - shft_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 242100 ) FS ;
   - shft_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 71820 136800 ) FS ;
   - shft_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 158400 ) FS ;
   - shft_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 36180 188100 ) N ;
   - shft_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17280 180000 ) FS ;
   - shft_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 10260 220500 ) FS ;
   - shft_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 252000 ) N ;
   - shft_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 252000 ) N ;
   - shft_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 242100 ) FS ;
   - shft_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9720 208800 ) N ;
   - shft_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 230400 ) N ;
   - shft_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 252000 ) N ;
   - shft_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 242100 ) FS ;
   - shft_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 297000 ) N ;
   - shft_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 318600 ) N ;
   - shft_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 41580 296100 ) N ;
   - shft_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 53460 309600 ) FS ;
   - shft_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 42120 309600 ) FS ;
   - shft_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 297000 ) N ;
   - shft_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63180 309600 ) FS ;
   - shft_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58320 309600 ) FS ;
   - shft_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 309600 ) FS ;
   - shft_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45360 309600 ) FS ;
   - shft_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 46440 297000 ) N ;
   - shft_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 309600 ) FS ;
   - shft_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23220 253800 ) N ;
   - shft_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25380 297000 ) N ;
   - shft_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27000 288000 ) FS ;
   - shft_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15660 210600 ) N ;
   - shft_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 25380 222300 ) FS ;
   - shft_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91260 252900 ) N ;
   - shft_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82620 243900 ) FS ;
   - shft_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 243900 ) FS ;
   - shft_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73440 231300 ) N ;
   - shft_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54000 231300 ) N ;
   - shft_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 63720 231300 ) N ;
   - shft_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 52920 222300 ) FS ;
   - shft_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 38340 222300 ) FS ;
   - shft_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 24840 244800 ) FS ;
   - shft_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17820 275400 ) N ;
   - shft_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 11340 201600 ) FS ;
   - shft_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 275400 ) N ;
   - shft_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 263700 ) FS ;
   - shft_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14040 327600 ) FS ;
   - shft_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 306900 ) FS ;
   - shft_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 285300 ) FS ;
   - shft_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 263700 ) FS ;
   - shft_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 273600 ) N ;
   - shft_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 316800 ) N ;
   - shft_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 295200 ) N ;
   - shft_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 15660 201600 ) FS ;
   - shft_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 18360 210600 ) N ;
   - shft_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 25380 274500 ) N ;
   - shft_asums_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 81000 339300 ) N ;
   - shft_asums_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 62640 351000 ) FS ;
   - shft_asums_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 68040 338400 ) N ;
   - shft_asums_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 80460 351000 ) FS ;
   - shft_asums_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 65880 351000 ) FS ;
   - shft_asums_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 86400 339300 ) N ;
   - shft_asums_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 89640 351000 ) FS ;
   - shft_asums_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 84780 351000 ) FS ;
   - shft_asums_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 76140 351000 ) FS ;
   - shft_asums_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 72360 351000 ) FS ;
   - shft_asums_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 75600 339300 ) N ;
   - shft_asums_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69120 351000 ) FS ;
   - shft_asums_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 49680 360000 ) N ;
   - shft_asums_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 351000 ) FS ;
   - shft_asums_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 56160 339300 ) N ;
   - shft_asums_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 89640 317700 ) N ;
   - shft_asums_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91800 296100 ) N ;
   - shft_asums_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96660 287100 ) FS ;
   - shft_asums_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 87480 265500 ) FS ;
   - shft_asums_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 252900 ) N ;
   - shft_asums_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 92880 243900 ) FS ;
   - shft_asums_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 92340 231300 ) N ;
   - shft_asums_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 231300 ) N ;
   - shft_asums_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 40500 360000 ) N ;
   - shft_asums_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 316800 ) N ;
   - shft_asums_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51300 348300 ) FS ;
   - shft_asums_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 42660 348300 ) FS ;
   - shft_asums_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 337500 ) N ;
   - shft_asums_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 306900 ) FS ;
   - shft_asums_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 327600 ) FS ;
   - shft_asums_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46980 348300 ) FS ;
   - shft_asums_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 40500 337500 ) N ;
   - shft_asums_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 62100 339300 ) N ;
   - shft_asums_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 55620 350100 ) FS ;
   - shft_asums_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44820 360000 ) N ;
   - shft_acomp_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 337500 ) N ;
   - shft_acomp_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 368100 ) FS ;
   - shft_acomp_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14580 358200 ) N ;
   - shft_acomp_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14580 348300 ) FS ;
   - shft_acomp_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 337500 ) N ;
   - shft_acomp_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 348300 ) FS ;
   - shft_acomp_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 358200 ) N ;
   - shft_acomp_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 348300 ) FS ;
   - shft_acomp_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19980 339300 ) N ;
   - shft_acomp_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30780 351000 ) FS ;
   - shft_acomp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 65340 318600 ) N ;
   - shft_acomp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 339300 ) N ;
   - shft_acomp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 54000 317700 ) N ;
   - shft_acomp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 330300 ) FS ;
   - shft_acomp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 50760 339300 ) N ;
   - shft_acomp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 70740 330300 ) FS ;
   - shft_acomp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 65880 330300 ) FS ;
   - shft_acomp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61020 330300 ) FS ;
   - shft_acomp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 330300 ) FS ;
   - shft_acomp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 330300 ) FS ;
   - shft_acomp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 60480 318600 ) N ;
   - shft_acomp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 330300 ) FS ;
   - shft_acomp_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 81540 306000 ) FS ;
   - shft_acomp_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 81000 317700 ) N ;
   - shft_acomp_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 72900 309600 ) FS ;
   - shft_acomp_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 77220 309600 ) FS ;
   - shft_acomp_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 79920 295200 ) N ;
   - shft_acomp_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 72900 296100 ) N ;
   - shft_acomp_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 88020 297000 ) N ;
   - shft_acomp_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 69660 297000 ) N ;
   - shft_acomp_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 64800 284400 ) FS ;
   - shft_acomp_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 63720 296100 ) N ;
   - shft_acomp_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 62100 288000 ) FS ;
   - shft_acomp_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 80460 288000 ) FS ;
   - shft_acomp_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 78300 262800 ) FS ;
   - shft_acomp_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 81000 274500 ) N ;
   - shft_acomp_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 73440 266400 ) FS ;
   - shft_acomp_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 72900 275400 ) N ;
   - shft_acomp_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 64260 262800 ) FS ;
   - shft_acomp_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 56160 265500 ) FS ;
   - shft_acomp_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 62640 253800 ) N ;
   - shft_acomp_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 51300 266400 ) FS ;
   - shft_acomp_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 55080 241200 ) FS ;
   - shft_acomp_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 56700 252900 ) N ;
   - shft_acomp_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 50220 232200 ) N ;
   - shft_acomp_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 54000 253800 ) N ;
   - shft_acomp_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 42120 230400 ) N ;
   - shft_acomp_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 38880 243900 ) FS ;
   - shft_acomp_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 38340 232200 ) N ;
   - shft_acomp_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 48600 275400 ) N ;
   - shft_acomp_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 36180 273600 ) N ;
   - shft_acomp_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 34560 287100 ) FS ;
   - shft_acomp_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 44280 275400 ) N ;
   - shft_acomp_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 31860 288000 ) FS ;
   - shft_acomp_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28080 318600 ) N ;
   - shft_acomp_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 27540 330300 ) FS ;
   - shft_acomp_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 90180 308700 ) FS ;
   - shft_acomp_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83700 287100 ) FS ;
   - shft_acomp_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 71820 287100 ) FS ;
   - shft_acomp_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82620 252900 ) N ;
   - shft_acomp_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 65340 252900 ) N ;
   - shft_acomp_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 63180 243900 ) FS ;
   - shft_acomp_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 45900 243900 ) FS ;
   - shft_acomp_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 35640 252900 ) N ;
   - shft_acomp_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 81540 331200 ) FS ;
   - shft_acomp_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 30780 339300 ) N ;
   - shft_acomp_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21060 330300 ) FS ;
   - shft_acomp_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 285300 ) FS ;
   - shft_acomp_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 337500 ) N ;
   - shft_acomp_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 316800 ) N ;
   - shft_acomp_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 306900 ) FS ;
   - shft_acomp_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 273600 ) N ;
   - shft_acomp_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 295200 ) N ;
   - shft_acomp_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 327600 ) FS ;
   - shft_acomp_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 306900 ) FS ;
   - shft_acomp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 26460 368100 ) FS ;
   - shft_acomp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25920 348300 ) FS ;
   - shft_acomp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 358200 ) N ;
   - shft_acomp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38340 368100 ) FS ;
   - shft_acomp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 368100 ) FS ;
   - shft_acomp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32400 368100 ) FS ;
   - shft_acomp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 358200 ) N ;
   - shft_acomp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35640 358200 ) N ;
   - shft_acomp_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 91800 329400 ) FS ;
   - shft_acomp_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70200 317700 ) N ;
   - shft_acomp_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 55080 296100 ) N ;
   - shft_acomp_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 92880 274500 ) N ;
   - shft_acomp_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 59940 274500 ) N ;
   - shft_acomp_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51300 287100 ) FS ;
   - shft_acomp_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 44820 252900 ) N ;
   - shft_acomp_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 40500 287100 ) FS ;
   - shft_acomp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 23760 338400 ) N ;
   - shft_asrc1_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 76140 331200 ) FS ;
   - shft_asrc1_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 92880 288900 ) FS ;
   - shft_asrc1_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 48600 288900 ) FS ;
   - shft_asrc1_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 53460 275400 ) N ;
   - shft_asrc1_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 38340 297000 ) N ;
   - shft_asrc1_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35100 351000 ) FS ;
   - shft_asrc1_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 102600 331200 ) FS ;
   - shft_asrc1_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 288900 ) FS ;
   - shft_asrc1_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 68040 310500 ) FS ;
   - shft_asub_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 122400 ) N ;
   - shft_asub_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 134100 ) FS ;
   - shft_asub_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9720 122400 ) N ;
   - shft_asub_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 112500 ) FS ;
   - shft_asub_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 134100 ) FS ;
   - shft_asub_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 122400 ) N ;
   - shft_asub_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 134100 ) FS ;
   - shft_asub_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 13500 122400 ) N ;
   - shft_asub_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 180000 ) FS ;
   - shft_asub_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23760 189000 ) N ;
   - shft_asub_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28080 232200 ) N ;
   - shft_asub_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 12960 210600 ) N ;
   - shft_asub_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 17280 223200 ) FS ;
   - shft_asub_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 17820 244800 ) FS ;
   - shft_asub_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 14040 223200 ) FS ;
   - shft_asub_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23760 232200 ) N ;
   - shft_asub_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19980 232200 ) N ;
   - shft_asub_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21060 244800 ) FS ;
   - shft_asub_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 244800 ) FS ;
   - shft_asub_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 232200 ) N ;
   - shft_asub_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22140 223200 ) FS ;
   - shft_asub_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 232200 ) N ;
   - shft_asub_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 91260 208800 ) N ;
   - shft_asub_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 100980 209700 ) N ;
   - shft_asub_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 91260 201600 ) FS ;
   - shft_asub_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 87480 201600 ) FS ;
   - shft_asub_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 79920 187200 ) N ;
   - shft_asub_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 80460 200700 ) FS ;
   - shft_asub_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 89100 189000 ) N ;
   - shft_asub_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 75060 189000 ) N ;
   - shft_asub_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 65340 165600 ) N ;
   - shft_asub_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 65340 179100 ) FS ;
   - shft_asub_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 72900 158400 ) FS ;
   - shft_asub_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 62100 189000 ) N ;
   - shft_asub_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 61560 198000 ) FS ;
   - shft_asub_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 59940 209700 ) N ;
   - shft_asub_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 58860 189000 ) N ;
   - shft_asub_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 55080 210600 ) N ;
   - shft_asub_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 48060 187200 ) N ;
   - shft_asub_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 43740 200700 ) FS ;
   - shft_asub_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 55620 189000 ) N ;
   - shft_asub_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 51300 180000 ) FS ;
   - shft_asub_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 58860 165600 ) N ;
   - shft_asub_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 51300 166500 ) N ;
   - shft_asub_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 60480 158400 ) FS ;
   - shft_asub_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 56700 167400 ) N ;
   - shft_asub_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 50760 133200 ) FS ;
   - shft_asub_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 54000 144900 ) N ;
   - shft_asub_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 58320 136800 ) FS ;
   - shft_asub_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 48060 136800 ) FS ;
   - shft_asub_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 43200 122400 ) N ;
   - shft_asub_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 34560 123300 ) N ;
   - shft_asub_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 52920 124200 ) N ;
   - shft_asub_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 35100 115200 ) FS ;
   - shft_asub_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 8640 201600 ) FS ;
   - shft_asub_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 8640 189000 ) N ;
   - shft_asub_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 222300 ) FS ;
   - shft_asub_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 70200 200700 ) FS ;
   - shft_asub_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 179100 ) FS ;
   - shft_asub_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68580 209700 ) N ;
   - shft_asub_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51300 200700 ) FS ;
   - shft_asub_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 43200 166500 ) N ;
   - shft_asub_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51300 157500 ) FS ;
   - shft_asub_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 42660 144900 ) N ;
   - shft_asub_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 93420 224100 ) FS ;
   - shft_asub_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 19440 189000 ) N ;
   - shft_asub_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 14580 180000 ) FS ;
   - shft_asub_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 144000 ) N ;
   - shft_asub_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 177300 ) FS ;
   - shft_asub_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 155700 ) FS ;
   - shft_asub_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 155700 ) FS ;
   - shft_asub_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 134100 ) FS ;
   - shft_asub_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 144000 ) N ;
   - shft_asub_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 165600 ) N ;
   - shft_asub_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 155700 ) FS ;
   - shft_asub_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 98280 222300 ) FS ;
   - shft_asub_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 209700 ) N ;
   - shft_asub_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 71820 166500 ) N ;
   - shft_asub_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 63180 222300 ) FS ;
   - shft_asub_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 44280 209700 ) N ;
   - shft_asub_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 41580 179100 ) FS ;
   - shft_asub_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 41580 157500 ) FS ;
   - shft_asub_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 31860 135900 ) FS ;
   - shft_asub_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 12960 188100 ) N ;
   - shft_asrc2_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 78300 224100 ) FS ;
   - shft_asrc2_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 73440 224100 ) FS ;
   - shft_asrc2_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 180900 ) FS ;
   - shft_asrc2_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 167400 ) N ;
   - shft_asrc2_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 30780 159300 ) FS ;
   - shft_asrc2_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 26460 189000 ) N ;
   - shft_asrc2_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 224100 ) FS ;
   - shft_asrc2_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 224100 ) FS ;
   - shft_asrc2_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 180900 ) FS ;
   - pre_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196560 112500 ) FS ;
   - pre_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210060 144000 ) N ;
   - pre_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 134100 ) FS ;
   - pre_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212220 122400 ) N ;
   - pre_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 192240 112500 ) FS ;
   - pre_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206280 122400 ) N ;
   - pre_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 144000 ) N ;
   - pre_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212220 134100 ) FS ;
   - pre_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 136800 ) FS ;
   - pre_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191700 180000 ) FS ;
   - pre_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 175500 244800 ) FS ;
   - pre_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 210600 ) N ;
   - pre_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 184140 231300 ) N ;
   - pre_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 253800 ) N ;
   - pre_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189540 232200 ) N ;
   - pre_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 253800 ) N ;
   - pre_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184680 253800 ) N ;
   - pre_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197100 253800 ) N ;
   - pre_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 253800 ) N ;
   - pre_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 188460 244800 ) FS ;
   - pre_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 244800 ) FS ;
   - pre_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184680 244800 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 184680 306000 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 185760 317700 ) N ;
   - pre_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 181440 318600 ) N ;
   - pre_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 179820 309600 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 173340 295200 ) N ;
   - pre_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 183060 296100 ) N ;
   - pre_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 164160 309600 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 191700 297000 ) N ;
   - pre_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 170640 273600 ) N ;
   - pre_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 180900 274500 ) N ;
   - pre_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 157140 288000 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 164160 275400 ) N ;
   - pre_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 171180 252000 ) N ;
   - pre_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 172800 265500 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 159840 266400 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166320 253800 ) N ;
   - pre_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 151740 219600 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 154440 231300 ) N ;
   - pre_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 151200 232200 ) N ;
   - pre_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 159300 223200 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 161460 198000 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 162000 209700 ) N ;
   - pre_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 168480 189000 ) N ;
   - pre_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 164160 180000 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 156600 154800 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 153360 166500 ) N ;
   - pre_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 152820 158400 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 155520 145800 ) N ;
   - pre_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 160920 122400 ) N ;
   - pre_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 160920 135900 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 156600 124200 ) N ;
   - pre_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 156600 136800 ) FS ;
   - pre_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194400 158400 ) FS ;
   - pre_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189000 158400 ) FS ;
   - pre_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170640 329400 ) FS ;
   - pre_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 162000 296100 ) N ;
   - pre_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170640 287100 ) FS ;
   - pre_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 179820 265500 ) FS ;
   - pre_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160920 231300 ) N ;
   - pre_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 209700 ) N ;
   - pre_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143640 166500 ) N ;
   - pre_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 144900 ) N ;
   - pre_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 331200 ) FS ;
   - pre_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 196020 180000 ) FS ;
   - pre_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 195480 136800 ) FS ;
   - pre_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 165600 ) N ;
   - pre_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 190620 208800 ) N ;
   - pre_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 198900 ) FS ;
   - pre_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 177300 ) FS ;
   - pre_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 155700 ) FS ;
   - pre_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 165600 ) N ;
   - pre_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191700 198900 ) FS ;
   - pre_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 187200 ) N ;
   - pre_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 185760 329400 ) FS ;
   - pre_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 308700 ) FS ;
   - pre_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 180360 287100 ) FS ;
   - pre_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 190080 265500 ) FS ;
   - pre_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 170640 231300 ) N ;
   - pre_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 173880 222300 ) FS ;
   - pre_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 179100 ) FS ;
   - pre_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 182520 144900 ) N ;
   - pre_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 187920 166500 ) N ;
   - pre_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 166860 317700 ) N ;
   - pre_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 137700 309600 ) FS ;
   - pre_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 145260 288000 ) FS ;
   - pre_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 139860 266400 ) FS ;
   - pre_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 142560 231300 ) N ;
   - pre_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 156060 188100 ) N ;
   - pre_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 129600 158400 ) FS ;
   - pre_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 130140 123300 ) N ;
   - pre_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 136080 368100 ) FS ;
   - pre_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 164160 348300 ) FS ;
   - pre_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 158220 358200 ) N ;
   - pre_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 152280 368100 ) FS ;
   - pre_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 165780 378000 ) N ;
   - pre_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144180 368100 ) FS ;
   - pre_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 163080 358200 ) N ;
   - pre_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160380 368100 ) FS ;
   - pre_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 360000 ) N ;
   - pre_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 351000 ) FS ;
   - pre_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 143640 351000 ) FS ;
   - pre_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 142020 360000 ) N ;
   - pre_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 152820 351000 ) FS ;
   - pre_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 129600 360000 ) N ;
   - pre_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 360000 ) N ;
   - pre_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 138780 360000 ) N ;
   - pre_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145260 360000 ) N ;
   - pre_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 360000 ) N ;
   - pre_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 351000 ) FS ;
   - pre_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 360000 ) N ;
   - pre_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 309600 ) FS ;
   - pre_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137160 329400 ) FS ;
   - pre_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 126360 317700 ) N ;
   - pre_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 132300 296100 ) N ;
   - pre_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 127980 274500 ) N ;
   - pre_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143640 252900 ) N ;
   - pre_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 222300 ) FS ;
   - pre_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125820 209700 ) N ;
   - pre_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137700 200700 ) FS ;
   - pre_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 174420 158400 ) FS ;
   - pre_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 185760 124200 ) N ;
   - pre_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 185220 101700 ) N ;
   - pre_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 158760 330300 ) FS ;
   - pre_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 115200 ) FS ;
   - pre_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 192780 124200 ) N ;
   - pre_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 160380 253800 ) N ;
   - pre_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173340 180000 ) FS ;
   - pre_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 210600 ) N ;
   - pre_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 115200 ) FS ;
   - pre_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 169560 124200 ) N ;
   - pre_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185220 115200 ) FS ;
   - pre_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 168480 135900 ) FS ;
   - pre_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 266400 ) FS ;
   - pre_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130680 330300 ) FS ;
   - pre_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 176580 123300 ) N ;
   - pre_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 115020 210600 ) N ;
   - pre_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 169560 115200 ) FS ;
   - pre_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 223200 ) FS ;
   - pre_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103140 358200 ) N ;
   - pre_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 133380 378000 ) N ;
   - pre_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 121500 368100 ) FS ;
   - pre_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 109080 368100 ) FS ;
   - pre_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 99900 358200 ) N ;
   - pre_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 106380 358200 ) N ;
   - pre_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 128520 368100 ) FS ;
   - pre_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115560 368100 ) FS ;
   - pre_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189000 79200 ) N ;
   - pre_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 209520 79200 ) N ;
   - pre_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204120 90900 ) FS ;
   - pre_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196560 90900 ) FS ;
   - pre_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 184140 90900 ) FS ;
   - pre_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196020 79200 ) N ;
   - pre_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204120 79200 ) N ;
   - pre_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200340 90900 ) FS ;
   - pre_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 127980 288000 ) FS ;
   - pre_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 339300 ) N ;
   - pre_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 174420 115200 ) FS ;
   - pre_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 182520 136800 ) FS ;
   - pre_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 112500 ) FS ;
   - pre_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 215460 100800 ) N ;
   - pre_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207360 100800 ) N ;
   - pre_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 213300 112500 ) FS ;
   - pre_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200340 122400 ) N ;
   - pre_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 112500 ) FS ;
   - pre_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 211680 100800 ) N ;
   - pre_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 100800 ) N ;
   - pre_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 158400 ) FS ;
   - pre_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 145800 ) N ;
   - pre_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 210600 158400 ) FS ;
   - pre_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231660 158400 ) FS ;
   - pre_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 220320 145800 ) N ;
   - pre_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 158400 ) FS ;
   - pre_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 167400 ) N ;
   - pre_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 167400 ) N ;
   - pre_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228420 158400 ) FS ;
   - pre_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 158400 ) FS ;
   - pre_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 158400 ) FS ;
   - pre_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 145800 ) N ;
   - pre_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219780 115200 ) FS ;
   - pre_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 230040 93600 ) FS ;
   - pre_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221940 102600 ) N ;
   - pre_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 158400 ) FS ;
   - pre_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 168480 166500 ) N ;
   - pre_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 205740 222300 ) FS ;
   - pre_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163080 222300 ) FS ;
   - pre_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 193320 222300 ) FS ;
   - pre_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 175500 209700 ) N ;
   - pre_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 167400 209700 ) N ;
   - pre_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 172260 200700 ) FS ;
   - pre_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 159840 166500 ) N ;
   - pre_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 167940 144900 ) N ;
   - pre_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 201420 136800 ) FS ;
   - pre_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212220 93600 ) FS ;
   - pre_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 197640 144900 ) N ;
   - pre_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208440 93600 ) FS ;
   - pre_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 225720 112500 ) FS ;
   - pre_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 222480 134100 ) FS ;
   - pre_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 217620 122400 ) N ;
   - pre_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227880 122400 ) N ;
   - pre_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218700 100800 ) N ;
   - pre_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 232200 112500 ) FS ;
   - pre_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 217620 134100 ) FS ;
   - pre_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 223020 122400 ) N ;
   - pre_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 183600 158400 ) FS ;
   - pre_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 201960 158400 ) FS ;
   - pre_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 217620 92700 ) FS ;
   - pre_asrc97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 351900 ) FS ;
   - pre_asrc97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 141480 288900 ) FS ;
   - pre_asrc97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 148500 224100 ) FS ;
   - pre_asrc97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 142020 180900 ) FS ;
   - pre_asrc97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 145800 ) N ;
   - pre_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 182520 189000 ) N ;
   - pre_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 160380 351900 ) FS ;
   - pre_asrc97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 127440 253800 ) N ;
   - pre_asrc97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 147960 310500 ) FS ;
   - pre_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192240 51300 ) FS ;
   - pre_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 60300 ) N ;
   - pre_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 184680 51300 ) FS ;
   - pre_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 51300 ) FS ;
   - pre_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 184140 60300 ) N ;
   - pre_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 38700 ) N ;
   - pre_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184680 38700 ) N ;
   - pre_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174960 38700 ) N ;
   - pre_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 51300 ) FS ;
   - pre_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165780 51300 ) FS ;
   - pre_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 51300 ) FS ;
   - pre_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173880 51300 ) FS ;
   - pre_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189540 72000 ) FS ;
   - pre_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199800 81000 ) N ;
   - pre_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 81000 ) N ;
   - pre_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 176580 50400 ) FS ;
   - pre_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221940 81000 ) N ;
   - pre_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 216000 58500 ) N ;
   - pre_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191160 58500 ) N ;
   - pre_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205200 58500 ) N ;
   - pre_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212760 48600 ) FS ;
   - pre_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 215460 79200 ) N ;
   - pre_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210600 58500 ) N ;
   - pre_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199800 58500 ) N ;
   - pre_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 48600 ) FS ;
   - pre_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 190620 102600 ) N ;
   - pre_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 196020 71100 ) FS ;
   - pre_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 60300 ) N ;
   - pre_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174960 187200 ) N ;
   - pre_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 201420 252000 ) N ;
   - pre_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 230400 ) N ;
   - pre_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 183600 208800 ) N ;
   - pre_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177660 177300 ) FS ;
   - pre_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 184680 198900 ) FS ;
   - pre_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191700 242100 ) FS ;
   - pre_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 185760 220500 ) FS ;
   - pre_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177660 145800 ) N ;
   - pre_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181980 180000 ) FS ;
   - pre_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179280 351000 ) FS ;
   - pre_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189000 339300 ) N ;
   - pre_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 180900 338400 ) N ;
   - pre_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172260 360000 ) N ;
   - pre_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 192240 339300 ) N ;
   - pre_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173880 351000 ) FS ;
   - pre_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 169020 351000 ) FS ;
   - pre_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 360000 ) N ;
   - pre_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176040 360000 ) N ;
   - pre_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185220 351000 ) FS ;
   - pre_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178200 339300 ) N ;
   - pre_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191160 351000 ) FS ;
   - pre_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 153900 337500 ) N ;
   - pre_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 147960 338400 ) N ;
   - pre_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 165240 330300 ) FS ;
   - pre_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 145260 339300 ) N ;
   - pre_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 142020 316800 ) N ;
   - pre_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 149580 329400 ) FS ;
   - pre_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 137160 318600 ) N ;
   - pre_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 151200 318600 ) N ;
   - pre_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 145260 295200 ) N ;
   - pre_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 153900 296100 ) N ;
   - pre_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 141480 297000 ) N ;
   - pre_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 153900 288000 ) FS ;
   - pre_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 152280 262800 ) FS ;
   - pre_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 154440 274500 ) N ;
   - pre_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 149040 266400 ) FS ;
   - pre_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 154980 253800 ) N ;
   - pre_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 140400 241200 ) FS ;
   - pre_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 150120 243900 ) FS ;
   - pre_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 134460 244800 ) FS ;
   - pre_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 145260 223200 ) FS ;
   - pre_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 144720 187200 ) N ;
   - pre_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 135000 188100 ) N ;
   - pre_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 147960 180000 ) FS ;
   - pre_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 136620 180000 ) FS ;
   - pre_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 131220 144000 ) N ;
   - pre_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 137700 157500 ) FS ;
   - pre_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 126900 158400 ) FS ;
   - pre_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 139320 145800 ) N ;
   - pre_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 140400 122400 ) N ;
   - pre_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 149040 123300 ) N ;
   - pre_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 125820 124200 ) N ;
   - pre_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 147960 115200 ) FS ;
   - pre_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 158400 ) FS ;
   - pre_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 177120 167400 ) N ;
   - pre_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169560 338400 ) N ;
   - pre_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156060 317700 ) N ;
   - pre_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160920 287100 ) FS ;
   - pre_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163080 265500 ) FS ;
   - pre_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 243900 ) FS ;
   - pre_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 149580 200700 ) FS ;
   - pre_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 164700 157500 ) FS ;
   - pre_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 146880 144900 ) N ;
   - pre_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 351900 ) FS ;
   - pre_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 185760 180000 ) FS ;
   - pre_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 177120 136800 ) FS ;
   - pre_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196560 273600 ) N ;
   - pre_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 195480 337500 ) N ;
   - pre_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 192780 316800 ) N ;
   - pre_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194400 285300 ) FS ;
   - pre_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200340 263700 ) FS ;
   - pre_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 285300 ) FS ;
   - pre_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 196020 327600 ) FS ;
   - pre_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 306900 ) FS ;
   - pre_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 160920 338400 ) N ;
   - pre_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 338400 ) N ;
   - pre_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 308700 ) FS ;
   - pre_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 141480 274500 ) N ;
   - pre_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 132840 252900 ) N ;
   - pre_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 144180 209700 ) N ;
   - pre_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 143640 157500 ) FS ;
   - pre_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 146340 135900 ) FS ;
   - pre_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 181440 166500 ) N ;
   - pre_asrc65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 176580 318600 ) N ;
   - pre_asrc65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 180360 232200 ) N ;
   - pre_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 189000 189000 ) N ;
   - pre_asrc65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 185760 339300 ) N ;
   - pre_asrc65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 180900 ) FS ;
   - pre_asrc65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 145800 ) N ;
   - pre_asrc65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 288900 ) FS ;
   - pre_asrc65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 275400 ) N ;
   - pre_asrc65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 170100 245700 ) FS ;
   - check__lower_asrcNeg123_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 361800 210600 ) N ;
   - check__lower_asrcNeg123_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 338040 124200 ) N ;
   - check__lower_asrcNeg123_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 318600 116100 ) FS ;
   - check__lower_asrcNeg123_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 307800 116100 ) FS ;
   - check__lower_asrcNeg123_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 305100 116100 ) FS ;
   - check__lower_asrcNeg123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 355320 318600 ) N ;
   - check__lower_asrcNeg123_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 245700 ) FS ;
   - check__lower_asrcNeg123_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 332100 116100 ) FS ;
   - check__lower_asrcNeg123_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 361800 145800 ) N ;
   - check__lower_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 321300 59400 ) N ;
   - check__lower_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320220 29700 ) FS ;
   - check__lower_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 330480 72000 ) FS ;
   - check__lower_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 322920 51300 ) FS ;
   - check__lower_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 326160 38700 ) N ;
   - check__lower_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 333180 60300 ) N ;
   - check__lower_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325620 29700 ) FS ;
   - check__lower_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331020 29700 ) FS ;
   - check__lower_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 329940 38700 ) N ;
   - check__lower_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333720 38700 ) N ;
   - check__lower_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331020 51300 ) FS ;
   - check__lower_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322380 38700 ) N ;
   - check__lower_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 51300 ) FS ;
   - check__lower_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 343980 80100 ) N ;
   - check__lower_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 325080 72000 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 304020 144000 ) N ;
   - check__lower_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 321300 230400 ) N ;
   - check__lower_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319140 208800 ) N ;
   - check__lower_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 305640 198900 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 298620 134100 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 305100 155700 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319140 220500 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309960 208800 ) N ;
   - check__lower_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 335880 71100 ) FS ;
   - check__lower_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 335340 81000 ) N ;
   - check__lower_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339660 81000 ) N ;
   - check__lower_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 345600 72000 ) FS ;
   - check__lower_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 312120 72000 ) FS ;
   - check__lower_acmp97_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 317520 348300 ) FS ;
   - check__lower_acmp97_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 278640 368100 ) FS ;
   - check__lower_acmp97_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 307800 358200 ) N ;
   - check__lower_acmp97_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288360 358200 ) N ;
   - check__lower_acmp97_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 323460 348300 ) FS ;
   - check__lower_acmp97_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 311580 348300 ) FS ;
   - check__lower_acmp97_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 316440 358200 ) N ;
   - check__lower_acmp97_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 298620 358200 ) N ;
   - check__lower_acmp97_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338580 309600 ) FS ;
   - check__lower_acmp97_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333720 330300 ) FS ;
   - check__lower_acmp97_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339120 275400 ) N ;
   - check__lower_acmp97_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 342360 309600 ) FS ;
   - check__lower_acmp97_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 338580 266400 ) FS ;
   - check__lower_acmp97_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 343980 288000 ) FS ;
   - check__lower_acmp97_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 342900 297000 ) N ;
   - check__lower_acmp97_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 343440 275400 ) N ;
   - check__lower_acmp97_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 288000 ) FS ;
   - check__lower_acmp97_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347220 288000 ) FS ;
   - check__lower_acmp97_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 341280 288000 ) FS ;
   - check__lower_acmp97_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338580 288000 ) FS ;
   - check__lower_acmp97_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 275400 ) N ;
   - check__lower_acmp97_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 288000 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 329400 230400 ) N ;
   - check__lower_acmp97_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 336420 231300 ) N ;
   - check__lower_acmp97_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 326160 232200 ) N ;
   - check__lower_acmp97_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 339660 223200 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 339660 198000 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 331560 200700 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 337500 189000 ) N ;
   - check__lower_acmp97_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 342900 189000 ) N ;
   - check__lower_acmp97_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 331560 165600 ) N ;
   - check__lower_acmp97_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 341280 166500 ) N ;
   - check__lower_acmp97_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 328320 167400 ) N ;
   - check__lower_acmp97_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 338580 167400 ) N ;
   - check__lower_acmp97_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 334800 144000 ) N ;
   - check__lower_acmp97_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 335340 157500 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 331560 136800 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 329940 145800 ) N ;
   - check__lower_acmp97_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 322380 133200 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 321840 144900 ) N ;
   - check__lower_acmp97_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 323460 124200 ) N ;
   - check__lower_acmp97_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 325080 180000 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 327780 187200 ) N ;
   - check__lower_acmp97_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 319680 188100 ) N ;
   - check__lower_acmp97_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 328320 180000 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 314820 189000 ) N ;
   - check__lower_acmp97_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 314280 176400 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 307800 179100 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 321840 180000 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 305640 167400 ) N ;
   - check__lower_acmp97_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 304560 133200 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 313740 135900 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 302940 124200 ) N ;
   - check__lower_acmp97_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 294300 136800 ) FS ;
   - check__lower_acmp97_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325620 318600 ) N ;
   - check__lower_acmp97_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 328320 318600 ) N ;
   - check__lower_acmp97_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 319680 243900 ) FS ;
   - check__lower_acmp97_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 339120 209700 ) N ;
   - check__lower_acmp97_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 331560 179100 ) FS ;
   - check__lower_acmp97_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 326700 157500 ) FS ;
   - check__lower_acmp97_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 310500 144900 ) N ;
   - check__lower_acmp97_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 303480 188100 ) N ;
   - check__lower_acmp97_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 298620 179100 ) FS ;
   - check__lower_acmp97_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295920 157500 ) FS ;
   - check__lower_acmp97_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 336420 245700 ) FS ;
   - check__lower_acmp97_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 332640 318600 ) N ;
   - check__lower_acmp97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 338040 297000 ) N ;
   - check__lower_acmp97_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 327780 306900 ) FS ;
   - check__lower_acmp97_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 314820 337500 ) N ;
   - check__lower_acmp97_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 315900 327600 ) FS ;
   - check__lower_acmp97_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 322380 316800 ) N ;
   - check__lower_acmp97_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333180 295200 ) N ;
   - check__lower_acmp97_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324000 306900 ) FS ;
   - check__lower_acmp97_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 309420 337500 ) N ;
   - check__lower_acmp97_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 327600 ) FS ;
   - check__lower_acmp97_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306180 368100 ) FS ;
   - check__lower_acmp97_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335880 348300 ) FS ;
   - check__lower_acmp97_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324540 358200 ) N ;
   - check__lower_acmp97_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332640 368100 ) FS ;
   - check__lower_acmp97_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 292680 368100 ) FS ;
   - check__lower_acmp97_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319140 368100 ) FS ;
   - check__lower_acmp97_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329400 348300 ) FS ;
   - check__lower_acmp97_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 333180 358200 ) N ;
   - check__lower_acmp97_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 339660 243900 ) FS ;
   - check__lower_acmp97_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 330480 209700 ) N ;
   - check__lower_acmp97_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 340740 179100 ) FS ;
   - check__lower_acmp97_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 341820 157500 ) FS ;
   - check__lower_acmp97_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 318060 157500 ) FS ;
   - check__lower_acmp97_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 321300 200700 ) FS ;
   - check__lower_acmp97_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 311040 200700 ) FS ;
   - check__lower_acmp97_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 309420 157500 ) FS ;
   - check__lower_acmp97_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 331560 308700 ) FS ;
   - check__lower_acmp123_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 90900 ) FS ;
   - check__lower_acmp123_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 220500 ) FS ;
   - check__lower_acmp123_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 165600 ) N ;
   - check__lower_acmp123_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 112500 ) FS ;
   - check__lower_acmp123_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 79200 ) N ;
   - check__lower_acmp123_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 100800 ) N ;
   - check__lower_acmp123_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 187200 ) N ;
   - check__lower_acmp123_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 134100 ) FS ;
   - check__lower_acmp123_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 297000 ) N ;
   - check__lower_acmp123_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 352620 318600 ) N ;
   - check__lower_acmp123_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 358020 266400 ) FS ;
   - check__lower_acmp123_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 353700 309600 ) FS ;
   - check__lower_acmp123_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 351000 266400 ) FS ;
   - check__lower_acmp123_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 275400 ) N ;
   - check__lower_acmp123_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 353160 297000 ) N ;
   - check__lower_acmp123_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 358560 275400 ) N ;
   - check__lower_acmp123_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 355320 275400 ) N ;
   - check__lower_acmp123_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 351540 275400 ) N ;
   - check__lower_acmp123_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 358560 288000 ) FS ;
   - check__lower_acmp123_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 355860 288000 ) FS ;
   - check__lower_acmp123_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 345600 266400 ) FS ;
   - check__lower_acmp123_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 353160 288000 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 347220 230400 ) N ;
   - check__lower_acmp123_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 354780 231300 ) N ;
   - check__lower_acmp123_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347220 223200 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 355320 223200 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 348300 187200 ) N ;
   - check__lower_acmp123_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 348840 200700 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 358020 189000 ) N ;
   - check__lower_acmp123_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347220 167400 ) N ;
   - check__lower_acmp123_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 348300 133200 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 343980 144900 ) N ;
   - check__lower_acmp123_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 358020 136800 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 354240 124200 ) N ;
   - check__lower_acmp123_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 351540 111600 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 346140 114300 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 355860 102600 ) N ;
   - check__lower_acmp123_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 343980 115200 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 344520 100800 ) N ;
   - check__lower_acmp123_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 334800 101700 ) N ;
   - check__lower_acmp123_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 342900 93600 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 329400 115200 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 329940 90000 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 325620 101700 ) N ;
   - check__lower_acmp123_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 331020 81000 ) N ;
   - check__lower_acmp123_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 320760 102600 ) N ;
   - check__lower_acmp123_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 316980 79200 ) N ;
   - check__lower_acmp123_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 318060 92700 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 326160 81000 ) N ;
   - check__lower_acmp123_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 310500 93600 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 307800 79200 ) N ;
   - check__lower_acmp123_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 300240 80100 ) N ;
   - check__lower_acmp123_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 307260 72000 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 296460 81000 ) N ;
   - check__lower_acmp123_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 318600 ) N ;
   - check__lower_acmp123_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 343440 318600 ) N ;
   - check__lower_acmp123_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 327780 243900 ) FS ;
   - check__lower_acmp123_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 348300 209700 ) N ;
   - check__lower_acmp123_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 349920 166500 ) N ;
   - check__lower_acmp123_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 336960 135900 ) FS ;
   - check__lower_acmp123_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 327780 123300 ) N ;
   - check__lower_acmp123_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 314280 166500 ) N ;
   - check__lower_acmp123_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 312660 123300 ) N ;
   - check__lower_acmp123_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 297000 114300 ) FS ;
   - check__lower_acmp123_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 245700 ) FS ;
   - check__lower_acmp123_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 348300 318600 ) N ;
   - check__lower_acmp123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 333180 288000 ) FS ;
   - check__lower_acmp123_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345600 58500 ) N ;
   - check__lower_acmp123_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 79200 ) N ;
   - check__lower_acmp123_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 69300 ) FS ;
   - check__lower_acmp123_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359640 58500 ) N ;
   - check__lower_acmp123_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339120 58500 ) N ;
   - check__lower_acmp123_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352620 58500 ) N ;
   - check__lower_acmp123_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 79200 ) N ;
   - check__lower_acmp123_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359640 69300 ) FS ;
   - check__lower_acmp123_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 263700 ) FS ;
   - check__lower_acmp123_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 316800 ) N ;
   - check__lower_acmp123_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 357480 306900 ) FS ;
   - check__lower_acmp123_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 285300 ) FS ;
   - check__lower_acmp123_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 242100 ) FS ;
   - check__lower_acmp123_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 273600 ) N ;
   - check__lower_acmp123_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 316800 ) N ;
   - check__lower_acmp123_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 295200 ) N ;
   - check__lower_acmp123_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 353160 243900 ) FS ;
   - check__lower_acmp123_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 356400 200700 ) FS ;
   - check__lower_acmp123_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 352620 144900 ) N ;
   - check__lower_acmp123_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 343440 123300 ) N ;
   - check__lower_acmp123_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 335340 114300 ) FS ;
   - check__lower_acmp123_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 321300 114300 ) FS ;
   - check__lower_acmp123_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 311040 101700 ) N ;
   - check__lower_acmp123_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 301320 101700 ) N ;
   - check__lower_acmp123_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 346140 308700 ) FS ;
   - check__lower_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 310500 114300 ) FS ;
   - check__lower_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314280 244800 ) FS ;
   - check__lower_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 266400 ) FS ;
   - check__lower_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 310500 223200 ) FS ;
   - check__lower_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325620 253800 ) N ;
   - check__lower_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 335340 253800 ) N ;
   - check__lower_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 311580 244800 ) FS ;
   - check__lower_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 244800 ) FS ;
   - check__lower_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 330480 253800 ) N ;
   - check__lower_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 253800 ) N ;
   - check__lower_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315900 253800 ) N ;
   - check__lower_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 232200 ) N ;
   - check__lower_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 244800 ) FS ;
   - check__lower_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 327240 296100 ) N ;
   - check__lower_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 322380 288000 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352080 90900 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 252000 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 357480 208800 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 122400 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349380 79200 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 112500 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342900 230400 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 165600 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 325080 288000 ) FS ;
   - check__lower_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 331020 288900 ) FS ;
   - check__lower_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322920 297000 ) N ;
   - check__lower_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307260 124200 ) N ;
   - check__lower_asrcNeg97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 327240 210600 ) N ;
   - check__lower_asrcNeg97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 351000 159300 ) FS ;
   - check__lower_asrcNeg97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 323460 210600 ) N ;
   - check__lower_asrcNeg97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 314820 210600 ) N ;
   - check__lower_asrcNeg97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 167400 ) N ;
   - check__lower_asrcNeg97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 336960 330300 ) FS ;
   - check__lower_asrcNeg97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 345600 253800 ) N ;
   - check__lower_asrcNeg97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 324000 167400 ) N ;
   - check__lower_asrcNeg97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 180900 ) FS ;
   - check__lower_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 309600 ) FS ;
   - check__lower_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307800 330300 ) FS ;
   - check__lower_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 313200 296100 ) N ;
   - check__lower_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 318600 ) N ;
   - check__lower_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 312120 330300 ) FS ;
   - check__lower_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 309600 ) FS ;
   - check__lower_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 309600 ) FS ;
   - check__lower_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 318600 ) N ;
   - check__lower_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 318600 ) N ;
   - check__lower_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 318600 ) N ;
   - check__lower_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 309600 ) FS ;
   - check__lower_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 318600 ) N ;
   - check__lower_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 302400 339300 ) N ;
   - check__lower_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324000 339300 ) N ;
   - check__lower_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 330480 330300 ) FS ;
   - check__lower_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 296460 243900 ) FS ;
   - check__lower_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 326700 222300 ) FS ;
   - check__lower_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 300240 209700 ) N ;
   - check__lower_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295380 200700 ) FS ;
   - check__lower_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286740 157500 ) FS ;
   - check__lower_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289440 179100 ) FS ;
   - check__lower_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 270540 179100 ) FS ;
   - check__lower_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295380 166500 ) N ;
   - check__lower_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 327240 339300 ) N ;
   - check__lower_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340200 327600 ) FS ;
   - check__lower_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 337500 ) N ;
   - check__lower_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 337500 ) N ;
   - check__lower_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342900 337500 ) N ;
   - check__lower_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339660 316800 ) N ;
   - check__lower_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 343980 327600 ) FS ;
   - check__lower_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 330480 337500 ) N ;
   - check__lower_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338580 337500 ) N ;
   - check__lower_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 347760 330300 ) FS ;
   - check__lower_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 323460 329400 ) FS ;
   - check__lower_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306180 351000 ) FS ;
   - sink__ctrl__lower_an _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 244080 38700 ) N ;
   - sink__ctrl__lower_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243540 51300 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 51300 ) FS ;
   - copy__ctrl__shift__splits_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 253260 37800 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260820 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 265680 38700 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257040 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 29700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261360 38700 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 38700 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 258120 38700 ) N ;
   - copy__ctrl__shift__splits_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 265140 60300 ) N ;
   - copy__ctrl__shift__splits_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 266220 102600 ) N ;
   - copy__ctrl__shift__splits_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 263520 81000 ) N ;
   - copy__ctrl__shift__splits_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 246780 50400 ) FS ;
   - copy__ctrl__shift__splits_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 266220 124200 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 264600 48600 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270540 58500 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 276480 36900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274320 27000 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 260280 58500 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270540 36900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271620 48600 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 279180 27000 ) FS ;
   - copy__ctrl__shift__splits_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 260820 81000 ) N ;
   - copy__ctrl__shift__splits_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 268920 71100 ) FS ;
   - copy__ctrl__shift__splits_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 269460 29700 ) FS ;
   - merge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 194400 101700 ) N ;
   - merge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 156060 101700 ) N ;
   - merge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 176580 101700 ) N ;
   - merge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 176040 93600 ) FS ;
   - merge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 177660 80100 ) N ;
   - merge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 167940 93600 ) FS ;
   - merge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 159840 93600 ) FS ;
   - merge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 156060 80100 ) N ;
   - merge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 331020 15300 ) N ;
   - merge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 284040 27000 ) FS ;
   - merge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 318060 15300 ) N ;
   - merge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324540 15300 ) N ;
   - merge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334260 15300 ) N ;
   - merge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 327780 15300 ) N ;
   - merge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 314820 27000 ) FS ;
   - merge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 321300 15300 ) N ;
   - merge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214380 72000 ) FS ;
   - merge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220320 51300 ) FS ;
   - merge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 204660 72000 ) FS ;
   - merge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 72000 ) FS ;
   - merge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221400 60300 ) N ;
   - merge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227880 81000 ) N ;
   - merge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 72000 ) FS ;
   - merge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232740 72000 ) FS ;
   - merge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 72000 ) FS ;
   - merge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221400 72000 ) FS ;
   - merge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210600 72000 ) FS ;
   - merge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 72000 ) FS ;
   - merge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 102600 ) N ;
   - merge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 187920 92700 ) FS ;
   - merge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 101700 ) N ;
   - merge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 167400 101700 ) N ;
   - merge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 80100 ) N ;
   - merge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 178740 71100 ) FS ;
   - merge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 151200 92700 ) FS ;
   - merge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152820 71100 ) FS ;
   - merge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163080 71100 ) FS ;
   - merge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 216000 17100 ) N ;
   - merge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 231120 38700 ) N ;
   - merge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 240840 29700 ) FS ;
   - merge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 216540 38700 ) N ;
   - merge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 60300 ) N ;
   - merge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225720 51300 ) FS ;
   - merge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 29700 ) FS ;
   - merge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 17100 ) N ;
   - merge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 163080 60300 ) N ;
   - merge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240840 38700 ) N ;
   - merge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 226260 29700 ) FS ;
   - merge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 29700 ) FS ;
   - merge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 218700 28800 ) FS ;
   - merge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173340 72000 ) FS ;
   - merge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 102600 ) N ;
   - merge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 224100 37800 ) N ;
   - merge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147960 72000 ) FS ;
   - merge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 29700 ) FS ;
   - merge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151200 81000 ) N ;
   - merge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358020 15300 ) N ;
   - merge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 337500 15300 ) N ;
   - merge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 15300 ) N ;
   - merge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 15300 ) N ;
   - merge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361260 15300 ) N ;
   - merge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 354780 15300 ) N ;
   - merge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 340740 15300 ) N ;
   - merge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 348300 15300 ) N ;
   - merge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 240300 15300 ) N ;
   - merge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 266760 15300 ) N ;
   - merge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 258660 15300 ) N ;
   - merge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 250020 15300 ) N ;
   - merge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 235440 15300 ) N ;
   - merge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 245160 15300 ) N ;
   - merge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 262980 15300 ) N ;
   - merge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 254340 15300 ) N ;
   - merge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165240 81000 ) N ;
   - merge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185760 81000 ) N ;
   - merge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 235980 37800 ) N ;
   - merge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 219240 38700 ) N ;
   - ctrl__lower__copy_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 38700 ) N ;
   - ctrl__lower__copy_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 72000 ) FS ;
   - ctrl__lower__copy_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 308340 51300 ) FS ;
   - ctrl__lower__copy_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 318600 38700 ) N ;
   - ctrl__lower__copy_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 315360 60300 ) N ;
   - ctrl__lower__copy_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306720 38700 ) N ;
   - ctrl__lower__copy_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 311040 38700 ) N ;
   - ctrl__lower__copy_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314820 38700 ) N ;
   - ctrl__lower__copy_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 51300 ) FS ;
   - ctrl__lower__copy_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 51300 ) FS ;
   - ctrl__lower__copy_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 51300 ) FS ;
   - ctrl__lower__copy_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 313200 51300 ) FS ;
   - ctrl__lower__copy_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 292680 124200 ) N ;
   - ctrl__lower__copy_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 282960 115200 ) FS ;
   - ctrl__lower__copy_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 278640 115200 ) FS ;
   - ctrl__lower__copy_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 297540 50400 ) FS ;
   - ctrl__lower__copy_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 284040 124200 ) N ;
   - ctrl__lower__copy_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277020 90900 ) FS ;
   - ctrl__lower__copy_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 285120 100800 ) N ;
   - ctrl__lower__copy_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 291060 100800 ) N ;
   - ctrl__lower__copy_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288360 90900 ) FS ;
   - ctrl__lower__copy_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 284040 79200 ) N ;
   - ctrl__lower__copy_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 282420 90900 ) FS ;
   - ctrl__lower__copy_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 278640 100800 ) N ;
   - ctrl__lower__copy_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294840 90900 ) FS ;
   - ctrl__lower__copy_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 268380 115200 ) FS ;
   - ctrl__lower__copy_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 286740 114300 ) FS ;
   - ctrl__lower__copy_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 124200 ) N ;
   - cp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231120 17100 ) N ;
   - cp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 202500 38700 ) N ;
   - cp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 207360 29700 ) FS ;
   - cp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 17100 ) N ;
   - cp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 205740 38700 ) N ;
   - cp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226800 17100 ) N ;
   - cp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 17100 ) N ;
   - cp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 17100 ) N ;
   - cp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 17100 ) N ;
   - cp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 17100 ) N ;
   - cp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 29700 ) FS ;
   - cp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 29700 ) FS ;
   - cp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 216000 51300 ) FS ;
   - cp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198720 51300 ) FS ;
   - cp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 195480 51300 ) FS ;
   - cp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 208440 37800 ) N ;
   - cp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 195480 60300 ) N ;
   - cp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177120 27000 ) FS ;
   - cp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 36900 ) N ;
   - cp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199260 27000 ) FS ;
   - cp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189000 27000 ) FS ;
   - cp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 179280 36900 ) N ;
   - cp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 183060 27000 ) FS ;
   - cp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 36900 ) N ;
   - cp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194400 27000 ) FS ;
   - cp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 172800 60300 ) N ;
   - cp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 201960 50400 ) FS ;
   - cp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 223020 51300 ) FS ;
   - case__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 72000 ) FS ;
   - case__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 261360 93600 ) FS ;
   - case__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 254340 59400 ) N ;
   - case__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 247320 81000 ) N ;
   - case__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 257580 93600 ) FS ;
   - case__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 240300 72000 ) FS ;
   - case__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 81000 ) N ;
   - case__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 81000 ) N ;
   - case__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 93600 ) FS ;
   - case__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 93600 ) FS ;
   - case__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 247860 72000 ) FS ;
   - case__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 253800 93600 ) FS ;
   - case__split_actrl__latch_anx _0_0std_0_0cells_0_0NOR2X2 
      + SOURCE NETLIST 
      + PLACED ( 240840 59400 ) N ;
   - case__split_actrl__latch_al _0_0std_0_0cells_0_0LATCHINV 
      + SOURCE NETLIST 
      + PLACED ( 245160 59400 ) N ;
   - case__split_adata__latch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 255420 50400 ) FS ;
   - case__split_aelem__c_aandR2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 230580 51300 ) FS ;
   - case__split_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 254340 80100 ) N ;
   - case__split_aelem__c_aa3 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 251640 72000 ) FS ;
   - case__split_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 246780 38700 ) N ;
   - case__split_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 235980 58500 ) N ;
   - case__split_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 262440 112500 ) FS ;
   - case__split_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 244620 112500 ) FS ;
   - case__split_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 241920 90900 ) FS ;
   - case__split_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231120 58500 ) N ;
   - case__split_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 79200 ) N ;
   - case__split_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 256500 112500 ) FS ;
   - case__split_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 246240 100800 ) N ;
   - case__split_aelem__c_actrl__inv _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 51300 ) FS ;
   - case__split_aelem__c_aandR1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 238680 51300 ) FS ;
   - case__split_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 257040 71100 ) FS ;
   - case__split_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 258660 81000 ) N ;
   - case__split_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 251100 81000 ) N ;
   - case__split_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 72000 ) FS ;
   - post_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45360 27000 ) FS ;
   - post_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 39960 36900 ) N ;
   - post_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 27000 ) FS ;
   - post_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 27000 ) FS ;
   - post_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51300 15300 ) N ;
   - post_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 39960 27000 ) FS ;
   - post_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 36900 ) N ;
   - post_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 36900 ) N ;
   - post_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 51300 ) FS ;
   - post_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 60300 ) N ;
   - post_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 74520 93600 ) FS ;
   - post_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35100 93600 ) FS ;
   - post_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 74520 80100 ) N ;
   - post_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61020 102600 ) N ;
   - post_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45360 93600 ) FS ;
   - post_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 70740 93600 ) FS ;
   - post_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 67500 102600 ) N ;
   - post_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 64260 102600 ) N ;
   - post_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57780 93600 ) FS ;
   - post_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54000 93600 ) FS ;
   - post_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78300 93600 ) FS ;
   - post_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49680 93600 ) FS ;
   - post_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 119880 154800 ) FS ;
   - post_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 122580 166500 ) N ;
   - post_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 126900 145800 ) N ;
   - post_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 130140 167400 ) N ;
   - post_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 117720 144000 ) N ;
   - post_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 113400 157500 ) FS ;
   - post_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 120420 136800 ) FS ;
   - post_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 112320 145800 ) N ;
   - post_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 109080 111600 ) FS ;
   - post_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 108000 123300 ) N ;
   - post_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 116100 115200 ) FS ;
   - post_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 106380 115200 ) FS ;
   - post_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 109080 100800 ) N ;
   - post_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 102060 101700 ) N ;
   - post_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 117180 102600 ) N ;
   - post_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 110160 93600 ) FS ;
   - post_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 121500 79200 ) N ;
   - post_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 113400 80100 ) N ;
   - post_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 119340 72000 ) FS ;
   - post_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108540 81000 ) N ;
   - post_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 110700 58500 ) N ;
   - post_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 104760 59400 ) N ;
   - post_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 119340 60300 ) N ;
   - post_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 117180 60300 ) N ;
   - post_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 124740 36900 ) N ;
   - post_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 118260 50400 ) FS ;
   - post_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 132300 38700 ) N ;
   - post_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 121500 38700 ) N ;
   - post_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 113400 26100 ) FS ;
   - post_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 106920 28800 ) FS ;
   - post_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115560 17100 ) N ;
   - post_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 29700 ) FS ;
   - post_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 72000 ) FS ;
   - post_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 49140 60300 ) N ;
   - post_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 96660 166500 ) N ;
   - post_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 112860 166500 ) N ;
   - post_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 115560 123300 ) N ;
   - post_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83700 114300 ) FS ;
   - post_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 97740 80100 ) N ;
   - post_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104220 71100 ) FS ;
   - post_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 103140 50400 ) FS ;
   - post_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 103680 37800 ) N ;
   - post_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 117720 180900 ) FS ;
   - post_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35100 60300 ) N ;
   - post_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45360 38700 ) N ;
   - post_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30240 48600 ) FS ;
   - post_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34020 79200 ) N ;
   - post_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27000 58500 ) N ;
   - post_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 58500 ) N ;
   - post_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 36900 ) N ;
   - post_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 48600 ) FS ;
   - post_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30780 69300 ) FS ;
   - post_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 58500 ) N ;
   - post_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124740 179100 ) FS ;
   - post_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133920 166500 ) N ;
   - post_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 109080 135900 ) FS ;
   - post_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120960 101700 ) N ;
   - post_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122580 92700 ) FS ;
   - post_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 130680 80100 ) N ;
   - post_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125820 50400 ) FS ;
   - post_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 112320 37800 ) N ;
   - post_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 41040 59400 ) N ;
   - post_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 136080 136800 ) FS ;
   - post_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 125820 136800 ) FS ;
   - post_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 118800 115200 ) FS ;
   - post_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 113940 93600 ) FS ;
   - post_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 123660 72000 ) FS ;
   - post_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 121500 59400 ) N ;
   - post_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 120960 29700 ) FS ;
   - post_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 119340 16200 ) N ;
   - post_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 167400 15300 ) N ;
   - post_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144720 27000 ) FS ;
   - post_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 152820 15300 ) N ;
   - post_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 159840 15300 ) N ;
   - post_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171180 15300 ) N ;
   - post_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 163620 15300 ) N ;
   - post_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 149580 15300 ) N ;
   - post_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 156060 15300 ) N ;
   - post_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 158760 29700 ) FS ;
   - post_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 38700 ) N ;
   - post_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 151200 29700 ) FS ;
   - post_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 138780 17100 ) N ;
   - post_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 139860 29700 ) FS ;
   - post_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146880 17100 ) N ;
   - post_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 17100 ) N ;
   - post_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 141480 17100 ) N ;
   - post_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 17100 ) N ;
   - post_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 29700 ) FS ;
   - post_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165240 29700 ) FS ;
   - post_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 29700 ) FS ;
   - post_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 102600 ) N ;
   - post_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 114300 ) FS ;
   - post_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 131760 114300 ) FS ;
   - post_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 130680 101700 ) N ;
   - post_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135540 92700 ) FS ;
   - post_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 133380 71100 ) FS ;
   - post_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145260 59400 ) N ;
   - post_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137160 59400 ) N ;
   - post_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 129060 59400 ) N ;
   - post_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 46980 17100 ) N ;
   - post_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 74520 17100 ) N ;
   - post_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 78840 16200 ) N ;
   - post_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 171180 29700 ) FS ;
   - post_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54540 17100 ) N ;
   - post_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 63720 17100 ) N ;
   - post_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132300 17100 ) N ;
   - post_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 17100 ) N ;
   - post_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 60300 ) N ;
   - post_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78840 29700 ) FS ;
   - post_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 55080 29700 ) FS ;
   - post_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 74520 29700 ) FS ;
   - post_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 57240 16200 ) N ;
   - post_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146340 81000 ) N ;
   - post_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 115200 ) FS ;
   - post_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 68040 16200 ) N ;
   - post_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143640 72000 ) FS ;
   - post_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 29700 ) FS ;
   - post_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144720 93600 ) FS ;
   - post_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193860 15300 ) N ;
   - post_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174420 15300 ) N ;
   - post_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180900 15300 ) N ;
   - post_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 187380 15300 ) N ;
   - post_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 197100 15300 ) N ;
   - post_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 190620 15300 ) N ;
   - post_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177660 15300 ) N ;
   - post_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 184140 15300 ) N ;
   - post_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 60480 27000 ) FS ;
   - post_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 58860 58500 ) N ;
   - post_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45900 48600 ) FS ;
   - post_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54540 36900 ) N ;
   - post_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64800 27000 ) FS ;
   - post_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59400 36900 ) N ;
   - post_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51840 48600 ) FS ;
   - post_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49680 36900 ) N ;
   - post_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147960 93600 ) FS ;
   - post_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 115200 ) FS ;
   - post_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 69120 29700 ) FS ;
   - post_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 64260 38700 ) N ;
   - post_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17820 36900 ) N ;
   - post_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 27000 ) FS ;
   - post_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 15300 ) N ;
   - post_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 15300 ) N ;
   - post_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35640 48600 ) FS ;
   - post_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 27000 ) FS ;
   - post_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 27000 ) FS ;
   - post_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 15300 ) N ;
   - post_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25380 102600 ) N ;
   - post_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 115200 ) FS ;
   - post_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 33480 101700 ) N ;
   - post_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 102600 ) N ;
   - post_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 32400 115200 ) FS ;
   - post_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22680 102600 ) N ;
   - post_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 19980 102600 ) N ;
   - post_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 17280 102600 ) N ;
   - post_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 102600 ) N ;
   - post_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 115200 ) FS ;
   - post_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 102600 ) N ;
   - post_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 24300 115200 ) FS ;
   - post_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28620 81000 ) N ;
   - post_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 81000 ) N ;
   - post_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 21060 81000 ) N ;
   - post_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58860 81000 ) N ;
   - post_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 61560 92700 ) FS ;
   - post_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 95580 157500 ) FS ;
   - post_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 94500 144900 ) N ;
   - post_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 87480 135900 ) FS ;
   - post_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69120 123300 ) N ;
   - post_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 101700 ) N ;
   - post_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82080 92700 ) FS ;
   - post_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82080 80100 ) N ;
   - post_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 63720 80100 ) N ;
   - post_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 31320 81000 ) N ;
   - post_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 37260 81000 ) N ;
   - post_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 43200 72000 ) FS ;
   - post_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 72000 ) FS ;
   - post_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 48600 ) FS ;
   - post_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 90900 ) FS ;
   - post_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 79200 ) N ;
   - post_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 58500 ) N ;
   - post_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 36900 ) N ;
   - post_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 48600 ) FS ;
   - post_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 79200 ) N ;
   - post_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9180 69300 ) FS ;
   - post_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 63720 72000 ) FS ;
   - post_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 41580 81000 ) N ;
   - post_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 23220 71100 ) FS ;
   - post_asrc97_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 109620 210600 ) N ;
   - post_asrc97_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 89640 102600 ) N ;
   - post_asrc97_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 63720 60300 ) N ;
   - post_asrc97_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 52200 ) FS ;
   - post_asrc97_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 38700 ) N ;
   - post_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45900 81000 ) N ;
   - post_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 210600 ) N ;
   - post_asrc97_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 72360 72900 ) FS ;
   - post_asrc97_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 137700 ) FS ;
   - post_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 162540 38700 ) N ;
   - post_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 60300 ) N ;
   - post_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 158760 51300 ) FS ;
   - post_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 150660 38700 ) N ;
   - post_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 159840 60300 ) N ;
   - post_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159300 38700 ) N ;
   - post_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 156060 38700 ) N ;
   - post_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 38700 ) N ;
   - post_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147420 38700 ) N ;
   - post_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 152280 51300 ) FS ;
   - post_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 163080 51300 ) FS ;
   - post_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 155520 51300 ) FS ;
   - post_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 166860 60300 ) N ;
   - post_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 86940 60300 ) N ;
   - post_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 51300 ) FS ;
   - post_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 165780 37800 ) N ;
   - post_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 68580 72000 ) FS ;
   - post_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 92340 15300 ) N ;
   - post_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 135540 36900 ) N ;
   - post_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 127980 15300 ) N ;
   - post_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105840 15300 ) N ;
   - post_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62640 48600 ) FS ;
   - post_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97200 15300 ) N ;
   - post_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129060 27000 ) FS ;
   - post_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 110700 15300 ) N ;
   - post_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 143640 38700 ) N ;
   - post_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 144720 50400 ) FS ;
   - post_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176580 60300 ) N ;
   - post_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 15300 ) N ;
   - post_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 15300 ) N ;
   - post_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 15300 ) N ;
   - post_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 15300 ) N ;
   - post_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 15300 ) N ;
   - post_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 15300 ) N ;
   - post_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 15300 ) N ;
   - post_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 15300 ) N ;
   - post_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55080 60300 ) N ;
   - post_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 81000 ) N ;
   - post_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49680 102600 ) N ;
   - post_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 40500 93600 ) FS ;
   - post_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 56160 101700 ) N ;
   - post_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42660 115200 ) FS ;
   - post_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 42660 102600 ) N ;
   - post_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 46440 102600 ) N ;
   - post_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 115200 ) FS ;
   - post_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45360 115200 ) FS ;
   - post_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 115200 ) FS ;
   - post_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 115200 ) FS ;
   - post_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 102600 ) N ;
   - post_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 102600 ) N ;
   - post_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 113400 187200 ) N ;
   - post_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 118800 200700 ) FS ;
   - post_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 109620 158400 ) FS ;
   - post_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 114480 201600 ) FS ;
   - post_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 105300 165600 ) N ;
   - post_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 105300 188100 ) N ;
   - post_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 106380 145800 ) N ;
   - post_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 105840 158400 ) FS ;
   - post_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 96660 111600 ) FS ;
   - post_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 90180 123300 ) N ;
   - post_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 115200 ) FS ;
   - post_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93420 115200 ) FS ;
   - post_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 98280 90000 ) FS ;
   - post_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 91260 92700 ) FS ;
   - post_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 106380 93600 ) FS ;
   - post_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 92880 81000 ) N ;
   - post_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 93960 58500 ) N ;
   - post_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 96120 71100 ) FS ;
   - post_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115020 72000 ) FS ;
   - post_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 90720 60300 ) N ;
   - post_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 75600 47700 ) FS ;
   - post_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 68040 50400 ) FS ;
   - post_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 101520 60300 ) N ;
   - post_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 84240 51300 ) FS ;
   - post_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 92880 26100 ) FS ;
   - post_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 89100 37800 ) N ;
   - post_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100440 29700 ) FS ;
   - post_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 89640 29700 ) FS ;
   - post_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 85320 15300 ) N ;
   - post_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 83160 28800 ) FS ;
   - post_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 102060 17100 ) N ;
   - post_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 83160 17100 ) N ;
   - post_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59940 72000 ) FS ;
   - post_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 55080 72000 ) FS ;
   - post_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 95040 200700 ) FS ;
   - post_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 105300 179100 ) FS ;
   - post_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79920 123300 ) N ;
   - post_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 81000 101700 ) N ;
   - post_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85860 71100 ) FS ;
   - post_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 77760 59400 ) N ;
   - post_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 88020 50400 ) FS ;
   - post_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 81000 37800 ) N ;
   - post_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 120420 210600 ) N ;
   - post_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 52920 81000 ) N ;
   - post_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 57780 51300 ) FS ;
   - post_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 36900 ) N ;
   - post_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 79200 ) N ;
   - post_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 14040 69300 ) FS ;
   - post_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19980 48600 ) FS ;
   - post_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 27000 ) FS ;
   - post_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 48600 ) FS ;
   - post_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 69300 ) FS ;
   - post_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 58500 ) N ;
   - post_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 126900 200700 ) FS ;
   - post_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104760 200700 ) FS ;
   - post_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 97740 123300 ) N ;
   - post_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 92880 101700 ) N ;
   - post_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 76140 71100 ) FS ;
   - post_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68040 59400 ) N ;
   - post_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 95040 37800 ) N ;
   - post_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 37800 ) N ;
   - post_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 48060 71100 ) FS ;
   - post_asrc65_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 128520 189000 ) N ;
   - post_asrc65_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 127440 116100 ) FS ;
   - post_asrc65_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 141480 81000 ) N ;
   - post_asrc65_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 136080 52200 ) FS ;
   - post_asrc65_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 113400 52200 ) FS ;
   - post_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 34560 72000 ) FS ;
   - post_asrc65_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 122580 189000 ) N ;
   - post_asrc65_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 94500 ) FS ;
   - post_asrc65_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 103680 137700 ) FS ;
   - copy__P__comparisons_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239760 288000 ) FS ;
   - copy__P__comparisons_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257040 309600 ) FS ;
   - copy__P__comparisons_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 288000 ) FS ;
   - copy__P__comparisons_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 297000 ) N ;
   - copy__P__comparisons_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 250020 297000 ) N ;
   - copy__P__comparisons_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 237060 288000 ) FS ;
   - copy__P__comparisons_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234360 288000 ) FS ;
   - copy__P__comparisons_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 297000 ) N ;
   - copy__P__comparisons_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 297000 ) N ;
   - copy__P__comparisons_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241920 297000 ) N ;
   - copy__P__comparisons_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 242460 288000 ) FS ;
   - copy__P__comparisons_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 245700 297000 ) N ;
   - copy__P__comparisons_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 259200 297000 ) N ;
   - copy__P__comparisons_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268920 330300 ) FS ;
   - copy__P__comparisons_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 318600 ) N ;
   - copy__P__comparisons_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 235980 243900 ) FS ;
   - copy__P__comparisons_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253800 231300 ) N ;
   - copy__P__comparisons_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 231660 222300 ) FS ;
   - copy__P__comparisons_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234360 209700 ) N ;
   - copy__P__comparisons_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244080 188100 ) N ;
   - copy__P__comparisons_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 239760 200700 ) FS ;
   - copy__P__comparisons_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 249480 200700 ) FS ;
   - copy__P__comparisons_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 233820 188100 ) N ;
   - copy__P__comparisons_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 266760 339300 ) N ;
   - copy__P__comparisons_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294840 348300 ) FS ;
   - copy__P__comparisons_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274320 327600 ) FS ;
   - copy__P__comparisons_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 273240 348300 ) FS ;
   - copy__P__comparisons_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 280800 348300 ) FS ;
   - copy__P__comparisons_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300240 348300 ) FS ;
   - copy__P__comparisons_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 289440 348300 ) FS ;
   - copy__P__comparisons_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 274320 337500 ) N ;
   - copy__P__comparisons_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 277020 348300 ) FS ;
   - copy__P__comparisons_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 302940 330300 ) FS ;
   - copy__P__comparisons_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 268380 317700 ) N ;
   - copy__P__comparisons_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 252180 288000 ) FS ;
   - or_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 280260 59400 ) N ;
   - or_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291600 60300 ) N ;
   - or_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292140 81000 ) N ;
   - or_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 280800 72000 ) FS ;
   - or_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294300 72000 ) FS ;
   - or_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 288360 81000 ) N ;
   - or_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 294840 60300 ) N ;
   - or_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 60300 ) N ;
   - or_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 297540 72000 ) FS ;
   - or_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 291060 72000 ) FS ;
   - or_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 287820 72000 ) FS ;
   - or_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 288360 60300 ) N ;
   - or_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 285120 72000 ) FS ;
   - or_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 266760 80100 ) N ;
   - or_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 277560 60300 ) N ;
   - or_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294300 48600 ) FS ;
   - or_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 293760 112500 ) FS ;
   - or_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 302400 90900 ) FS ;
   - or_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 308880 58500 ) N ;
   - or_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 291060 48600 ) FS ;
   - or_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 302940 58500 ) N ;
   - or_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 296460 100800 ) N ;
   - or_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 301860 69300 ) FS ;
   - or_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 276480 80100 ) N ;
   - or_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 273240 94500 ) FS ;
   - or_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 265140 93600 ) FS ;
   - or_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 271620 80100 ) N ;
   - or_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 275940 72000 ) FS ;
   - __well_tap__0 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 18000 ) N ;
   - __well_tap__1 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 18000 ) N ;
   - __well_tap__2 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 31500 ) FS ;
   - __well_tap__3 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 31500 ) FS ;
   - __well_tap__4 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 39600 ) N ;
   - __well_tap__5 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 39600 ) N ;
   - __well_tap__6 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 53100 ) FS ;
   - __well_tap__7 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 53100 ) FS ;
   - __well_tap__8 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 61200 ) N ;
   - __well_tap__9 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 61200 ) N ;
   - __well_tap__10 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 73800 ) FS ;
   - __well_tap__11 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 73800 ) FS ;
   - __well_tap__12 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 81900 ) N ;
   - __well_tap__13 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 81900 ) N ;
   - __well_tap__14 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 95400 ) FS ;
   - __well_tap__15 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 95400 ) FS ;
   - __well_tap__16 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 103500 ) N ;
   - __well_tap__17 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 103500 ) N ;
   - __well_tap__18 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 117000 ) FS ;
   - __well_tap__19 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 117000 ) FS ;
   - __well_tap__20 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 125100 ) N ;
   - __well_tap__21 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 125100 ) N ;
   - __well_tap__22 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 138600 ) FS ;
   - __well_tap__23 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 138600 ) FS ;
   - __well_tap__24 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 146700 ) N ;
   - __well_tap__25 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 146700 ) N ;
   - __well_tap__26 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 160200 ) FS ;
   - __well_tap__27 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 160200 ) FS ;
   - __well_tap__28 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 168300 ) N ;
   - __well_tap__29 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 168300 ) N ;
   - __well_tap__30 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 181800 ) FS ;
   - __well_tap__31 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 181800 ) FS ;
   - __well_tap__32 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 189900 ) N ;
   - __well_tap__33 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 189900 ) N ;
   - __well_tap__34 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 203400 ) FS ;
   - __well_tap__35 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 203400 ) FS ;
   - __well_tap__36 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 211500 ) N ;
   - __well_tap__37 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 211500 ) N ;
   - __well_tap__38 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 225000 ) FS ;
   - __well_tap__39 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 225000 ) FS ;
   - __well_tap__40 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 233100 ) N ;
   - __well_tap__41 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 233100 ) N ;
   - __well_tap__42 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 246600 ) FS ;
   - __well_tap__43 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 246600 ) FS ;
   - __well_tap__44 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 254700 ) N ;
   - __well_tap__45 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 254700 ) N ;
   - __well_tap__46 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 268200 ) FS ;
   - __well_tap__47 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 268200 ) FS ;
   - __well_tap__48 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 276300 ) N ;
   - __well_tap__49 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 276300 ) N ;
   - __well_tap__50 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 289800 ) FS ;
   - __well_tap__51 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 289800 ) FS ;
   - __well_tap__52 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 297900 ) N ;
   - __well_tap__53 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 297900 ) N ;
   - __well_tap__54 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 311400 ) FS ;
   - __well_tap__55 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 311400 ) FS ;
   - __well_tap__56 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 319500 ) N ;
   - __well_tap__57 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 319500 ) N ;
   - __well_tap__58 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 332100 ) FS ;
   - __well_tap__59 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 332100 ) FS ;
   - __well_tap__60 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 340200 ) N ;
   - __well_tap__61 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 340200 ) N ;
   - __well_tap__62 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 352800 ) FS ;
   - __well_tap__63 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 352800 ) FS ;
   - __well_tap__64 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 360900 ) N ;
   - __well_tap__65 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 360900 ) N ;
   - __well_tap__66 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 372600 ) FS ;
   - __well_tap__67 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 372600 ) FS ;
   - __well_tap__68 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 380700 ) N ;
   - __well_tap__69 welltap_svt 
      + SOURCE USER 
      + PLACED ( 365040 380700 ) N ;
   - ppnps circuitppnp 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
   - npwells circuitwell 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
END COMPONENTS

PINS 31 ;
   - P.d[0] + NET P.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 255420 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[1] + NET P.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 278100 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[2] + NET P.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 346140 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[3] + NET P.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 219240 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[4] + NET P.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 283500 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[5] + NET P.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 240300 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[6] + NET P.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 326160 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[7] + NET P.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 304560 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.r + NET P.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 300780 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.a + NET P.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 323460 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[0] + NET K.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 118800 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[1] + NET K.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 96120 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[2] + NET K.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 141480 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[3] + NET K.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 210060 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[4] + NET K.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 73440 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[5] + NET K.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 50760 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[6] + NET K.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 164160 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[7] + NET K.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 232740 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.r + NET K.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 28080 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.a + NET K.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 187380 388800 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[0] + NET C.d[0]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 197640 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[1] + NET C.d[1]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 27000 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[2] + NET C.d[2]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 112320 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[3] + NET C.d[3]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 133920 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[4] + NET C.d[4]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 154980 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[5] + NET C.d[5]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 69660 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[6] + NET C.d[6]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 48060 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[7] + NET C.d[7]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 90720 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.r + NET C.r
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 347220 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.a + NET C.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 261900 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - Reset + NET Reset
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 176580 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
END PINS

NETS 2114 ;
   - P_to_check_caps.d[0] ( check__caps_acp_al_50_6 D )  ( check__lower_acp_al_50_6 D )  ( copy__P__comparisons_al_50_6 Q )  ;
   - P_to_check_caps.d[1] ( check__caps_acp_al_51_6 D )  ( check__lower_acp_al_51_6 D )  ( copy__P__comparisons_al_51_6 Q )  ;
   - P_to_check_caps.d[2] ( check__caps_acp_al_52_6 D )  ( check__lower_acp_al_52_6 D )  ( copy__P__comparisons_al_52_6 Q )  ;
   - P_to_check_caps.d[3] ( check__caps_acp_al_53_6 D )  ( check__lower_acp_al_53_6 D )  ( copy__P__comparisons_al_53_6 Q )  ;
   - P_to_check_caps.d[4] ( check__caps_acp_al_54_6 D )  ( check__lower_acp_al_54_6 D )  ( copy__P__comparisons_al_54_6 Q )  ;
   - P_to_check_caps.d[5] ( check__caps_acp_al_55_6 D )  ( check__lower_acp_al_55_6 D )  ( copy__P__comparisons_al_55_6 Q )  ;
   - P_to_check_caps.d[6] ( check__caps_acp_al_56_6 D )  ( check__lower_acp_al_56_6 D )  ( copy__P__comparisons_al_56_6 Q )  ;
   - P_to_check_caps.d[7] ( check__caps_acp_al_57_6 D )  ( check__lower_acp_al_57_6 D )  ( copy__P__comparisons_al_57_6 Q )  ;
   - P_to_check_caps.r ( check__caps_acp_ainv__3 A )  ( check__lower_acp_ainv__3 A )  ( copy__P__comparisons_adelay1_acx7 out )  ;
   - P_to_check_caps.a ( check__caps_acp_apulseG_ai A )  ( check__caps_acp_adelay1_acx0 in_50_6 )  ( check__caps_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__2 B )  ;
   - ctrl_capital.d[0] ( check__caps_aand_alatch Q )  ( or_aor A )  ;
   - ctrl_capital.r ( check__caps_aand_aelem__c_adelay_acx7 out )  ( or_aelem__c_aa1 B )  ;
   - ctrl_capital.a ( check__caps_aand_aelem__c_an1 B )  ( ctrl__lower__copy_anor__2 B )  ( or_apulseG_ai A ) 
 ( or_aelem__c_adelay_acx0 in_50_6 )  ( or_aelem__c_ac1_acx1 out )  ;
   - Reset ( PIN Reset )  ( check__caps_acmp65_apulseG_anor A )  ( check__caps_acmp65_aor__l1 A ) 
 ( check__caps_acmp65_aor__l2 A )  ( check__caps_acmp65_anor A )  ( check__caps_asrcNeg91_anor A )  ( check__caps_aand_apulseG_anor A ) 
 ( check__caps_aand_aelem__c_an1 A )  ( check__caps_aand_aelem__c_ai1 A )  ( check__caps_acmp91_apulseG_anor A )  ( check__caps_acmp91_aor__l1 A ) 
 ( check__caps_acmp91_aor__l2 A )  ( check__caps_acmp91_anor A )  ( check__caps_ainv_apulseG_anor A )  ( check__caps_ainv_aelem__c_an1 A ) 
 ( check__caps_ainv_aelem__c_ai1 A )  ( check__caps_asrcNeg65_anor A )  ( check__caps_acp_apulseG_anor A )  ( check__caps_acp_aor__1 A ) 
 ( check__caps_acp_anor__2 A )  ( check__caps_acp_anor__3 A )  ( shift__split_apulseG_anor A )  ( shift__split_aor1 A ) 
 ( shift__split_anor__R A )  ( shift__split_aor2 A )  ( copy__P_apulseG_anor A )  ( copy__P_aor__1 A ) 
 ( copy__P_anor__2 A )  ( copy__P_anor__3 A )  ( copy__ctrl__shift_apulseG_anor A )  ( copy__ctrl__shift_aor__1 A ) 
 ( copy__ctrl__shift_anor__2 A )  ( copy__ctrl__shift_anor__3 A )  ( shft_acomps_apulseG_anor A )  ( shft_acomps_aor__1 A ) 
 ( shft_acomps_anor__2 A )  ( shft_acomps_anor__3 A )  ( shft_aadd__key_apulseG_anor A )  ( shft_aadd__key_aor__l1 A ) 
 ( shft_aadd__key_aor__l2 A )  ( shft_aadd__key_anor A )  ( shft_amerge_apulseG_anor A )  ( shft_amerge_aor__L1 A ) 
 ( shft_amerge_aor__Cf A )  ( shft_amerge_anor__Ra A )  ( shft_amerge_aor__L2 A )  ( shft_amerge_aor__Ct A ) 
 ( shft_asplit_apulseG_anor A )  ( shft_asplit_aor1 A )  ( shft_asplit_anor__R A )  ( shft_asplit_aor2 A ) 
 ( shft_asums_apulseG_anor A )  ( shft_asums_aor__1 A )  ( shft_asums_anor__2 A )  ( shft_asums_anor__3 A ) 
 ( shft_acomp_apulseG_anor A )  ( shft_acomp_aor__l1 A )  ( shft_acomp_aor__l2 A )  ( shft_acomp_anor A ) 
 ( shft_asrc1_anor A )  ( shft_asub_apulseG_anor A )  ( shft_asub_aor__l1 A )  ( shft_asub_aor__l2 A ) 
 ( shft_asub_anor A )  ( shft_asrc2_anor A )  ( pre_aadderLeft_apulseG_anor A )  ( pre_aadderLeft_aor__l1 A ) 
 ( pre_aadderLeft_aor__l2 A )  ( pre_aadderLeft_anor A )  ( pre_amerge_apulseG_anor A )  ( pre_amerge_aor__L1 A ) 
 ( pre_amerge_aor__Cf A )  ( pre_amerge_anor__Ra A )  ( pre_amerge_aor__L2 A )  ( pre_amerge_aor__Ct A ) 
 ( pre_asplit_apulseG_anor A )  ( pre_asplit_aor1 A )  ( pre_asplit_anor__R A )  ( pre_asplit_aor2 A ) 
 ( pre_asrc97_anor A )  ( pre_acp1_apulseG_anor A )  ( pre_acp1_aor__1 A )  ( pre_acp1_anor__2 A ) 
 ( pre_acp1_anor__3 A )  ( pre_aadderRight_apulseG_anor A )  ( pre_aadderRight_aor__l1 A )  ( pre_aadderRight_aor__l2 A ) 
 ( pre_aadderRight_anor A )  ( pre_asrc65_anor A )  ( check__lower_asrcNeg123_anor A )  ( check__lower_aand_apulseG_anor A ) 
 ( check__lower_aand_aelem__c_an1 A )  ( check__lower_aand_aelem__c_ai1 A )  ( check__lower_acmp97_apulseG_anor A )  ( check__lower_acmp97_aor__l1 A ) 
 ( check__lower_acmp97_aor__l2 A )  ( check__lower_acmp97_anor A )  ( check__lower_acmp123_apulseG_anor A )  ( check__lower_acmp123_aor__l1 A ) 
 ( check__lower_acmp123_aor__l2 A )  ( check__lower_acmp123_anor A )  ( check__lower_ainv_apulseG_anor A )  ( check__lower_ainv_aelem__c_an1 A ) 
 ( check__lower_ainv_aelem__c_ai1 A )  ( check__lower_asrcNeg97_anor A )  ( check__lower_acp_apulseG_anor A )  ( check__lower_acp_aor__1 A ) 
 ( check__lower_acp_anor__2 A )  ( check__lower_acp_anor__3 A )  ( sink__ctrl__lower_an A )  ( copy__ctrl__shift__splits_apulseG_anor A ) 
 ( copy__ctrl__shift__splits_aor__1 A )  ( copy__ctrl__shift__splits_anor__2 A )  ( copy__ctrl__shift__splits_anor__3 A )  ( merge_apulseG_anor A ) 
 ( merge_aor__L1 A )  ( merge_aor__Cf A )  ( merge_anor__Ra A )  ( merge_aor__L2 A ) 
 ( merge_aor__Ct A )  ( ctrl__lower__copy_apulseG_anor A )  ( ctrl__lower__copy_aor__1 A )  ( ctrl__lower__copy_anor__2 A ) 
 ( ctrl__lower__copy_anor__3 A )  ( cp1_apulseG_anor A )  ( cp1_aor__1 A )  ( cp1_anor__2 A ) 
 ( cp1_anor__3 A )  ( case__split_apulseG_anor A )  ( case__split_actrl__latch_anx B )  ( case__split_aelem__c_ai1 A ) 
 ( post_aadderLeft_apulseG_anor A )  ( post_aadderLeft_aor__l1 A )  ( post_aadderLeft_aor__l2 A )  ( post_aadderLeft_anor A ) 
 ( post_amerge_apulseG_anor A )  ( post_amerge_aor__L1 A )  ( post_amerge_aor__Cf A )  ( post_amerge_anor__Ra A ) 
 ( post_amerge_aor__L2 A )  ( post_amerge_aor__Ct A )  ( post_asplit_apulseG_anor A )  ( post_asplit_aor1 A ) 
 ( post_asplit_anor__R A )  ( post_asplit_aor2 A )  ( post_asrc97_anor A )  ( post_acp1_apulseG_anor A ) 
 ( post_acp1_aor__1 A )  ( post_acp1_anor__2 A )  ( post_acp1_anor__3 A )  ( post_aadderRight_apulseG_anor A ) 
 ( post_aadderRight_aor__l1 A )  ( post_aadderRight_aor__l2 A )  ( post_aadderRight_anor A )  ( post_asrc65_anor A ) 
 ( copy__P__comparisons_apulseG_anor A )  ( copy__P__comparisons_aor__1 A )  ( copy__P__comparisons_anor__2 A )  ( copy__P__comparisons_anor__3 A ) 
 ( or_apulseG_anor A )  ( or_aelem__c_an1 A )  ( or_aelem__c_ai1 A )  ;
   - P_to_split.d[0] ( shift__split_al_50_6 D )  ( copy__P_al_50_6 Q )  ( copy__P__comparisons_al_50_6 D )  ;
   - P_to_split.d[1] ( shift__split_al_51_6 D )  ( copy__P_al_51_6 Q )  ( copy__P__comparisons_al_51_6 D )  ;
   - P_to_split.d[2] ( shift__split_al_52_6 D )  ( copy__P_al_52_6 Q )  ( copy__P__comparisons_al_52_6 D )  ;
   - P_to_split.d[3] ( shift__split_al_53_6 D )  ( copy__P_al_53_6 Q )  ( copy__P__comparisons_al_53_6 D )  ;
   - P_to_split.d[4] ( shift__split_al_54_6 D )  ( copy__P_al_54_6 Q )  ( copy__P__comparisons_al_54_6 D )  ;
   - P_to_split.d[5] ( shift__split_al_55_6 D )  ( copy__P_al_55_6 Q )  ( copy__P__comparisons_al_55_6 D )  ;
   - P_to_split.d[6] ( shift__split_al_56_6 D )  ( copy__P_al_56_6 Q )  ( copy__P__comparisons_al_56_6 D )  ;
   - P_to_split.d[7] ( shift__split_al_57_6 D )  ( copy__P_al_57_6 Q )  ( copy__P__comparisons_al_57_6 D )  ;
   - P_to_split.r ( shift__split_ainv__l A )  ( copy__P_adelay1_acx7 out )  ( copy__P__comparisons_ainv__3 A )  ;
   - P_to_split.a ( shift__split_apulseG_ai A )  ( shift__split_adelay1_acx0 in_50_6 )  ( shift__split_acelem_acx0 out ) 
 ( copy__P_anor__3 B )  ( copy__ctrl__shift__splits_anor__2 B )  ;
   - ctrl_shift_to_case_split.d[0] ( shift__split_acontrolLatch D )  ( copy__ctrl__shift__splits_al_50_6 Q )  ( case__split_actrl__latch_al D )  ;
   - ctrl_shift_to_case_split.r ( shift__split_ainv__c A )  ( copy__ctrl__shift__splits_adelay1_acx7 out )  ( case__split_aelem__c_aa2 B )  ;
   - shift_split_to_merge.d[0] ( shift__split_al_50_6 Q )  ( pre_asplit_al_50_6 D )  ( merge_amux_50_6 B )  ;
   - shift_split_to_merge.d[1] ( shift__split_al_51_6 Q )  ( pre_asplit_al_51_6 D )  ( merge_amux_51_6 B )  ;
   - shift_split_to_merge.d[2] ( shift__split_al_52_6 Q )  ( pre_asplit_al_52_6 D )  ( merge_amux_52_6 B )  ;
   - shift_split_to_merge.d[3] ( shift__split_al_53_6 Q )  ( pre_asplit_al_53_6 D )  ( merge_amux_53_6 B )  ;
   - shift_split_to_merge.d[4] ( shift__split_al_54_6 Q )  ( pre_asplit_al_54_6 D )  ( merge_amux_54_6 B )  ;
   - shift_split_to_merge.d[5] ( shift__split_al_55_6 Q )  ( pre_asplit_al_55_6 D )  ( merge_amux_55_6 B )  ;
   - shift_split_to_merge.d[6] ( shift__split_al_56_6 Q )  ( pre_asplit_al_56_6 D )  ( merge_amux_56_6 B )  ;
   - shift_split_to_merge.d[7] ( shift__split_al_57_6 Q )  ( pre_asplit_al_57_6 D )  ( merge_amux_57_6 B )  ;
   - shift_split_to_preshift.r ( shift__split_aand1 Y )  ( pre_asplit_ainv__l A )  ;
   - shift_split_to_preshift.a ( shift__split_aor A )  ( pre_asplit_apulseG_ai A )  ( pre_asplit_adelay1_acx0 in_50_6 ) 
 ( pre_asplit_acelem_acx0 out )  ( pre_acp1_anor__2 B )  ;
   - shift_split_to_merge.r ( shift__split_aand2 Y )  ( merge_ainv__L2 A )  ;
   - shift_split_to_merge.a ( shift__split_aor B )  ( merge_acelem2_acx0 out )  ( merge_aor B )  ;
   - P.d[0] ( PIN P.d[0] )  ( copy__P_al_50_6 D )  ;
   - P.d[1] ( PIN P.d[1] )  ( copy__P_al_51_6 D )  ;
   - P.d[2] ( PIN P.d[2] )  ( copy__P_al_52_6 D )  ;
   - P.d[3] ( PIN P.d[3] )  ( copy__P_al_53_6 D )  ;
   - P.d[4] ( PIN P.d[4] )  ( copy__P_al_54_6 D )  ;
   - P.d[5] ( PIN P.d[5] )  ( copy__P_al_55_6 D )  ;
   - P.d[6] ( PIN P.d[6] )  ( copy__P_al_56_6 D )  ;
   - P.d[7] ( PIN P.d[7] )  ( copy__P_al_57_6 D )  ;
   - P.r ( PIN P.r )  ( copy__P_ainv__3 A )  ;
   - P.a ( PIN P.a )  ( copy__P_apulseG_ai A )  ( copy__P_adelay1_acx0 in_50_6 ) 
 ( copy__P_acelem_acx0 out )  ;
   - P_to_comparisons.a ( copy__P_anor__2 B )  ( copy__P__comparisons_apulseG_ai A )  ( copy__P__comparisons_adelay1_acx0 in_50_6 ) 
 ( copy__P__comparisons_acelem_acx0 out )  ;
   - ctrl_shift.d[0] ( copy__ctrl__shift_al_50_6 D )  ( or_alatch Q )  ;
   - ctrl_shift.r ( copy__ctrl__shift_ainv__3 A )  ( or_aelem__c_adelay_acx7 out )  ;
   - ctrl_shift.a ( copy__ctrl__shift_apulseG_ai A )  ( copy__ctrl__shift_adelay1_acx0 in_50_6 )  ( copy__ctrl__shift_acelem_acx0 out ) 
 ( or_aelem__c_an1 B )  ;
   - ctrl_shift_to_merge.d[0] ( copy__ctrl__shift_al_50_6 Q )  ( copy__ctrl__shift__splits_al_50_6 D )  ( merge_amux_50_6 S ) 
 ( merge_amux_51_6 S )  ( merge_amux_52_6 S )  ( merge_amux_53_6 S )  ( merge_amux_54_6 S ) 
 ( merge_amux_55_6 S )  ( merge_amux_56_6 S )  ( merge_amux_57_6 S )  ( merge_ainv1__Cd A ) 
 ( merge_aand1 A )  ;
   - ctrl_shift_to_merge.r ( copy__ctrl__shift_adelay1_acx7 out )  ( copy__ctrl__shift__splits_ainv__3 A )  ( merge_adelay1_acx0 in_50_6 )  ;
   - ctrl_shift_to_splits.a ( copy__ctrl__shift_anor__2 B )  ( copy__ctrl__shift__splits_apulseG_ai A )  ( copy__ctrl__shift__splits_adelay1_acx0 in_50_6 ) 
 ( copy__ctrl__shift__splits_acelem_acx0 out )  ;
   - ctrl_shift_to_merge.a ( copy__ctrl__shift_anor__3 B )  ( merge_adelay2_acx0 in_50_6 )  ( merge_apulseG_ai A ) 
 ( merge_aor Y )  ;
   - preshift_to_shift.d[0] ( shft_aadd__key_al1_50_6 D )  ( pre_amerge_ainv__Rd1 Y )  ;
   - preshift_to_shift.d[1] ( shft_aadd__key_al1_51_6 D )  ( pre_amerge_ainv__Rd2 Y )  ;
   - preshift_to_shift.d[2] ( shft_aadd__key_al1_52_6 D )  ( pre_amerge_ainv__Rd3 Y )  ;
   - preshift_to_shift.d[3] ( shft_aadd__key_al1_53_6 D )  ( pre_amerge_ainv__Rd4 Y )  ;
   - preshift_to_shift.d[4] ( shft_aadd__key_al1_54_6 D )  ( pre_amerge_ainv__Rd5 Y )  ;
   - preshift_to_shift.d[5] ( shft_aadd__key_al1_55_6 D )  ( pre_amerge_ainv__Rd6 Y )  ;
   - preshift_to_shift.d[6] ( shft_aadd__key_al1_56_6 D )  ( pre_amerge_ainv__Rd7 Y )  ;
   - preshift_to_shift.d[7] ( shft_aadd__key_al1_57_6 D )  ( pre_amerge_ainv__Rd8 Y )  ;
   - preshift_to_shift.r ( shft_aadd__key_ainv__l1 A )  ( pre_amerge_adelay3_acx7 out )  ;
   - K.a ( PIN K.a )  ( shft_aadd__key_apulseG_ai A )  ( shft_aadd__key_adelay1_acx0 in_50_6 ) 
 ( shft_aadd__key_acelem_acx0 out )  ( pre_amerge_anor__Ra B )  ;
   - K.d[0] ( PIN K.d[0] )  ( shft_aadd__key_al2_50_6 D )  ;
   - K.d[1] ( PIN K.d[1] )  ( shft_aadd__key_al2_51_6 D )  ;
   - K.d[2] ( PIN K.d[2] )  ( shft_aadd__key_al2_52_6 D )  ;
   - K.d[3] ( PIN K.d[3] )  ( shft_aadd__key_al2_53_6 D )  ;
   - K.d[4] ( PIN K.d[4] )  ( shft_aadd__key_al2_54_6 D )  ;
   - K.d[5] ( PIN K.d[5] )  ( shft_aadd__key_al2_55_6 D )  ;
   - K.d[6] ( PIN K.d[6] )  ( shft_aadd__key_al2_56_6 D )  ;
   - K.d[7] ( PIN K.d[7] )  ( shft_aadd__key_al2_57_6 D )  ;
   - K.r ( PIN K.r )  ( shft_aadd__key_ainv__l2 A )  ;
   - shift_to_postshift.d[0] ( shft_amerge_ainv__Rd1 Y )  ( post_asplit_al_50_6 D )  ;
   - shift_to_postshift.d[1] ( shft_amerge_ainv__Rd2 Y )  ( post_asplit_al_51_6 D )  ;
   - shift_to_postshift.d[2] ( shft_amerge_ainv__Rd3 Y )  ( post_asplit_al_52_6 D )  ;
   - shift_to_postshift.d[3] ( shft_amerge_ainv__Rd4 Y )  ( post_asplit_al_53_6 D )  ;
   - shift_to_postshift.d[4] ( shft_amerge_ainv__Rd5 Y )  ( post_asplit_al_54_6 D )  ;
   - shift_to_postshift.d[5] ( shft_amerge_ainv__Rd6 Y )  ( post_asplit_al_55_6 D )  ;
   - shift_to_postshift.d[6] ( shft_amerge_ainv__Rd7 Y )  ( post_asplit_al_56_6 D )  ;
   - shift_to_postshift.d[7] ( shft_amerge_ainv__Rd8 Y )  ( post_asplit_al_57_6 D )  ;
   - shift_to_postshift.r ( shft_amerge_adelay3_acx7 out )  ( post_asplit_ainv__l A )  ;
   - shift_to_postshift.a ( shft_amerge_anor__Ra B )  ( post_asplit_apulseG_ai A )  ( post_asplit_adelay1_acx0 in_50_6 ) 
 ( post_asplit_acelem_acx0 out )  ( post_acp1_anor__2 B )  ;
   - ctrl_lower_to_preshift.d[0] ( pre_acp1_al_50_6 D )  ( cp1_al_50_6 Q )  ( post_acp1_al_50_6 D )  ;
   - ctrl_lower_to_preshift.r ( pre_acp1_ainv__3 A )  ( cp1_adelay1_acx7 out )  ( post_acp1_ainv__3 A )  ;
   - ctrl_lower_to_preshift.a ( pre_acp1_apulseG_ai A )  ( pre_acp1_adelay1_acx0 in_50_6 )  ( pre_acp1_acelem_acx0 out ) 
 ( cp1_anor__2 B )  ;
   - P_to_check_lower.a ( check__lower_acp_apulseG_ai A )  ( check__lower_acp_adelay1_acx0 in_50_6 )  ( check__lower_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__3 B )  ;
   - ctrl_lower.d[0] ( check__lower_aand_alatch Q )  ( ctrl__lower__copy_al_50_6 D )  ;
   - ctrl_lower.r ( check__lower_aand_aelem__c_adelay_acx7 out )  ( ctrl__lower__copy_ainv__3 A )  ;
   - ctrl_lower.a ( check__lower_aand_aelem__c_an1 B )  ( ctrl__lower__copy_apulseG_ai A )  ( ctrl__lower__copy_adelay1_acx0 in_50_6 ) 
 ( ctrl__lower__copy_acelem_acx0 out )  ;
   - ctrl_lower_to_sink.r ( sink__ctrl__lower_ai A )  ( case__split_aelem__c_aandR1 Y )  ;
   - ctrl_lower_to_sink.a ( sink__ctrl__lower_an Y )  ( case__split_aelem__c_an1 A )  ;
   - ctrl_lower_to_case_split.a ( copy__ctrl__shift__splits_anor__3 B )  ( ctrl__lower__copy_anor__3 B )  ( case__split_apulseG_ai A ) 
 ( case__split_aelem__c_adelay_acx0 in_50_6 )  ( case__split_aelem__c_ac1_acx1 out )  ;
   - postshift_to_merge.d[0] ( merge_amux_50_6 A )  ( post_amerge_ainv__Rd1 Y )  ;
   - postshift_to_merge.d[1] ( merge_amux_51_6 A )  ( post_amerge_ainv__Rd2 Y )  ;
   - postshift_to_merge.d[2] ( merge_amux_52_6 A )  ( post_amerge_ainv__Rd3 Y )  ;
   - postshift_to_merge.d[3] ( merge_amux_53_6 A )  ( post_amerge_ainv__Rd4 Y )  ;
   - postshift_to_merge.d[4] ( merge_amux_54_6 A )  ( post_amerge_ainv__Rd5 Y )  ;
   - postshift_to_merge.d[5] ( merge_amux_55_6 A )  ( post_amerge_ainv__Rd6 Y )  ;
   - postshift_to_merge.d[6] ( merge_amux_56_6 A )  ( post_amerge_ainv__Rd7 Y )  ;
   - postshift_to_merge.d[7] ( merge_amux_57_6 A )  ( post_amerge_ainv__Rd8 Y )  ;
   - postshift_to_merge.r ( merge_ainv__L1 A )  ( post_amerge_adelay3_acx7 out )  ;
   - postshift_to_merge.a ( merge_acelem1_acx0 out )  ( merge_aor A )  ( post_amerge_anor__Ra B )  ;
   - C.d[0] ( PIN C.d[0] )  ( merge_ainv__Rd1 Y )  ;
   - C.d[1] ( PIN C.d[1] )  ( merge_ainv__Rd2 Y )  ;
   - C.d[2] ( PIN C.d[2] )  ( merge_ainv__Rd3 Y )  ;
   - C.d[3] ( PIN C.d[3] )  ( merge_ainv__Rd4 Y )  ;
   - C.d[4] ( PIN C.d[4] )  ( merge_ainv__Rd5 Y )  ;
   - C.d[5] ( PIN C.d[5] )  ( merge_ainv__Rd6 Y )  ;
   - C.d[6] ( PIN C.d[6] )  ( merge_ainv__Rd7 Y )  ;
   - C.d[7] ( PIN C.d[7] )  ( merge_ainv__Rd8 Y )  ;
   - C.r ( PIN C.r )  ( merge_adelay3_acx7 out )  ;
   - C.a ( PIN C.a )  ( merge_anor__Ra B )  ;
   - ctrl_lower_to_or.d[0] ( ctrl__lower__copy_al_50_6 Q )  ( case__split_adata__latch D )  ( or_aor B )  ;
   - ctrl_lower_to_or.r ( ctrl__lower__copy_adelay1_acx7 out )  ( case__split_aelem__c_aa1 B )  ( or_aelem__c_aa2 B )  ;
   - ctrl_lower_to_sink.d[0] ( cp1_al_50_6 D )  ( case__split_adata__latch Q )  ;
   - ctrl_lower_to_shifts.r ( cp1_ainv__3 A )  ( case__split_aelem__c_aandR2 Y )  ;
   - ctrl_lower_to_shifts.a ( cp1_apulseG_ai A )  ( cp1_adelay1_acx0 in_50_6 )  ( cp1_acelem_acx0 out ) 
 ( case__split_aelem__c_an1 B )  ;
   - ctrl_lower_to_postshift.a ( cp1_anor__3 B )  ( post_acp1_apulseG_ai A )  ( post_acp1_adelay1_acx0 in_50_6 ) 
 ( post_acp1_acelem_acx0 out )  ;
   - check_caps.to65comp.d[0] ( check__caps_acmp65_al1_50_6 D )  ( check__caps_acmp91_al1_50_6 D )  ( check__caps_acp_al_50_6 Q )  ;
   - check_caps.to65comp.d[1] ( check__caps_acmp65_al1_51_6 D )  ( check__caps_acmp91_al1_51_6 D )  ( check__caps_acp_al_51_6 Q )  ;
   - check_caps.to65comp.d[2] ( check__caps_acmp65_al1_52_6 D )  ( check__caps_acmp91_al1_52_6 D )  ( check__caps_acp_al_52_6 Q )  ;
   - check_caps.to65comp.d[3] ( check__caps_acmp65_al1_53_6 D )  ( check__caps_acmp91_al1_53_6 D )  ( check__caps_acp_al_53_6 Q )  ;
   - check_caps.to65comp.d[4] ( check__caps_acmp65_al1_54_6 D )  ( check__caps_acmp91_al1_54_6 D )  ( check__caps_acp_al_54_6 Q )  ;
   - check_caps.to65comp.d[5] ( check__caps_acmp65_al1_55_6 D )  ( check__caps_acmp91_al1_55_6 D )  ( check__caps_acp_al_55_6 Q )  ;
   - check_caps.to65comp.d[6] ( check__caps_acmp65_al1_56_6 D )  ( check__caps_acmp91_al1_56_6 D )  ( check__caps_acp_al_56_6 Q )  ;
   - check_caps.to65comp.d[7] ( check__caps_acmp65_al1_57_6 D )  ( check__caps_acmp91_al1_57_6 D )  ( check__caps_acp_al_57_6 Q )  ;
   - check_caps.to65comp.r ( check__caps_acmp65_ainv__l1 A )  ( check__caps_acmp91_ainv__l1 A )  ( check__caps_acp_adelay1_acx7 out )  ;
   - check_caps.neg65.a ( check__caps_acmp65_apulseG_ai A )  ( check__caps_acmp65_adelay1_acx0 in_50_6 )  ( check__caps_acmp65_acelem_acx0 out ) 
 ( check__caps_asrcNeg65_anor B )  ( check__caps_acp_anor__2 B )  ;
   - check_caps.neg65.d[0] ( check__caps_acmp65_al2_50_6 D )  ( check__caps_asrcNeg65_aset0 Y )  ;
   - check_caps.neg65.d[1] ( check__caps_acmp65_al2_51_6 D )  ( check__caps_asrcNeg65_aset1 Y )  ;
   - check_caps.neg65.d[2] ( check__caps_acmp65_al2_52_6 D )  ( check__caps_asrcNeg65_aset2 Y )  ;
   - check_caps.neg65.d[3] ( check__caps_acmp65_al2_53_6 D )  ( check__caps_asrcNeg65_aset3 Y )  ;
   - check_caps.neg65.d[4] ( check__caps_acmp65_al2_54_6 D )  ( check__caps_asrcNeg65_aset4 Y )  ;
   - check_caps.neg65.d[5] ( check__caps_acmp65_al2_55_6 D )  ( check__caps_asrcNeg65_aset5 Y )  ;
   - check_caps.neg65.d[6] ( check__caps_acmp65_al2_56_6 D )  ( check__caps_asrcNeg65_aset6 Y )  ;
   - check_caps.neg65.d[7] ( check__caps_acmp65_al2_57_6 D )  ( check__caps_asrcNeg65_aset7 Y )  ;
   - check_caps.neg65.r ( check__caps_acmp65_ainv__l2 A )  ( check__caps_asrcNeg65_anor Y )  ;
   - check_caps.afterSub65.d[0] ( check__caps_acmp65_aadd_57_6_acx3 out )  ( check__caps_ainv_ain A )  ;
   - check_caps.afterSub65.r ( check__caps_acmp65_adelay3_acx7 out )  ( check__caps_ainv_aelem__c_aa1 B )  ;
   - check_caps.afterSub65.a ( check__caps_acmp65_anor B )  ( check__caps_ainv_apulseG_ai A )  ( check__caps_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__caps_ainv_aelem__c_ac1_acx1 out )  ;
   - check_caps.neg91.d[0] ( check__caps_asrcNeg91_asetGND0 Y )  ( check__caps_acmp91_al2_50_6 D )  ;
   - check_caps.neg91.d[1] ( check__caps_asrcNeg91_asetGND1 Y )  ( check__caps_acmp91_al2_51_6 D )  ;
   - check_caps.neg91.d[2] ( check__caps_asrcNeg91_asetGND2 Y )  ( check__caps_acmp91_al2_52_6 D )  ;
   - check_caps.neg91.d[3] ( check__caps_asrcNeg91_asetGND3 Y )  ( check__caps_acmp91_al2_53_6 D )  ;
   - check_caps.neg91.d[4] ( check__caps_asrcNeg91_asetGND4 Y )  ( check__caps_acmp91_al2_54_6 D )  ;
   - check_caps.neg91.d[5] ( check__caps_asrcNeg91_asetGND5 Y )  ( check__caps_acmp91_al2_55_6 D )  ;
   - check_caps.neg91.d[6] ( check__caps_asrcNeg91_asetGND6 Y )  ( check__caps_acmp91_al2_56_6 D )  ;
   - check_caps.neg91.d[7] ( check__caps_asrcNeg91_asetGND7 Y )  ( check__caps_acmp91_al2_57_6 D )  ;
   - check_caps.neg91.r ( check__caps_asrcNeg91_anor Y )  ( check__caps_acmp91_ainv__l2 A )  ;
   - check_caps.neg91.a ( check__caps_asrcNeg91_anor B )  ( check__caps_acmp91_apulseG_ai A )  ( check__caps_acmp91_adelay1_acx0 in_50_6 ) 
 ( check__caps_acmp91_acelem_acx0 out )  ( check__caps_acp_anor__3 B )  ;
   - check_caps.invSub65.d[0] ( check__caps_aand_aand A )  ( check__caps_ainv_alatch Q )  ;
   - check_caps.invSub65.r ( check__caps_aand_aelem__c_aa1 B )  ( check__caps_ainv_aelem__c_adelay_acx7 out )  ;
   - check_caps.invSub65.a ( check__caps_aand_apulseG_ai A )  ( check__caps_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__caps_aand_aelem__c_ac1_acx1 out ) 
 ( check__caps_acmp91_anor B )  ( check__caps_ainv_aelem__c_an1 B )  ;
   - check_caps.afterSub91.d[0] ( check__caps_aand_aand B )  ( check__caps_acmp91_aadd_57_6_acx3 out )  ;
   - check_caps.afterSub91.r ( check__caps_aand_aelem__c_aa2 B )  ( check__caps_acmp91_adelay3_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr1 ( check__caps_acmp65_adelay2_acx0 in_50_6 )  ( check__caps_acmp65_adelay1_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr2 ( check__caps_acmp65_adelay2_acx7 out )  ( check__caps_acmp65_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp65.tmp_Ra ( check__caps_acmp65_ainv__r A )  ( check__caps_acmp65_anor Y )  ;
   - check_caps.cmp65.inv_r.Y ( check__caps_acmp65_ainv__r Y )  ( check__caps_acmp65_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp[1] ( check__caps_acmp65_ainv__l2 Y )  ( check__caps_acmp65_aor__l2 B )  ;
   - check_caps.cmp65.pulse ( check__caps_acmp65_apulseG_aand Y )  ( check__caps_acmp65_al1_50_6 CLK )  ( check__caps_acmp65_al1_51_6 CLK ) 
 ( check__caps_acmp65_al1_52_6 CLK )  ( check__caps_acmp65_al1_53_6 CLK )  ( check__caps_acmp65_al1_54_6 CLK )  ( check__caps_acmp65_al1_55_6 CLK ) 
 ( check__caps_acmp65_al1_56_6 CLK )  ( check__caps_acmp65_al1_57_6 CLK )  ( check__caps_acmp65_al2_50_6 CLK )  ( check__caps_acmp65_al2_51_6 CLK ) 
 ( check__caps_acmp65_al2_52_6 CLK )  ( check__caps_acmp65_al2_53_6 CLK )  ( check__caps_acmp65_al2_54_6 CLK )  ( check__caps_acmp65_al2_55_6 CLK ) 
 ( check__caps_acmp65_al2_56_6 CLK )  ( check__caps_acmp65_al2_57_6 CLK )  ;
   - check_caps.cmp65.in1[0] ( check__caps_acmp65_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_50_6 Q )  ;
   - check_caps.cmp65.in2[0] ( check__caps_acmp65_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_50_6 Q )  ;
   - check_caps.cmp65.cin0 ( check__caps_acmp65_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp65_atoGND Y )  ;
   - check_caps.cmp65.cout[0] ( check__caps_acmp65_aadd_50_6_acx1 out )  ( check__caps_acmp65_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[0] ( check__caps_acmp65_aadd_50_6_acx3 out )  ;
   - check_caps.cmp65.in1[1] ( check__caps_acmp65_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_51_6 Q )  ;
   - check_caps.cmp65.in2[1] ( check__caps_acmp65_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_51_6 Q )  ;
   - check_caps.cmp65.cout[1] ( check__caps_acmp65_aadd_51_6_acx1 out )  ( check__caps_acmp65_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[1] ( check__caps_acmp65_aadd_51_6_acx3 out )  ;
   - check_caps.cmp65.in1[2] ( check__caps_acmp65_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_52_6 Q )  ;
   - check_caps.cmp65.in2[2] ( check__caps_acmp65_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_52_6 Q )  ;
   - check_caps.cmp65.cout[2] ( check__caps_acmp65_aadd_52_6_acx1 out )  ( check__caps_acmp65_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[2] ( check__caps_acmp65_aadd_52_6_acx3 out )  ;
   - check_caps.cmp65.in1[3] ( check__caps_acmp65_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_53_6 Q )  ;
   - check_caps.cmp65.in2[3] ( check__caps_acmp65_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_53_6 Q )  ;
   - check_caps.cmp65.cout[3] ( check__caps_acmp65_aadd_53_6_acx1 out )  ( check__caps_acmp65_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[3] ( check__caps_acmp65_aadd_53_6_acx3 out )  ;
   - check_caps.cmp65.in1[4] ( check__caps_acmp65_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_54_6 Q )  ;
   - check_caps.cmp65.in2[4] ( check__caps_acmp65_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_54_6 Q )  ;
   - check_caps.cmp65.cout[4] ( check__caps_acmp65_aadd_54_6_acx1 out )  ( check__caps_acmp65_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[4] ( check__caps_acmp65_aadd_54_6_acx3 out )  ;
   - check_caps.cmp65.in1[5] ( check__caps_acmp65_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_55_6 Q )  ;
   - check_caps.cmp65.in2[5] ( check__caps_acmp65_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_55_6 Q )  ;
   - check_caps.cmp65.cout[5] ( check__caps_acmp65_aadd_55_6_acx1 out )  ( check__caps_acmp65_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[5] ( check__caps_acmp65_aadd_55_6_acx3 out )  ;
   - check_caps.cmp65.in1[6] ( check__caps_acmp65_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_56_6 Q )  ;
   - check_caps.cmp65.in2[6] ( check__caps_acmp65_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_56_6 Q )  ;
   - check_caps.cmp65.cout[6] ( check__caps_acmp65_aadd_56_6_acx1 out )  ( check__caps_acmp65_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[6] ( check__caps_acmp65_aadd_56_6_acx3 out )  ;
   - check_caps.cmp65.in1[7] ( check__caps_acmp65_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_57_6 Q )  ;
   - check_caps.cmp65.in2[7] ( check__caps_acmp65_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_57_6 Q )  ;
   - check_caps.cmp65.cout[7] ( check__caps_acmp65_aadd_57_6_acx1 out )  ;
   - check_caps.cmp65.tmp[0] ( check__caps_acmp65_ainv__l1 Y )  ( check__caps_acmp65_aor__l1 B )  ;
   - check_caps.cmp65.or_l1.Y ( check__caps_acmp65_aor__l1 Y )  ( check__caps_acmp65_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp65.or_l2.Y ( check__caps_acmp65_aor__l2 Y )  ( check__caps_acmp65_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp65.delay2.cx5.out ( check__caps_acmp65_adelay2_acx6 in_50_6 )  ( check__caps_acmp65_adelay2_acx5 out )  ;
   - check_caps.cmp65.delay2.cx6.out ( check__caps_acmp65_adelay2_acx6 out )  ( check__caps_acmp65_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx0.out ( check__caps_acmp65_adelay2_acx0 out )  ( check__caps_acmp65_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx1.out ( check__caps_acmp65_adelay2_acx2 in_50_6 )  ( check__caps_acmp65_adelay2_acx1 out )  ;
   - check_caps.cmp65.delay2.cx2.out ( check__caps_acmp65_adelay2_acx2 out )  ( check__caps_acmp65_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx3.out ( check__caps_acmp65_adelay2_acx4 in_50_6 )  ( check__caps_acmp65_adelay2_acx3 out )  ;
   - check_caps.cmp65.delay2.cx4.out ( check__caps_acmp65_adelay2_acx4 out )  ( check__caps_acmp65_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp65.pulseG.i7.Y ( check__caps_acmp65_apulseG_ai8 A )  ( check__caps_acmp65_apulseG_ai7 Y )  ;
   - check_caps.cmp65.pulseG.i8.Y ( check__caps_acmp65_apulseG_ai8 Y )  ( check__caps_acmp65_apulseG_ai9 A )  ;
   - check_caps.cmp65.pulseG.sig_inv ( check__caps_acmp65_apulseG_ai Y )  ( check__caps_acmp65_apulseG_anor B )  ;
   - check_caps.cmp65.pulseG.sgn ( check__caps_acmp65_apulseG_aand A )  ( check__caps_acmp65_apulseG_anor Y )  ( check__caps_acmp65_apulseG_ai1 A )  ;
   - check_caps.cmp65.pulseG.i9.Y ( check__caps_acmp65_apulseG_aand B )  ( check__caps_acmp65_apulseG_ai9 Y )  ;
   - check_caps.cmp65.pulseG.i3.Y ( check__caps_acmp65_apulseG_ai4 A )  ( check__caps_acmp65_apulseG_ai3 Y )  ;
   - check_caps.cmp65.pulseG.i4.Y ( check__caps_acmp65_apulseG_ai4 Y )  ( check__caps_acmp65_apulseG_ai5 A )  ;
   - check_caps.cmp65.pulseG.i6.Y ( check__caps_acmp65_apulseG_ai7 A )  ( check__caps_acmp65_apulseG_ai6 Y )  ;
   - check_caps.cmp65.pulseG.i5.Y ( check__caps_acmp65_apulseG_ai6 A )  ( check__caps_acmp65_apulseG_ai5 Y )  ;
   - check_caps.cmp65.pulseG.i2.Y ( check__caps_acmp65_apulseG_ai3 A )  ( check__caps_acmp65_apulseG_ai2 Y )  ;
   - check_caps.cmp65.pulseG.i1.Y ( check__caps_acmp65_apulseG_ai2 A )  ( check__caps_acmp65_apulseG_ai1 Y )  ;
   - check_caps.cmp65.add[0]._YC ( check__caps_acmp65_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_50_6_acx0 out )  ( check__caps_acmp65_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[0]._YS ( check__caps_acmp65_aadd_50_6_acx2 out )  ( check__caps_acmp65_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YC ( check__caps_acmp65_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_51_6_acx0 out )  ( check__caps_acmp65_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YS ( check__caps_acmp65_aadd_51_6_acx2 out )  ( check__caps_acmp65_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YC ( check__caps_acmp65_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_52_6_acx0 out )  ( check__caps_acmp65_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YS ( check__caps_acmp65_aadd_52_6_acx2 out )  ( check__caps_acmp65_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YC ( check__caps_acmp65_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_53_6_acx0 out )  ( check__caps_acmp65_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YS ( check__caps_acmp65_aadd_53_6_acx2 out )  ( check__caps_acmp65_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YC ( check__caps_acmp65_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_54_6_acx0 out )  ( check__caps_acmp65_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YS ( check__caps_acmp65_aadd_54_6_acx2 out )  ( check__caps_acmp65_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YC ( check__caps_acmp65_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_55_6_acx0 out )  ( check__caps_acmp65_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YS ( check__caps_acmp65_aadd_55_6_acx2 out )  ( check__caps_acmp65_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YC ( check__caps_acmp65_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_56_6_acx0 out )  ( check__caps_acmp65_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YS ( check__caps_acmp65_aadd_56_6_acx2 out )  ( check__caps_acmp65_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YC ( check__caps_acmp65_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_57_6_acx0 out )  ( check__caps_acmp65_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YS ( check__caps_acmp65_aadd_57_6_acx2 out )  ( check__caps_acmp65_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx5.out ( check__caps_acmp65_adelay3_acx6 in_50_6 )  ( check__caps_acmp65_adelay3_acx5 out )  ;
   - check_caps.cmp65.delay3.cx6.out ( check__caps_acmp65_adelay3_acx6 out )  ( check__caps_acmp65_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx0.out ( check__caps_acmp65_adelay3_acx0 out )  ( check__caps_acmp65_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx1.out ( check__caps_acmp65_adelay3_acx2 in_50_6 )  ( check__caps_acmp65_adelay3_acx1 out )  ;
   - check_caps.cmp65.delay3.cx2.out ( check__caps_acmp65_adelay3_acx2 out )  ( check__caps_acmp65_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx3.out ( check__caps_acmp65_adelay3_acx4 in_50_6 )  ( check__caps_acmp65_adelay3_acx3 out )  ;
   - check_caps.cmp65.delay3.cx4.out ( check__caps_acmp65_adelay3_acx4 out )  ( check__caps_acmp65_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx5.out ( check__caps_acmp65_adelay1_acx6 in_50_6 )  ( check__caps_acmp65_adelay1_acx5 out )  ;
   - check_caps.cmp65.delay1.cx6.out ( check__caps_acmp65_adelay1_acx6 out )  ( check__caps_acmp65_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx0.out ( check__caps_acmp65_adelay1_acx0 out )  ( check__caps_acmp65_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx1.out ( check__caps_acmp65_adelay1_acx2 in_50_6 )  ( check__caps_acmp65_adelay1_acx1 out )  ;
   - check_caps.cmp65.delay1.cx2.out ( check__caps_acmp65_adelay1_acx2 out )  ( check__caps_acmp65_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx3.out ( check__caps_acmp65_adelay1_acx4 in_50_6 )  ( check__caps_acmp65_adelay1_acx3 out )  ;
   - check_caps.cmp65.delay1.cx4.out ( check__caps_acmp65_adelay1_acx4 out )  ( check__caps_acmp65_adelay1_acx5 in_50_6 )  ;
   - check_caps.and.pulse ( check__caps_aand_alatch CLK )  ( check__caps_aand_apulseG_aand Y )  ;
   - check_caps.and.Rd ( check__caps_aand_alatch D )  ( check__caps_aand_aand Y )  ;
   - check_caps.and.pulseG.i7.Y ( check__caps_aand_apulseG_ai8 A )  ( check__caps_aand_apulseG_ai7 Y )  ;
   - check_caps.and.pulseG.i8.Y ( check__caps_aand_apulseG_ai8 Y )  ( check__caps_aand_apulseG_ai9 A )  ;
   - check_caps.and.pulseG.sig_inv ( check__caps_aand_apulseG_ai Y )  ( check__caps_aand_apulseG_anor B )  ;
   - check_caps.and.pulseG.sgn ( check__caps_aand_apulseG_aand A )  ( check__caps_aand_apulseG_anor Y )  ( check__caps_aand_apulseG_ai1 A )  ;
   - check_caps.and.pulseG.i9.Y ( check__caps_aand_apulseG_aand B )  ( check__caps_aand_apulseG_ai9 Y )  ;
   - check_caps.and.pulseG.i3.Y ( check__caps_aand_apulseG_ai4 A )  ( check__caps_aand_apulseG_ai3 Y )  ;
   - check_caps.and.pulseG.i4.Y ( check__caps_aand_apulseG_ai4 Y )  ( check__caps_aand_apulseG_ai5 A )  ;
   - check_caps.and.pulseG.i6.Y ( check__caps_aand_apulseG_ai7 A )  ( check__caps_aand_apulseG_ai6 Y )  ;
   - check_caps.and.pulseG.i5.Y ( check__caps_aand_apulseG_ai6 A )  ( check__caps_aand_apulseG_ai5 Y )  ;
   - check_caps.and.pulseG.i2.Y ( check__caps_aand_apulseG_ai3 A )  ( check__caps_aand_apulseG_ai2 Y )  ;
   - check_caps.and.pulseG.i1.Y ( check__caps_aand_apulseG_ai2 A )  ( check__caps_aand_apulseG_ai1 Y )  ;
   - check_caps.and.elem_c._Reset ( check__caps_aand_aelem__c_aa1 A )  ( check__caps_aand_aelem__c_ai1 Y )  ( check__caps_aand_aelem__c_aa2 A )  ;
   - check_caps.and.elem_c.a1.Y ( check__caps_aand_aelem__c_aa1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.and.elem_c.n1.Y ( check__caps_aand_aelem__c_an1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_caps.and.elem_c.a2.Y ( check__caps_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__caps_aand_aelem__c_aa2 Y )  ;
   - check_caps.and.elem_c.delay.cx5.out ( check__caps_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx5 out )  ;
   - check_caps.and.elem_c.delay.cx6.out ( check__caps_aand_aelem__c_adelay_acx6 out )  ( check__caps_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx0.out ( check__caps_aand_aelem__c_adelay_acx0 out )  ( check__caps_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx1.out ( check__caps_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx1 out )  ;
   - check_caps.and.elem_c.delay.cx2.out ( check__caps_aand_aelem__c_adelay_acx2 out )  ( check__caps_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx3.out ( check__caps_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx3 out )  ;
   - check_caps.and.elem_c.delay.cx4.out ( check__caps_aand_aelem__c_adelay_acx4 out )  ( check__caps_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.and.elem_c.c1.cx0.out ( check__caps_aand_aelem__c_ac1_acx0 out )  ( check__caps_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cmp91.tmp_Rr1 ( check__caps_acmp91_adelay2_acx0 in_50_6 )  ( check__caps_acmp91_adelay1_acx7 out )  ;
   - check_caps.cmp91.tmp_Rr2 ( check__caps_acmp91_adelay2_acx7 out )  ( check__caps_acmp91_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp91.tmp_Ra ( check__caps_acmp91_ainv__r A )  ( check__caps_acmp91_anor Y )  ;
   - check_caps.cmp91.inv_r.Y ( check__caps_acmp91_ainv__r Y )  ( check__caps_acmp91_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp[1] ( check__caps_acmp91_ainv__l2 Y )  ( check__caps_acmp91_aor__l2 B )  ;
   - check_caps.cmp91.pulse ( check__caps_acmp91_apulseG_aand Y )  ( check__caps_acmp91_al1_50_6 CLK )  ( check__caps_acmp91_al1_51_6 CLK ) 
 ( check__caps_acmp91_al1_52_6 CLK )  ( check__caps_acmp91_al1_53_6 CLK )  ( check__caps_acmp91_al1_54_6 CLK )  ( check__caps_acmp91_al1_55_6 CLK ) 
 ( check__caps_acmp91_al1_56_6 CLK )  ( check__caps_acmp91_al1_57_6 CLK )  ( check__caps_acmp91_al2_50_6 CLK )  ( check__caps_acmp91_al2_51_6 CLK ) 
 ( check__caps_acmp91_al2_52_6 CLK )  ( check__caps_acmp91_al2_53_6 CLK )  ( check__caps_acmp91_al2_54_6 CLK )  ( check__caps_acmp91_al2_55_6 CLK ) 
 ( check__caps_acmp91_al2_56_6 CLK )  ( check__caps_acmp91_al2_57_6 CLK )  ;
   - check_caps.cmp91.in1[0] ( check__caps_acmp91_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_50_6 Q )  ;
   - check_caps.cmp91.in2[0] ( check__caps_acmp91_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_50_6 Q )  ;
   - check_caps.cmp91.cin0 ( check__caps_acmp91_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp91_atoGND Y )  ;
   - check_caps.cmp91.cout[0] ( check__caps_acmp91_aadd_50_6_acx1 out )  ( check__caps_acmp91_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[0] ( check__caps_acmp91_aadd_50_6_acx3 out )  ;
   - check_caps.cmp91.in1[1] ( check__caps_acmp91_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_51_6 Q )  ;
   - check_caps.cmp91.in2[1] ( check__caps_acmp91_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_51_6 Q )  ;
   - check_caps.cmp91.cout[1] ( check__caps_acmp91_aadd_51_6_acx1 out )  ( check__caps_acmp91_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[1] ( check__caps_acmp91_aadd_51_6_acx3 out )  ;
   - check_caps.cmp91.in1[2] ( check__caps_acmp91_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_52_6 Q )  ;
   - check_caps.cmp91.in2[2] ( check__caps_acmp91_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_52_6 Q )  ;
   - check_caps.cmp91.cout[2] ( check__caps_acmp91_aadd_52_6_acx1 out )  ( check__caps_acmp91_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[2] ( check__caps_acmp91_aadd_52_6_acx3 out )  ;
   - check_caps.cmp91.in1[3] ( check__caps_acmp91_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_53_6 Q )  ;
   - check_caps.cmp91.in2[3] ( check__caps_acmp91_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_53_6 Q )  ;
   - check_caps.cmp91.cout[3] ( check__caps_acmp91_aadd_53_6_acx1 out )  ( check__caps_acmp91_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[3] ( check__caps_acmp91_aadd_53_6_acx3 out )  ;
   - check_caps.cmp91.in1[4] ( check__caps_acmp91_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_54_6 Q )  ;
   - check_caps.cmp91.in2[4] ( check__caps_acmp91_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_54_6 Q )  ;
   - check_caps.cmp91.cout[4] ( check__caps_acmp91_aadd_54_6_acx1 out )  ( check__caps_acmp91_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[4] ( check__caps_acmp91_aadd_54_6_acx3 out )  ;
   - check_caps.cmp91.in1[5] ( check__caps_acmp91_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_55_6 Q )  ;
   - check_caps.cmp91.in2[5] ( check__caps_acmp91_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_55_6 Q )  ;
   - check_caps.cmp91.cout[5] ( check__caps_acmp91_aadd_55_6_acx1 out )  ( check__caps_acmp91_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[5] ( check__caps_acmp91_aadd_55_6_acx3 out )  ;
   - check_caps.cmp91.in1[6] ( check__caps_acmp91_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_56_6 Q )  ;
   - check_caps.cmp91.in2[6] ( check__caps_acmp91_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_56_6 Q )  ;
   - check_caps.cmp91.cout[6] ( check__caps_acmp91_aadd_56_6_acx1 out )  ( check__caps_acmp91_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[6] ( check__caps_acmp91_aadd_56_6_acx3 out )  ;
   - check_caps.cmp91.in1[7] ( check__caps_acmp91_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_57_6 Q )  ;
   - check_caps.cmp91.in2[7] ( check__caps_acmp91_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_57_6 Q )  ;
   - check_caps.cmp91.cout[7] ( check__caps_acmp91_aadd_57_6_acx1 out )  ;
   - check_caps.cmp91.tmp[0] ( check__caps_acmp91_ainv__l1 Y )  ( check__caps_acmp91_aor__l1 B )  ;
   - check_caps.cmp91.or_l1.Y ( check__caps_acmp91_aor__l1 Y )  ( check__caps_acmp91_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp91.or_l2.Y ( check__caps_acmp91_aor__l2 Y )  ( check__caps_acmp91_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp91.delay2.cx5.out ( check__caps_acmp91_adelay2_acx6 in_50_6 )  ( check__caps_acmp91_adelay2_acx5 out )  ;
   - check_caps.cmp91.delay2.cx6.out ( check__caps_acmp91_adelay2_acx6 out )  ( check__caps_acmp91_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx0.out ( check__caps_acmp91_adelay2_acx0 out )  ( check__caps_acmp91_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx1.out ( check__caps_acmp91_adelay2_acx2 in_50_6 )  ( check__caps_acmp91_adelay2_acx1 out )  ;
   - check_caps.cmp91.delay2.cx2.out ( check__caps_acmp91_adelay2_acx2 out )  ( check__caps_acmp91_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx3.out ( check__caps_acmp91_adelay2_acx4 in_50_6 )  ( check__caps_acmp91_adelay2_acx3 out )  ;
   - check_caps.cmp91.delay2.cx4.out ( check__caps_acmp91_adelay2_acx4 out )  ( check__caps_acmp91_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp91.pulseG.i7.Y ( check__caps_acmp91_apulseG_ai8 A )  ( check__caps_acmp91_apulseG_ai7 Y )  ;
   - check_caps.cmp91.pulseG.i8.Y ( check__caps_acmp91_apulseG_ai8 Y )  ( check__caps_acmp91_apulseG_ai9 A )  ;
   - check_caps.cmp91.pulseG.sig_inv ( check__caps_acmp91_apulseG_ai Y )  ( check__caps_acmp91_apulseG_anor B )  ;
   - check_caps.cmp91.pulseG.sgn ( check__caps_acmp91_apulseG_aand A )  ( check__caps_acmp91_apulseG_anor Y )  ( check__caps_acmp91_apulseG_ai1 A )  ;
   - check_caps.cmp91.pulseG.i9.Y ( check__caps_acmp91_apulseG_aand B )  ( check__caps_acmp91_apulseG_ai9 Y )  ;
   - check_caps.cmp91.pulseG.i3.Y ( check__caps_acmp91_apulseG_ai4 A )  ( check__caps_acmp91_apulseG_ai3 Y )  ;
   - check_caps.cmp91.pulseG.i4.Y ( check__caps_acmp91_apulseG_ai4 Y )  ( check__caps_acmp91_apulseG_ai5 A )  ;
   - check_caps.cmp91.pulseG.i6.Y ( check__caps_acmp91_apulseG_ai7 A )  ( check__caps_acmp91_apulseG_ai6 Y )  ;
   - check_caps.cmp91.pulseG.i5.Y ( check__caps_acmp91_apulseG_ai6 A )  ( check__caps_acmp91_apulseG_ai5 Y )  ;
   - check_caps.cmp91.pulseG.i2.Y ( check__caps_acmp91_apulseG_ai3 A )  ( check__caps_acmp91_apulseG_ai2 Y )  ;
   - check_caps.cmp91.pulseG.i1.Y ( check__caps_acmp91_apulseG_ai2 A )  ( check__caps_acmp91_apulseG_ai1 Y )  ;
   - check_caps.cmp91.add[0]._YC ( check__caps_acmp91_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_50_6_acx0 out )  ( check__caps_acmp91_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[0]._YS ( check__caps_acmp91_aadd_50_6_acx2 out )  ( check__caps_acmp91_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YC ( check__caps_acmp91_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_51_6_acx0 out )  ( check__caps_acmp91_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YS ( check__caps_acmp91_aadd_51_6_acx2 out )  ( check__caps_acmp91_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YC ( check__caps_acmp91_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_52_6_acx0 out )  ( check__caps_acmp91_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YS ( check__caps_acmp91_aadd_52_6_acx2 out )  ( check__caps_acmp91_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YC ( check__caps_acmp91_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_53_6_acx0 out )  ( check__caps_acmp91_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YS ( check__caps_acmp91_aadd_53_6_acx2 out )  ( check__caps_acmp91_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YC ( check__caps_acmp91_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_54_6_acx0 out )  ( check__caps_acmp91_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YS ( check__caps_acmp91_aadd_54_6_acx2 out )  ( check__caps_acmp91_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YC ( check__caps_acmp91_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_55_6_acx0 out )  ( check__caps_acmp91_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YS ( check__caps_acmp91_aadd_55_6_acx2 out )  ( check__caps_acmp91_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YC ( check__caps_acmp91_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_56_6_acx0 out )  ( check__caps_acmp91_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YS ( check__caps_acmp91_aadd_56_6_acx2 out )  ( check__caps_acmp91_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YC ( check__caps_acmp91_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_57_6_acx0 out )  ( check__caps_acmp91_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YS ( check__caps_acmp91_aadd_57_6_acx2 out )  ( check__caps_acmp91_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx5.out ( check__caps_acmp91_adelay3_acx6 in_50_6 )  ( check__caps_acmp91_adelay3_acx5 out )  ;
   - check_caps.cmp91.delay3.cx6.out ( check__caps_acmp91_adelay3_acx6 out )  ( check__caps_acmp91_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx0.out ( check__caps_acmp91_adelay3_acx0 out )  ( check__caps_acmp91_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx1.out ( check__caps_acmp91_adelay3_acx2 in_50_6 )  ( check__caps_acmp91_adelay3_acx1 out )  ;
   - check_caps.cmp91.delay3.cx2.out ( check__caps_acmp91_adelay3_acx2 out )  ( check__caps_acmp91_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx3.out ( check__caps_acmp91_adelay3_acx4 in_50_6 )  ( check__caps_acmp91_adelay3_acx3 out )  ;
   - check_caps.cmp91.delay3.cx4.out ( check__caps_acmp91_adelay3_acx4 out )  ( check__caps_acmp91_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx5.out ( check__caps_acmp91_adelay1_acx6 in_50_6 )  ( check__caps_acmp91_adelay1_acx5 out )  ;
   - check_caps.cmp91.delay1.cx6.out ( check__caps_acmp91_adelay1_acx6 out )  ( check__caps_acmp91_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx0.out ( check__caps_acmp91_adelay1_acx0 out )  ( check__caps_acmp91_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx1.out ( check__caps_acmp91_adelay1_acx2 in_50_6 )  ( check__caps_acmp91_adelay1_acx1 out )  ;
   - check_caps.cmp91.delay1.cx2.out ( check__caps_acmp91_adelay1_acx2 out )  ( check__caps_acmp91_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx3.out ( check__caps_acmp91_adelay1_acx4 in_50_6 )  ( check__caps_acmp91_adelay1_acx3 out )  ;
   - check_caps.cmp91.delay1.cx4.out ( check__caps_acmp91_adelay1_acx4 out )  ( check__caps_acmp91_adelay1_acx5 in_50_6 )  ;
   - check_caps.inv.pulse ( check__caps_ainv_alatch CLK )  ( check__caps_ainv_apulseG_aand Y )  ;
   - check_caps.inv.Rd ( check__caps_ainv_alatch D )  ( check__caps_ainv_ain Y )  ;
   - check_caps.inv.pulseG.i7.Y ( check__caps_ainv_apulseG_ai8 A )  ( check__caps_ainv_apulseG_ai7 Y )  ;
   - check_caps.inv.pulseG.i8.Y ( check__caps_ainv_apulseG_ai8 Y )  ( check__caps_ainv_apulseG_ai9 A )  ;
   - check_caps.inv.pulseG.sig_inv ( check__caps_ainv_apulseG_ai Y )  ( check__caps_ainv_apulseG_anor B )  ;
   - check_caps.inv.pulseG.sgn ( check__caps_ainv_apulseG_aand A )  ( check__caps_ainv_apulseG_anor Y )  ( check__caps_ainv_apulseG_ai1 A )  ;
   - check_caps.inv.pulseG.i9.Y ( check__caps_ainv_apulseG_aand B )  ( check__caps_ainv_apulseG_ai9 Y )  ;
   - check_caps.inv.pulseG.i3.Y ( check__caps_ainv_apulseG_ai4 A )  ( check__caps_ainv_apulseG_ai3 Y )  ;
   - check_caps.inv.pulseG.i4.Y ( check__caps_ainv_apulseG_ai4 Y )  ( check__caps_ainv_apulseG_ai5 A )  ;
   - check_caps.inv.pulseG.i6.Y ( check__caps_ainv_apulseG_ai7 A )  ( check__caps_ainv_apulseG_ai6 Y )  ;
   - check_caps.inv.pulseG.i5.Y ( check__caps_ainv_apulseG_ai6 A )  ( check__caps_ainv_apulseG_ai5 Y )  ;
   - check_caps.inv.pulseG.i2.Y ( check__caps_ainv_apulseG_ai3 A )  ( check__caps_ainv_apulseG_ai2 Y )  ;
   - check_caps.inv.pulseG.i1.Y ( check__caps_ainv_apulseG_ai2 A )  ( check__caps_ainv_apulseG_ai1 Y )  ;
   - check_caps.inv.elem_c._Reset ( check__caps_ainv_aelem__c_aa1 A )  ( check__caps_ainv_aelem__c_ai1 Y )  ;
   - check_caps.inv.elem_c.a1.Y ( check__caps_ainv_aelem__c_aa1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.inv.elem_c.n1.Y ( check__caps_ainv_aelem__c_an1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_caps.inv.elem_c.delay.cx5.out ( check__caps_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx5 out )  ;
   - check_caps.inv.elem_c.delay.cx6.out ( check__caps_ainv_aelem__c_adelay_acx6 out )  ( check__caps_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx0.out ( check__caps_ainv_aelem__c_adelay_acx0 out )  ( check__caps_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx1.out ( check__caps_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx1 out )  ;
   - check_caps.inv.elem_c.delay.cx2.out ( check__caps_ainv_aelem__c_adelay_acx2 out )  ( check__caps_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx3.out ( check__caps_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx3 out )  ;
   - check_caps.inv.elem_c.delay.cx4.out ( check__caps_ainv_aelem__c_adelay_acx4 out )  ( check__caps_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.inv.elem_c.c1.cx0.out ( check__caps_ainv_aelem__c_ac1_acx0 out )  ( check__caps_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cp.pulse ( check__caps_acp_apulseG_aand Y )  ( check__caps_acp_al_50_6 CLK )  ( check__caps_acp_al_51_6 CLK ) 
 ( check__caps_acp_al_52_6 CLK )  ( check__caps_acp_al_53_6 CLK )  ( check__caps_acp_al_54_6 CLK )  ( check__caps_acp_al_55_6 CLK ) 
 ( check__caps_acp_al_56_6 CLK )  ( check__caps_acp_al_57_6 CLK )  ;
   - check_caps.cp.tmp[0] ( check__caps_acp_aor__1 B )  ( check__caps_acp_ainv__3 Y )  ;
   - check_caps.cp.or_1.Y ( check__caps_acp_aor__1 Y )  ( check__caps_acp_acelem_acx0 in_50_6 )  ;
   - check_caps.cp.tmp[1] ( check__caps_acp_ainv__1 A )  ( check__caps_acp_anor__2 Y )  ;
   - check_caps.cp.inv_1.Y ( check__caps_acp_ainv__1 Y )  ( check__caps_acp_acelem_acx0 in_51_6 )  ;
   - check_caps.cp.tmp[2] ( check__caps_acp_ainv__2 A )  ( check__caps_acp_anor__3 Y )  ;
   - check_caps.cp.inv_2.Y ( check__caps_acp_ainv__2 Y )  ( check__caps_acp_acelem_acx0 in_52_6 )  ;
   - check_caps.cp.pulseG.i7.Y ( check__caps_acp_apulseG_ai8 A )  ( check__caps_acp_apulseG_ai7 Y )  ;
   - check_caps.cp.pulseG.i8.Y ( check__caps_acp_apulseG_ai8 Y )  ( check__caps_acp_apulseG_ai9 A )  ;
   - check_caps.cp.pulseG.sig_inv ( check__caps_acp_apulseG_ai Y )  ( check__caps_acp_apulseG_anor B )  ;
   - check_caps.cp.pulseG.sgn ( check__caps_acp_apulseG_aand A )  ( check__caps_acp_apulseG_anor Y )  ( check__caps_acp_apulseG_ai1 A )  ;
   - check_caps.cp.pulseG.i9.Y ( check__caps_acp_apulseG_aand B )  ( check__caps_acp_apulseG_ai9 Y )  ;
   - check_caps.cp.pulseG.i3.Y ( check__caps_acp_apulseG_ai4 A )  ( check__caps_acp_apulseG_ai3 Y )  ;
   - check_caps.cp.pulseG.i4.Y ( check__caps_acp_apulseG_ai4 Y )  ( check__caps_acp_apulseG_ai5 A )  ;
   - check_caps.cp.pulseG.i6.Y ( check__caps_acp_apulseG_ai7 A )  ( check__caps_acp_apulseG_ai6 Y )  ;
   - check_caps.cp.pulseG.i5.Y ( check__caps_acp_apulseG_ai6 A )  ( check__caps_acp_apulseG_ai5 Y )  ;
   - check_caps.cp.pulseG.i2.Y ( check__caps_acp_apulseG_ai3 A )  ( check__caps_acp_apulseG_ai2 Y )  ;
   - check_caps.cp.pulseG.i1.Y ( check__caps_acp_apulseG_ai2 A )  ( check__caps_acp_apulseG_ai1 Y )  ;
   - check_caps.cp.delay1.cx5.out ( check__caps_acp_adelay1_acx6 in_50_6 )  ( check__caps_acp_adelay1_acx5 out )  ;
   - check_caps.cp.delay1.cx6.out ( check__caps_acp_adelay1_acx6 out )  ( check__caps_acp_adelay1_acx7 in_50_6 )  ;
   - check_caps.cp.delay1.cx0.out ( check__caps_acp_adelay1_acx0 out )  ( check__caps_acp_adelay1_acx1 in_50_6 )  ;
   - check_caps.cp.delay1.cx1.out ( check__caps_acp_adelay1_acx2 in_50_6 )  ( check__caps_acp_adelay1_acx1 out )  ;
   - check_caps.cp.delay1.cx2.out ( check__caps_acp_adelay1_acx2 out )  ( check__caps_acp_adelay1_acx3 in_50_6 )  ;
   - check_caps.cp.delay1.cx3.out ( check__caps_acp_adelay1_acx4 in_50_6 )  ( check__caps_acp_adelay1_acx3 out )  ;
   - check_caps.cp.delay1.cx4.out ( check__caps_acp_adelay1_acx4 out )  ( check__caps_acp_adelay1_acx5 in_50_6 )  ;
   - shift_split.tmpRr ( shift__split_adelay2_acx0 in_50_6 )  ( shift__split_adelay1_acx7 out )  ;
   - shift_split.outRequest ( shift__split_adelay2_acx7 out )  ( shift__split_aand2 A )  ( shift__split_aand1 A )  ;
   - shift_split.pulse ( shift__split_apulseG_aand Y )  ( shift__split_acontrolLatch CLK )  ( shift__split_al_50_6 CLK ) 
 ( shift__split_al_51_6 CLK )  ( shift__split_al_52_6 CLK )  ( shift__split_al_53_6 CLK )  ( shift__split_al_54_6 CLK ) 
 ( shift__split_al_55_6 CLK )  ( shift__split_al_56_6 CLK )  ( shift__split_al_57_6 CLK )  ;
   - shift_split.tmp ( shift__split_ainv__r A )  ( shift__split_anor__R Y )  ;
   - shift_split.inv_r.Y ( shift__split_ainv__r Y )  ( shift__split_acelem_acx0 in_52_6 )  ;
   - shift_split.LrTemp ( shift__split_ainv__l Y )  ( shift__split_aor1 B )  ;
   - shift_split.or1.Y ( shift__split_aor1 Y )  ( shift__split_acelem_acx0 in_50_6 )  ;
   - shift_split.controlOut ( shift__split_ainv__ctr A )  ( shift__split_acontrolLatch Q )  ( shift__split_aand1 B )  ;
   - shift_split.ctrlOut_inv ( shift__split_ainv__ctr Y )  ( shift__split_aand2 B )  ;
   - shift_split.RaTemp ( shift__split_anor__R B )  ( shift__split_aor Y )  ;
   - shift_split.CrTemp ( shift__split_aor2 B )  ( shift__split_ainv__c Y )  ;
   - shift_split.or2.Y ( shift__split_aor2 Y )  ( shift__split_acelem_acx0 in_51_6 )  ;
   - shift_split.delay2.cx5.out ( shift__split_adelay2_acx6 in_50_6 )  ( shift__split_adelay2_acx5 out )  ;
   - shift_split.delay2.cx6.out ( shift__split_adelay2_acx6 out )  ( shift__split_adelay2_acx7 in_50_6 )  ;
   - shift_split.delay2.cx0.out ( shift__split_adelay2_acx0 out )  ( shift__split_adelay2_acx1 in_50_6 )  ;
   - shift_split.delay2.cx1.out ( shift__split_adelay2_acx2 in_50_6 )  ( shift__split_adelay2_acx1 out )  ;
   - shift_split.delay2.cx2.out ( shift__split_adelay2_acx2 out )  ( shift__split_adelay2_acx3 in_50_6 )  ;
   - shift_split.delay2.cx3.out ( shift__split_adelay2_acx4 in_50_6 )  ( shift__split_adelay2_acx3 out )  ;
   - shift_split.delay2.cx4.out ( shift__split_adelay2_acx4 out )  ( shift__split_adelay2_acx5 in_50_6 )  ;
   - shift_split.pulseG.i7.Y ( shift__split_apulseG_ai8 A )  ( shift__split_apulseG_ai7 Y )  ;
   - shift_split.pulseG.i8.Y ( shift__split_apulseG_ai8 Y )  ( shift__split_apulseG_ai9 A )  ;
   - shift_split.pulseG.sig_inv ( shift__split_apulseG_ai Y )  ( shift__split_apulseG_anor B )  ;
   - shift_split.pulseG.sgn ( shift__split_apulseG_aand A )  ( shift__split_apulseG_anor Y )  ( shift__split_apulseG_ai1 A )  ;
   - shift_split.pulseG.i9.Y ( shift__split_apulseG_aand B )  ( shift__split_apulseG_ai9 Y )  ;
   - shift_split.pulseG.i3.Y ( shift__split_apulseG_ai4 A )  ( shift__split_apulseG_ai3 Y )  ;
   - shift_split.pulseG.i4.Y ( shift__split_apulseG_ai4 Y )  ( shift__split_apulseG_ai5 A )  ;
   - shift_split.pulseG.i6.Y ( shift__split_apulseG_ai7 A )  ( shift__split_apulseG_ai6 Y )  ;
   - shift_split.pulseG.i5.Y ( shift__split_apulseG_ai6 A )  ( shift__split_apulseG_ai5 Y )  ;
   - shift_split.pulseG.i2.Y ( shift__split_apulseG_ai3 A )  ( shift__split_apulseG_ai2 Y )  ;
   - shift_split.pulseG.i1.Y ( shift__split_apulseG_ai2 A )  ( shift__split_apulseG_ai1 Y )  ;
   - shift_split.delay1.cx5.out ( shift__split_adelay1_acx6 in_50_6 )  ( shift__split_adelay1_acx5 out )  ;
   - shift_split.delay1.cx6.out ( shift__split_adelay1_acx6 out )  ( shift__split_adelay1_acx7 in_50_6 )  ;
   - shift_split.delay1.cx0.out ( shift__split_adelay1_acx0 out )  ( shift__split_adelay1_acx1 in_50_6 )  ;
   - shift_split.delay1.cx1.out ( shift__split_adelay1_acx2 in_50_6 )  ( shift__split_adelay1_acx1 out )  ;
   - shift_split.delay1.cx2.out ( shift__split_adelay1_acx2 out )  ( shift__split_adelay1_acx3 in_50_6 )  ;
   - shift_split.delay1.cx3.out ( shift__split_adelay1_acx4 in_50_6 )  ( shift__split_adelay1_acx3 out )  ;
   - shift_split.delay1.cx4.out ( shift__split_adelay1_acx4 out )  ( shift__split_adelay1_acx5 in_50_6 )  ;
   - copy_P.pulse ( copy__P_apulseG_aand Y )  ( copy__P_al_50_6 CLK )  ( copy__P_al_51_6 CLK ) 
 ( copy__P_al_52_6 CLK )  ( copy__P_al_53_6 CLK )  ( copy__P_al_54_6 CLK )  ( copy__P_al_55_6 CLK ) 
 ( copy__P_al_56_6 CLK )  ( copy__P_al_57_6 CLK )  ;
   - copy_P.tmp[0] ( copy__P_aor__1 B )  ( copy__P_ainv__3 Y )  ;
   - copy_P.or_1.Y ( copy__P_aor__1 Y )  ( copy__P_acelem_acx0 in_50_6 )  ;
   - copy_P.tmp[1] ( copy__P_ainv__1 A )  ( copy__P_anor__2 Y )  ;
   - copy_P.inv_1.Y ( copy__P_ainv__1 Y )  ( copy__P_acelem_acx0 in_51_6 )  ;
   - copy_P.tmp[2] ( copy__P_ainv__2 A )  ( copy__P_anor__3 Y )  ;
   - copy_P.inv_2.Y ( copy__P_ainv__2 Y )  ( copy__P_acelem_acx0 in_52_6 )  ;
   - copy_P.pulseG.i7.Y ( copy__P_apulseG_ai8 A )  ( copy__P_apulseG_ai7 Y )  ;
   - copy_P.pulseG.i8.Y ( copy__P_apulseG_ai8 Y )  ( copy__P_apulseG_ai9 A )  ;
   - copy_P.pulseG.sig_inv ( copy__P_apulseG_ai Y )  ( copy__P_apulseG_anor B )  ;
   - copy_P.pulseG.sgn ( copy__P_apulseG_aand A )  ( copy__P_apulseG_anor Y )  ( copy__P_apulseG_ai1 A )  ;
   - copy_P.pulseG.i9.Y ( copy__P_apulseG_aand B )  ( copy__P_apulseG_ai9 Y )  ;
   - copy_P.pulseG.i3.Y ( copy__P_apulseG_ai4 A )  ( copy__P_apulseG_ai3 Y )  ;
   - copy_P.pulseG.i4.Y ( copy__P_apulseG_ai4 Y )  ( copy__P_apulseG_ai5 A )  ;
   - copy_P.pulseG.i6.Y ( copy__P_apulseG_ai7 A )  ( copy__P_apulseG_ai6 Y )  ;
   - copy_P.pulseG.i5.Y ( copy__P_apulseG_ai6 A )  ( copy__P_apulseG_ai5 Y )  ;
   - copy_P.pulseG.i2.Y ( copy__P_apulseG_ai3 A )  ( copy__P_apulseG_ai2 Y )  ;
   - copy_P.pulseG.i1.Y ( copy__P_apulseG_ai2 A )  ( copy__P_apulseG_ai1 Y )  ;
   - copy_P.delay1.cx5.out ( copy__P_adelay1_acx6 in_50_6 )  ( copy__P_adelay1_acx5 out )  ;
   - copy_P.delay1.cx6.out ( copy__P_adelay1_acx6 out )  ( copy__P_adelay1_acx7 in_50_6 )  ;
   - copy_P.delay1.cx0.out ( copy__P_adelay1_acx0 out )  ( copy__P_adelay1_acx1 in_50_6 )  ;
   - copy_P.delay1.cx1.out ( copy__P_adelay1_acx2 in_50_6 )  ( copy__P_adelay1_acx1 out )  ;
   - copy_P.delay1.cx2.out ( copy__P_adelay1_acx2 out )  ( copy__P_adelay1_acx3 in_50_6 )  ;
   - copy_P.delay1.cx3.out ( copy__P_adelay1_acx4 in_50_6 )  ( copy__P_adelay1_acx3 out )  ;
   - copy_P.delay1.cx4.out ( copy__P_adelay1_acx4 out )  ( copy__P_adelay1_acx5 in_50_6 )  ;
   - copy_ctrl_shift.pulse ( copy__ctrl__shift_apulseG_aand Y )  ( copy__ctrl__shift_al_50_6 CLK )  ;
   - copy_ctrl_shift.tmp[0] ( copy__ctrl__shift_aor__1 B )  ( copy__ctrl__shift_ainv__3 Y )  ;
   - copy_ctrl_shift.or_1.Y ( copy__ctrl__shift_aor__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift.tmp[1] ( copy__ctrl__shift_ainv__1 A )  ( copy__ctrl__shift_anor__2 Y )  ;
   - copy_ctrl_shift.inv_1.Y ( copy__ctrl__shift_ainv__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift.tmp[2] ( copy__ctrl__shift_ainv__2 A )  ( copy__ctrl__shift_anor__3 Y )  ;
   - copy_ctrl_shift.inv_2.Y ( copy__ctrl__shift_ainv__2 Y )  ( copy__ctrl__shift_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift.pulseG.i7.Y ( copy__ctrl__shift_apulseG_ai8 A )  ( copy__ctrl__shift_apulseG_ai7 Y )  ;
   - copy_ctrl_shift.pulseG.i8.Y ( copy__ctrl__shift_apulseG_ai8 Y )  ( copy__ctrl__shift_apulseG_ai9 A )  ;
   - copy_ctrl_shift.pulseG.sig_inv ( copy__ctrl__shift_apulseG_ai Y )  ( copy__ctrl__shift_apulseG_anor B )  ;
   - copy_ctrl_shift.pulseG.sgn ( copy__ctrl__shift_apulseG_aand A )  ( copy__ctrl__shift_apulseG_anor Y )  ( copy__ctrl__shift_apulseG_ai1 A )  ;
   - copy_ctrl_shift.pulseG.i9.Y ( copy__ctrl__shift_apulseG_aand B )  ( copy__ctrl__shift_apulseG_ai9 Y )  ;
   - copy_ctrl_shift.pulseG.i3.Y ( copy__ctrl__shift_apulseG_ai4 A )  ( copy__ctrl__shift_apulseG_ai3 Y )  ;
   - copy_ctrl_shift.pulseG.i4.Y ( copy__ctrl__shift_apulseG_ai4 Y )  ( copy__ctrl__shift_apulseG_ai5 A )  ;
   - copy_ctrl_shift.pulseG.i6.Y ( copy__ctrl__shift_apulseG_ai7 A )  ( copy__ctrl__shift_apulseG_ai6 Y )  ;
   - copy_ctrl_shift.pulseG.i5.Y ( copy__ctrl__shift_apulseG_ai6 A )  ( copy__ctrl__shift_apulseG_ai5 Y )  ;
   - copy_ctrl_shift.pulseG.i2.Y ( copy__ctrl__shift_apulseG_ai3 A )  ( copy__ctrl__shift_apulseG_ai2 Y )  ;
   - copy_ctrl_shift.pulseG.i1.Y ( copy__ctrl__shift_apulseG_ai2 A )  ( copy__ctrl__shift_apulseG_ai1 Y )  ;
   - copy_ctrl_shift.delay1.cx5.out ( copy__ctrl__shift_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift_adelay1_acx5 out )  ;
   - copy_ctrl_shift.delay1.cx6.out ( copy__ctrl__shift_adelay1_acx6 out )  ( copy__ctrl__shift_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx0.out ( copy__ctrl__shift_adelay1_acx0 out )  ( copy__ctrl__shift_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx1.out ( copy__ctrl__shift_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift_adelay1_acx1 out )  ;
   - copy_ctrl_shift.delay1.cx2.out ( copy__ctrl__shift_adelay1_acx2 out )  ( copy__ctrl__shift_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx3.out ( copy__ctrl__shift_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift_adelay1_acx3 out )  ;
   - copy_ctrl_shift.delay1.cx4.out ( copy__ctrl__shift_adelay1_acx4 out )  ( copy__ctrl__shift_adelay1_acx5 in_50_6 )  ;
   - shft.compOut.d[0] ( shft_acomps_al_50_6 D )  ( shft_acomp_aadd_57_6_acx3 out )  ;
   - shft.compOut.r ( shft_acomps_ainv__3 A )  ( shft_acomp_adelay3_acx7 out )  ;
   - shft.compOut.a ( shft_acomps_apulseG_ai A )  ( shft_acomps_adelay1_acx0 in_50_6 )  ( shft_acomps_acelem_acx0 out ) 
 ( shft_acomp_anor B )  ;
   - shft.comp1.d[0] ( shft_acomps_al_50_6 Q )  ( shft_amerge_amux_50_6 S )  ( shft_amerge_amux_51_6 S ) 
 ( shft_amerge_amux_52_6 S )  ( shft_amerge_amux_53_6 S )  ( shft_amerge_amux_54_6 S )  ( shft_amerge_amux_55_6 S ) 
 ( shft_amerge_amux_56_6 S )  ( shft_amerge_amux_57_6 S )  ( shft_amerge_ainv1__Cd A )  ( shft_amerge_aand1 A ) 
 ( shft_asplit_acontrolLatch D )  ;
   - shft.comp1.r ( shft_acomps_adelay1_acx7 out )  ( shft_amerge_adelay1_acx0 in_50_6 )  ( shft_asplit_ainv__c A )  ;
   - shft.comp1.a ( shft_acomps_anor__2 B )  ( shft_asplit_apulseG_ai A )  ( shft_asplit_adelay1_acx0 in_50_6 ) 
 ( shft_asplit_acelem_acx0 out )  ( shft_asums_anor__3 B )  ;
   - shft.comp2.a ( shft_acomps_anor__3 B )  ( shft_amerge_adelay2_acx0 in_50_6 )  ( shft_amerge_apulseG_ai A ) 
 ( shft_amerge_aor Y )  ;
   - shft.Sum.d[0] ( shft_aadd__key_aadd_50_6_acx3 out )  ( shft_asums_al_50_6 D )  ;
   - shft.Sum.d[1] ( shft_aadd__key_aadd_51_6_acx3 out )  ( shft_asums_al_51_6 D )  ;
   - shft.Sum.d[2] ( shft_aadd__key_aadd_52_6_acx3 out )  ( shft_asums_al_52_6 D )  ;
   - shft.Sum.d[3] ( shft_aadd__key_aadd_53_6_acx3 out )  ( shft_asums_al_53_6 D )  ;
   - shft.Sum.d[4] ( shft_aadd__key_aadd_54_6_acx3 out )  ( shft_asums_al_54_6 D )  ;
   - shft.Sum.d[5] ( shft_aadd__key_aadd_55_6_acx3 out )  ( shft_asums_al_55_6 D )  ;
   - shft.Sum.d[6] ( shft_aadd__key_aadd_56_6_acx3 out )  ( shft_asums_al_56_6 D )  ;
   - shft.Sum.d[7] ( shft_aadd__key_aadd_57_6_acx3 out )  ( shft_asums_al_57_6 D )  ;
   - shft.Sum.r ( shft_aadd__key_adelay2_acx7 out )  ( shft_asums_ainv__3 A )  ;
   - shft.Sum.a ( shft_aadd__key_anor B )  ( shft_asums_apulseG_ai A )  ( shft_asums_adelay1_acx0 in_50_6 ) 
 ( shft_asums_acelem_acx0 out )  ;
   - shft.subIn.d[0] ( shft_amerge_amux_50_6 A )  ( shft_asplit_al_50_6 Q )  ( shft_asub_al1_50_6 D )  ;
   - shft.subIn.d[1] ( shft_amerge_amux_51_6 A )  ( shft_asplit_al_51_6 Q )  ( shft_asub_al1_51_6 D )  ;
   - shft.subIn.d[2] ( shft_amerge_amux_52_6 A )  ( shft_asplit_al_52_6 Q )  ( shft_asub_al1_52_6 D )  ;
   - shft.subIn.d[3] ( shft_amerge_amux_53_6 A )  ( shft_asplit_al_53_6 Q )  ( shft_asub_al1_53_6 D )  ;
   - shft.subIn.d[4] ( shft_amerge_amux_54_6 A )  ( shft_asplit_al_54_6 Q )  ( shft_asub_al1_54_6 D )  ;
   - shft.subIn.d[5] ( shft_amerge_amux_55_6 A )  ( shft_asplit_al_55_6 Q )  ( shft_asub_al1_55_6 D )  ;
   - shft.subIn.d[6] ( shft_amerge_amux_56_6 A )  ( shft_asplit_al_56_6 Q )  ( shft_asub_al1_56_6 D )  ;
   - shft.subIn.d[7] ( shft_amerge_amux_57_6 A )  ( shft_asplit_al_57_6 Q )  ( shft_asub_al1_57_6 D )  ;
   - shft.toMux.r ( shft_amerge_ainv__L1 A )  ( shft_asplit_aand1 Y )  ;
   - shft.toMux.a ( shft_amerge_acelem1_acx0 out )  ( shft_amerge_aor A )  ( shft_asplit_aor A )  ;
   - shft.subOut.d[0] ( shft_amerge_amux_50_6 B )  ( shft_asub_aadd_50_6_acx3 out )  ;
   - shft.subOut.d[1] ( shft_amerge_amux_51_6 B )  ( shft_asub_aadd_51_6_acx3 out )  ;
   - shft.subOut.d[2] ( shft_amerge_amux_52_6 B )  ( shft_asub_aadd_52_6_acx3 out )  ;
   - shft.subOut.d[3] ( shft_amerge_amux_53_6 B )  ( shft_asub_aadd_53_6_acx3 out )  ;
   - shft.subOut.d[4] ( shft_amerge_amux_54_6 B )  ( shft_asub_aadd_54_6_acx3 out )  ;
   - shft.subOut.d[5] ( shft_amerge_amux_55_6 B )  ( shft_asub_aadd_55_6_acx3 out )  ;
   - shft.subOut.d[6] ( shft_amerge_amux_56_6 B )  ( shft_asub_aadd_56_6_acx3 out )  ;
   - shft.subOut.d[7] ( shft_amerge_amux_57_6 B )  ( shft_asub_aadd_57_6_acx3 out )  ;
   - shft.subOut.r ( shft_amerge_ainv__L2 A )  ( shft_asub_adelay2_acx7 out )  ;
   - shft.subOut.a ( shft_amerge_acelem2_acx0 out )  ( shft_amerge_aor B )  ( shft_asub_anor B )  ;
   - shft.compSum.d[0] ( shft_asplit_al_50_6 D )  ( shft_asums_al_50_6 Q )  ( shft_acomp_al1_50_6 D )  ;
   - shft.compSum.d[1] ( shft_asplit_al_51_6 D )  ( shft_asums_al_51_6 Q )  ( shft_acomp_al1_51_6 D )  ;
   - shft.compSum.d[2] ( shft_asplit_al_52_6 D )  ( shft_asums_al_52_6 Q )  ( shft_acomp_al1_52_6 D )  ;
   - shft.compSum.d[3] ( shft_asplit_al_53_6 D )  ( shft_asums_al_53_6 Q )  ( shft_acomp_al1_53_6 D )  ;
   - shft.compSum.d[4] ( shft_asplit_al_54_6 D )  ( shft_asums_al_54_6 Q )  ( shft_acomp_al1_54_6 D )  ;
   - shft.compSum.d[5] ( shft_asplit_al_55_6 D )  ( shft_asums_al_55_6 Q )  ( shft_acomp_al1_55_6 D )  ;
   - shft.compSum.d[6] ( shft_asplit_al_56_6 D )  ( shft_asums_al_56_6 Q )  ( shft_acomp_al1_56_6 D )  ;
   - shft.compSum.d[7] ( shft_asplit_al_57_6 D )  ( shft_asums_al_57_6 Q )  ( shft_acomp_al1_57_6 D )  ;
   - shft.compSum.r ( shft_asplit_ainv__l A )  ( shft_asums_adelay1_acx7 out )  ( shft_acomp_ainv__l1 A )  ;
   - shft.subIn.r ( shft_asplit_aand2 Y )  ( shft_asub_ainv__l1 A )  ;
   - shft.subIn.a ( shft_asplit_aor B )  ( shft_asub_apulseG_ai A )  ( shft_asub_adelay1_acx0 in_50_6 ) 
 ( shft_asub_acelem_acx0 out )  ( shft_asrc2_anor B )  ;
   - shft.compSum.a ( shft_asums_anor__2 B )  ( shft_acomp_apulseG_ai A )  ( shft_acomp_adelay1_acx0 in_50_6 ) 
 ( shft_acomp_acelem_acx0 out )  ( shft_asrc1_anor B )  ;
   - shft.negSrc1.d[0] ( shft_acomp_al2_50_6 D )  ( shft_asrc1_asetGND0 Y )  ;
   - shft.negSrc1.d[1] ( shft_acomp_al2_51_6 D )  ( shft_asrc1_asetGND1 Y )  ;
   - shft.negSrc1.d[2] ( shft_acomp_al2_52_6 D )  ( shft_asrc1_asetGND2 Y )  ;
   - shft.negSrc1.d[3] ( shft_acomp_al2_53_6 D )  ( shft_asrc1_asetGND3 Y )  ;
   - shft.negSrc1.d[4] ( shft_acomp_al2_54_6 D )  ( shft_asrc1_asetGND4 Y )  ;
   - shft.negSrc1.d[5] ( shft_acomp_al2_55_6 D )  ( shft_asrc1_asetGND5 Y )  ;
   - shft.negSrc1.d[6] ( shft_acomp_al2_56_6 D )  ( shft_asrc1_asetGND6 Y )  ;
   - shft.negSrc1.d[7] ( shft_acomp_al2_57_6 D )  ( shft_asrc1_asetGND7 Y )  ;
   - shft.negSrc1.r ( shft_acomp_ainv__l2 A )  ( shft_asrc1_anor Y )  ;
   - shft.negSrc2.d[0] ( shft_asub_al2_50_6 D )  ( shft_asrc2_asetGND0 Y )  ;
   - shft.negSrc2.d[1] ( shft_asub_al2_51_6 D )  ( shft_asrc2_asetGND1 Y )  ;
   - shft.negSrc2.d[2] ( shft_asub_al2_52_6 D )  ( shft_asrc2_asetGND2 Y )  ;
   - shft.negSrc2.d[3] ( shft_asub_al2_53_6 D )  ( shft_asrc2_asetGND3 Y )  ;
   - shft.negSrc2.d[4] ( shft_asub_al2_54_6 D )  ( shft_asrc2_asetGND4 Y )  ;
   - shft.negSrc2.d[5] ( shft_asub_al2_55_6 D )  ( shft_asrc2_asetGND5 Y )  ;
   - shft.negSrc2.d[6] ( shft_asub_al2_56_6 D )  ( shft_asrc2_asetGND6 Y )  ;
   - shft.negSrc2.d[7] ( shft_asub_al2_57_6 D )  ( shft_asrc2_asetGND7 Y )  ;
   - shft.negSrc2.r ( shft_asub_ainv__l2 A )  ( shft_asrc2_anor Y )  ;
   - shft.comps.pulse ( shft_acomps_apulseG_aand Y )  ( shft_acomps_al_50_6 CLK )  ;
   - shft.comps.tmp[0] ( shft_acomps_aor__1 B )  ( shft_acomps_ainv__3 Y )  ;
   - shft.comps.or_1.Y ( shft_acomps_aor__1 Y )  ( shft_acomps_acelem_acx0 in_50_6 )  ;
   - shft.comps.tmp[1] ( shft_acomps_ainv__1 A )  ( shft_acomps_anor__2 Y )  ;
   - shft.comps.inv_1.Y ( shft_acomps_ainv__1 Y )  ( shft_acomps_acelem_acx0 in_51_6 )  ;
   - shft.comps.tmp[2] ( shft_acomps_ainv__2 A )  ( shft_acomps_anor__3 Y )  ;
   - shft.comps.inv_2.Y ( shft_acomps_ainv__2 Y )  ( shft_acomps_acelem_acx0 in_52_6 )  ;
   - shft.comps.pulseG.i7.Y ( shft_acomps_apulseG_ai8 A )  ( shft_acomps_apulseG_ai7 Y )  ;
   - shft.comps.pulseG.i8.Y ( shft_acomps_apulseG_ai8 Y )  ( shft_acomps_apulseG_ai9 A )  ;
   - shft.comps.pulseG.sig_inv ( shft_acomps_apulseG_ai Y )  ( shft_acomps_apulseG_anor B )  ;
   - shft.comps.pulseG.sgn ( shft_acomps_apulseG_aand A )  ( shft_acomps_apulseG_anor Y )  ( shft_acomps_apulseG_ai1 A )  ;
   - shft.comps.pulseG.i9.Y ( shft_acomps_apulseG_aand B )  ( shft_acomps_apulseG_ai9 Y )  ;
   - shft.comps.pulseG.i3.Y ( shft_acomps_apulseG_ai4 A )  ( shft_acomps_apulseG_ai3 Y )  ;
   - shft.comps.pulseG.i4.Y ( shft_acomps_apulseG_ai4 Y )  ( shft_acomps_apulseG_ai5 A )  ;
   - shft.comps.pulseG.i6.Y ( shft_acomps_apulseG_ai7 A )  ( shft_acomps_apulseG_ai6 Y )  ;
   - shft.comps.pulseG.i5.Y ( shft_acomps_apulseG_ai6 A )  ( shft_acomps_apulseG_ai5 Y )  ;
   - shft.comps.pulseG.i2.Y ( shft_acomps_apulseG_ai3 A )  ( shft_acomps_apulseG_ai2 Y )  ;
   - shft.comps.pulseG.i1.Y ( shft_acomps_apulseG_ai2 A )  ( shft_acomps_apulseG_ai1 Y )  ;
   - shft.comps.delay1.cx5.out ( shft_acomps_adelay1_acx6 in_50_6 )  ( shft_acomps_adelay1_acx5 out )  ;
   - shft.comps.delay1.cx6.out ( shft_acomps_adelay1_acx6 out )  ( shft_acomps_adelay1_acx7 in_50_6 )  ;
   - shft.comps.delay1.cx0.out ( shft_acomps_adelay1_acx0 out )  ( shft_acomps_adelay1_acx1 in_50_6 )  ;
   - shft.comps.delay1.cx1.out ( shft_acomps_adelay1_acx2 in_50_6 )  ( shft_acomps_adelay1_acx1 out )  ;
   - shft.comps.delay1.cx2.out ( shft_acomps_adelay1_acx2 out )  ( shft_acomps_adelay1_acx3 in_50_6 )  ;
   - shft.comps.delay1.cx3.out ( shft_acomps_adelay1_acx4 in_50_6 )  ( shft_acomps_adelay1_acx3 out )  ;
   - shft.comps.delay1.cx4.out ( shft_acomps_adelay1_acx4 out )  ( shft_acomps_adelay1_acx5 in_50_6 )  ;
   - shft.add_key.tmp_Rr ( shft_aadd__key_adelay2_acx0 in_50_6 )  ( shft_aadd__key_adelay1_acx7 out )  ;
   - shft.add_key.tmp_Ra ( shft_aadd__key_ainv__r A )  ( shft_aadd__key_anor Y )  ;
   - shft.add_key.inv_r.Y ( shft_aadd__key_ainv__r Y )  ( shft_aadd__key_acelem_acx0 in_52_6 )  ;
   - shft.add_key.tmp[1] ( shft_aadd__key_ainv__l2 Y )  ( shft_aadd__key_aor__l2 B )  ;
   - shft.add_key.pulse ( shft_aadd__key_apulseG_aand Y )  ( shft_aadd__key_al1_50_6 CLK )  ( shft_aadd__key_al1_51_6 CLK ) 
 ( shft_aadd__key_al1_52_6 CLK )  ( shft_aadd__key_al1_53_6 CLK )  ( shft_aadd__key_al1_54_6 CLK )  ( shft_aadd__key_al1_55_6 CLK ) 
 ( shft_aadd__key_al1_56_6 CLK )  ( shft_aadd__key_al1_57_6 CLK )  ( shft_aadd__key_al2_50_6 CLK )  ( shft_aadd__key_al2_51_6 CLK ) 
 ( shft_aadd__key_al2_52_6 CLK )  ( shft_aadd__key_al2_53_6 CLK )  ( shft_aadd__key_al2_54_6 CLK )  ( shft_aadd__key_al2_55_6 CLK ) 
 ( shft_aadd__key_al2_56_6 CLK )  ( shft_aadd__key_al2_57_6 CLK )  ;
   - shft.add_key.in1[0] ( shft_aadd__key_aadd_50_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_50_6 )  ( shft_aadd__key_al1_50_6 Q )  ;
   - shft.add_key.in2[0] ( shft_aadd__key_aadd_50_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_51_6 )  ( shft_aadd__key_al2_50_6 Q )  ;
   - shft.add_key.cin0 ( shft_aadd__key_aadd_50_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_52_6 )  ( shft_aadd__key_atoGND Y )  ;
   - shft.add_key.cout[0] ( shft_aadd__key_aadd_50_6_acx1 out )  ( shft_aadd__key_aadd_51_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[1] ( shft_aadd__key_aadd_51_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_50_6 )  ( shft_aadd__key_al1_51_6 Q )  ;
   - shft.add_key.in2[1] ( shft_aadd__key_aadd_51_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_51_6 )  ( shft_aadd__key_al2_51_6 Q )  ;
   - shft.add_key.cout[1] ( shft_aadd__key_aadd_51_6_acx1 out )  ( shft_aadd__key_aadd_52_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[2] ( shft_aadd__key_aadd_52_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_50_6 )  ( shft_aadd__key_al1_52_6 Q )  ;
   - shft.add_key.in2[2] ( shft_aadd__key_aadd_52_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_51_6 )  ( shft_aadd__key_al2_52_6 Q )  ;
   - shft.add_key.cout[2] ( shft_aadd__key_aadd_52_6_acx1 out )  ( shft_aadd__key_aadd_53_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[3] ( shft_aadd__key_aadd_53_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_50_6 )  ( shft_aadd__key_al1_53_6 Q )  ;
   - shft.add_key.in2[3] ( shft_aadd__key_aadd_53_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_51_6 )  ( shft_aadd__key_al2_53_6 Q )  ;
   - shft.add_key.cout[3] ( shft_aadd__key_aadd_53_6_acx1 out )  ( shft_aadd__key_aadd_54_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[4] ( shft_aadd__key_aadd_54_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_50_6 )  ( shft_aadd__key_al1_54_6 Q )  ;
   - shft.add_key.in2[4] ( shft_aadd__key_aadd_54_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_51_6 )  ( shft_aadd__key_al2_54_6 Q )  ;
   - shft.add_key.cout[4] ( shft_aadd__key_aadd_54_6_acx1 out )  ( shft_aadd__key_aadd_55_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[5] ( shft_aadd__key_aadd_55_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_50_6 )  ( shft_aadd__key_al1_55_6 Q )  ;
   - shft.add_key.in2[5] ( shft_aadd__key_aadd_55_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_51_6 )  ( shft_aadd__key_al2_55_6 Q )  ;
   - shft.add_key.cout[5] ( shft_aadd__key_aadd_55_6_acx1 out )  ( shft_aadd__key_aadd_56_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[6] ( shft_aadd__key_aadd_56_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_50_6 )  ( shft_aadd__key_al1_56_6 Q )  ;
   - shft.add_key.in2[6] ( shft_aadd__key_aadd_56_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_51_6 )  ( shft_aadd__key_al2_56_6 Q )  ;
   - shft.add_key.cout[6] ( shft_aadd__key_aadd_56_6_acx1 out )  ( shft_aadd__key_aadd_57_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[7] ( shft_aadd__key_aadd_57_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_50_6 )  ( shft_aadd__key_al1_57_6 Q )  ;
   - shft.add_key.in2[7] ( shft_aadd__key_aadd_57_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_51_6 )  ( shft_aadd__key_al2_57_6 Q )  ;
   - shft.add_key.cout[7] ( shft_aadd__key_aadd_57_6_acx1 out )  ;
   - shft.add_key.tmp[0] ( shft_aadd__key_ainv__l1 Y )  ( shft_aadd__key_aor__l1 B )  ;
   - shft.add_key.or_l1.Y ( shft_aadd__key_aor__l1 Y )  ( shft_aadd__key_acelem_acx0 in_50_6 )  ;
   - shft.add_key.or_l2.Y ( shft_aadd__key_aor__l2 Y )  ( shft_aadd__key_acelem_acx0 in_51_6 )  ;
   - shft.add_key.delay2.cx5.out ( shft_aadd__key_adelay2_acx6 in_50_6 )  ( shft_aadd__key_adelay2_acx5 out )  ;
   - shft.add_key.delay2.cx6.out ( shft_aadd__key_adelay2_acx6 out )  ( shft_aadd__key_adelay2_acx7 in_50_6 )  ;
   - shft.add_key.delay2.cx0.out ( shft_aadd__key_adelay2_acx0 out )  ( shft_aadd__key_adelay2_acx1 in_50_6 )  ;
   - shft.add_key.delay2.cx1.out ( shft_aadd__key_adelay2_acx2 in_50_6 )  ( shft_aadd__key_adelay2_acx1 out )  ;
   - shft.add_key.delay2.cx2.out ( shft_aadd__key_adelay2_acx2 out )  ( shft_aadd__key_adelay2_acx3 in_50_6 )  ;
   - shft.add_key.delay2.cx3.out ( shft_aadd__key_adelay2_acx4 in_50_6 )  ( shft_aadd__key_adelay2_acx3 out )  ;
   - shft.add_key.delay2.cx4.out ( shft_aadd__key_adelay2_acx4 out )  ( shft_aadd__key_adelay2_acx5 in_50_6 )  ;
   - shft.add_key.pulseG.i7.Y ( shft_aadd__key_apulseG_ai8 A )  ( shft_aadd__key_apulseG_ai7 Y )  ;
   - shft.add_key.pulseG.i8.Y ( shft_aadd__key_apulseG_ai8 Y )  ( shft_aadd__key_apulseG_ai9 A )  ;
   - shft.add_key.pulseG.sig_inv ( shft_aadd__key_apulseG_ai Y )  ( shft_aadd__key_apulseG_anor B )  ;
   - shft.add_key.pulseG.sgn ( shft_aadd__key_apulseG_aand A )  ( shft_aadd__key_apulseG_anor Y )  ( shft_aadd__key_apulseG_ai1 A )  ;
   - shft.add_key.pulseG.i9.Y ( shft_aadd__key_apulseG_aand B )  ( shft_aadd__key_apulseG_ai9 Y )  ;
   - shft.add_key.pulseG.i3.Y ( shft_aadd__key_apulseG_ai4 A )  ( shft_aadd__key_apulseG_ai3 Y )  ;
   - shft.add_key.pulseG.i4.Y ( shft_aadd__key_apulseG_ai4 Y )  ( shft_aadd__key_apulseG_ai5 A )  ;
   - shft.add_key.pulseG.i6.Y ( shft_aadd__key_apulseG_ai7 A )  ( shft_aadd__key_apulseG_ai6 Y )  ;
   - shft.add_key.pulseG.i5.Y ( shft_aadd__key_apulseG_ai6 A )  ( shft_aadd__key_apulseG_ai5 Y )  ;
   - shft.add_key.pulseG.i2.Y ( shft_aadd__key_apulseG_ai3 A )  ( shft_aadd__key_apulseG_ai2 Y )  ;
   - shft.add_key.pulseG.i1.Y ( shft_aadd__key_apulseG_ai2 A )  ( shft_aadd__key_apulseG_ai1 Y )  ;
   - shft.add_key.add[0]._YC ( shft_aadd__key_aadd_50_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_50_6_acx0 out )  ( shft_aadd__key_aadd_50_6_acx1 in_50_6 )  ;
   - shft.add_key.add[0]._YS ( shft_aadd__key_aadd_50_6_acx2 out )  ( shft_aadd__key_aadd_50_6_acx3 in_50_6 )  ;
   - shft.add_key.add[1]._YC ( shft_aadd__key_aadd_51_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_51_6_acx0 out )  ( shft_aadd__key_aadd_51_6_acx1 in_50_6 )  ;
   - shft.add_key.add[1]._YS ( shft_aadd__key_aadd_51_6_acx2 out )  ( shft_aadd__key_aadd_51_6_acx3 in_50_6 )  ;
   - shft.add_key.add[2]._YC ( shft_aadd__key_aadd_52_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_52_6_acx0 out )  ( shft_aadd__key_aadd_52_6_acx1 in_50_6 )  ;
   - shft.add_key.add[2]._YS ( shft_aadd__key_aadd_52_6_acx2 out )  ( shft_aadd__key_aadd_52_6_acx3 in_50_6 )  ;
   - shft.add_key.add[3]._YC ( shft_aadd__key_aadd_53_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_53_6_acx0 out )  ( shft_aadd__key_aadd_53_6_acx1 in_50_6 )  ;
   - shft.add_key.add[3]._YS ( shft_aadd__key_aadd_53_6_acx2 out )  ( shft_aadd__key_aadd_53_6_acx3 in_50_6 )  ;
   - shft.add_key.add[4]._YC ( shft_aadd__key_aadd_54_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_54_6_acx0 out )  ( shft_aadd__key_aadd_54_6_acx1 in_50_6 )  ;
   - shft.add_key.add[4]._YS ( shft_aadd__key_aadd_54_6_acx2 out )  ( shft_aadd__key_aadd_54_6_acx3 in_50_6 )  ;
   - shft.add_key.add[5]._YC ( shft_aadd__key_aadd_55_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_55_6_acx0 out )  ( shft_aadd__key_aadd_55_6_acx1 in_50_6 )  ;
   - shft.add_key.add[5]._YS ( shft_aadd__key_aadd_55_6_acx2 out )  ( shft_aadd__key_aadd_55_6_acx3 in_50_6 )  ;
   - shft.add_key.add[6]._YC ( shft_aadd__key_aadd_56_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_56_6_acx0 out )  ( shft_aadd__key_aadd_56_6_acx1 in_50_6 )  ;
   - shft.add_key.add[6]._YS ( shft_aadd__key_aadd_56_6_acx2 out )  ( shft_aadd__key_aadd_56_6_acx3 in_50_6 )  ;
   - shft.add_key.add[7]._YC ( shft_aadd__key_aadd_57_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_57_6_acx0 out )  ( shft_aadd__key_aadd_57_6_acx1 in_50_6 )  ;
   - shft.add_key.add[7]._YS ( shft_aadd__key_aadd_57_6_acx2 out )  ( shft_aadd__key_aadd_57_6_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx5.out ( shft_aadd__key_adelay1_acx6 in_50_6 )  ( shft_aadd__key_adelay1_acx5 out )  ;
   - shft.add_key.delay1.cx6.out ( shft_aadd__key_adelay1_acx6 out )  ( shft_aadd__key_adelay1_acx7 in_50_6 )  ;
   - shft.add_key.delay1.cx0.out ( shft_aadd__key_adelay1_acx0 out )  ( shft_aadd__key_adelay1_acx1 in_50_6 )  ;
   - shft.add_key.delay1.cx1.out ( shft_aadd__key_adelay1_acx2 in_50_6 )  ( shft_aadd__key_adelay1_acx1 out )  ;
   - shft.add_key.delay1.cx2.out ( shft_aadd__key_adelay1_acx2 out )  ( shft_aadd__key_adelay1_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx3.out ( shft_aadd__key_adelay1_acx4 in_50_6 )  ( shft_aadd__key_adelay1_acx3 out )  ;
   - shft.add_key.delay1.cx4.out ( shft_aadd__key_adelay1_acx4 out )  ( shft_aadd__key_adelay1_acx5 in_50_6 )  ;
   - shft.merge.data[0] ( shft_amerge_amux_50_6 Y )  ( shft_amerge_al_50_6 D )  ;
   - shft.merge.data[1] ( shft_amerge_amux_51_6 Y )  ( shft_amerge_al_51_6 D )  ;
   - shft.merge.data[2] ( shft_amerge_amux_52_6 Y )  ( shft_amerge_al_52_6 D )  ;
   - shft.merge.data[3] ( shft_amerge_amux_53_6 Y )  ( shft_amerge_al_53_6 D )  ;
   - shft.merge.data[4] ( shft_amerge_amux_54_6 Y )  ( shft_amerge_al_54_6 D )  ;
   - shft.merge.data[5] ( shft_amerge_amux_55_6 Y )  ( shft_amerge_al_55_6 D )  ;
   - shft.merge.data[6] ( shft_amerge_amux_56_6 Y )  ( shft_amerge_al_56_6 D )  ;
   - shft.merge.data[7] ( shft_amerge_amux_57_6 Y )  ( shft_amerge_al_57_6 D )  ;
   - shft.merge.tmpRr ( shft_amerge_adelay2_acx7 out )  ( shft_amerge_adelay3_acx0 in_50_6 )  ;
   - shft.merge.pulse ( shft_amerge_apulseG_aand Y )  ( shft_amerge_al_50_6 CLK )  ( shft_amerge_al_51_6 CLK ) 
 ( shft_amerge_al_52_6 CLK )  ( shft_amerge_al_53_6 CLK )  ( shft_amerge_al_54_6 CLK )  ( shft_amerge_al_55_6 CLK ) 
 ( shft_amerge_al_56_6 CLK )  ( shft_amerge_al_57_6 CLK )  ;
   - shft.merge.inv_Rd3.A ( shft_amerge_ainv__Rd3 A )  ( shft_amerge_al_52_6 Q )  ;
   - shft.merge.inv_Rd1.A ( shft_amerge_al_50_6 Q )  ( shft_amerge_ainv__Rd1 A )  ;
   - shft.merge.inv_Rd2.A ( shft_amerge_al_51_6 Q )  ( shft_amerge_ainv__Rd2 A )  ;
   - shft.merge.inv_Rd4.A ( shft_amerge_al_53_6 Q )  ( shft_amerge_ainv__Rd4 A )  ;
   - shft.merge.inv_Rd5.A ( shft_amerge_al_54_6 Q )  ( shft_amerge_ainv__Rd5 A )  ;
   - shft.merge.inv_Rd6.A ( shft_amerge_al_55_6 Q )  ( shft_amerge_ainv__Rd6 A )  ;
   - shft.merge.inv_Rd7.A ( shft_amerge_al_56_6 Q )  ( shft_amerge_ainv__Rd7 A )  ;
   - shft.merge.inv_Rd8.A ( shft_amerge_al_57_6 Q )  ( shft_amerge_ainv__Rd8 A )  ;
   - shft.merge.tmp[0] ( shft_amerge_aor__L1 B )  ( shft_amerge_ainv__L1 Y )  ;
   - shft.merge.or_L1.Y ( shft_amerge_aor__L1 Y )  ( shft_amerge_acelem1_acx0 in_50_6 )  ;
   - shft.merge.tmp[3] ( shft_amerge_aor__Cf B )  ( shft_amerge_ainv__Cf Y )  ;
   - shft.merge.or_Cf.Y ( shft_amerge_aor__Cf Y )  ( shft_amerge_acelem2_acx0 in_51_6 )  ;
   - shft.merge.CdInv ( shft_amerge_aand2 A )  ( shft_amerge_ainv1__Cd Y )  ;
   - shft.merge.Crbuff ( shft_amerge_aand2 B )  ( shft_amerge_adelay1_acx7 out )  ( shft_amerge_aand1 B )  ;
   - shft.merge.tmpCf ( shft_amerge_aand2 Y )  ( shft_amerge_ainv__Cf A )  ;
   - shft.merge.tmp_Ra ( shft_amerge_anor__Ra Y )  ( shft_amerge_ainv__Ra A )  ;
   - shft.merge.tmp[1] ( shft_amerge_ainv__L2 Y )  ( shft_amerge_aor__L2 B )  ;
   - shft.merge.or_L2.Y ( shft_amerge_aor__L2 Y )  ( shft_amerge_acelem2_acx0 in_50_6 )  ;
   - shft.merge.inv_Ra.Y ( shft_amerge_ainv__Ra Y )  ( shft_amerge_acelem1_acx0 in_52_6 )  ( shft_amerge_acelem2_acx0 in_52_6 )  ;
   - shft.merge.tmp[2] ( shft_amerge_aor__Ct B )  ( shft_amerge_ainv__Ct Y )  ;
   - shft.merge.or_Ct.Y ( shft_amerge_aor__Ct Y )  ( shft_amerge_acelem1_acx0 in_51_6 )  ;
   - shft.merge.tmpCt ( shft_amerge_ainv__Ct A )  ( shft_amerge_aand1 Y )  ;
   - shft.merge.delay2.cx5.out ( shft_amerge_adelay2_acx6 in_50_6 )  ( shft_amerge_adelay2_acx5 out )  ;
   - shft.merge.delay2.cx6.out ( shft_amerge_adelay2_acx6 out )  ( shft_amerge_adelay2_acx7 in_50_6 )  ;
   - shft.merge.delay2.cx0.out ( shft_amerge_adelay2_acx0 out )  ( shft_amerge_adelay2_acx1 in_50_6 )  ;
   - shft.merge.delay2.cx1.out ( shft_amerge_adelay2_acx2 in_50_6 )  ( shft_amerge_adelay2_acx1 out )  ;
   - shft.merge.delay2.cx2.out ( shft_amerge_adelay2_acx2 out )  ( shft_amerge_adelay2_acx3 in_50_6 )  ;
   - shft.merge.delay2.cx3.out ( shft_amerge_adelay2_acx4 in_50_6 )  ( shft_amerge_adelay2_acx3 out )  ;
   - shft.merge.delay2.cx4.out ( shft_amerge_adelay2_acx4 out )  ( shft_amerge_adelay2_acx5 in_50_6 )  ;
   - shft.merge.pulseG.i7.Y ( shft_amerge_apulseG_ai8 A )  ( shft_amerge_apulseG_ai7 Y )  ;
   - shft.merge.pulseG.i8.Y ( shft_amerge_apulseG_ai8 Y )  ( shft_amerge_apulseG_ai9 A )  ;
   - shft.merge.pulseG.sig_inv ( shft_amerge_apulseG_ai Y )  ( shft_amerge_apulseG_anor B )  ;
   - shft.merge.pulseG.sgn ( shft_amerge_apulseG_aand A )  ( shft_amerge_apulseG_anor Y )  ( shft_amerge_apulseG_ai1 A )  ;
   - shft.merge.pulseG.i9.Y ( shft_amerge_apulseG_aand B )  ( shft_amerge_apulseG_ai9 Y )  ;
   - shft.merge.pulseG.i3.Y ( shft_amerge_apulseG_ai4 A )  ( shft_amerge_apulseG_ai3 Y )  ;
   - shft.merge.pulseG.i4.Y ( shft_amerge_apulseG_ai4 Y )  ( shft_amerge_apulseG_ai5 A )  ;
   - shft.merge.pulseG.i6.Y ( shft_amerge_apulseG_ai7 A )  ( shft_amerge_apulseG_ai6 Y )  ;
   - shft.merge.pulseG.i5.Y ( shft_amerge_apulseG_ai6 A )  ( shft_amerge_apulseG_ai5 Y )  ;
   - shft.merge.pulseG.i2.Y ( shft_amerge_apulseG_ai3 A )  ( shft_amerge_apulseG_ai2 Y )  ;
   - shft.merge.pulseG.i1.Y ( shft_amerge_apulseG_ai2 A )  ( shft_amerge_apulseG_ai1 Y )  ;
   - shft.merge.delay3.cx5.out ( shft_amerge_adelay3_acx6 in_50_6 )  ( shft_amerge_adelay3_acx5 out )  ;
   - shft.merge.delay3.cx6.out ( shft_amerge_adelay3_acx6 out )  ( shft_amerge_adelay3_acx7 in_50_6 )  ;
   - shft.merge.delay3.cx0.out ( shft_amerge_adelay3_acx0 out )  ( shft_amerge_adelay3_acx1 in_50_6 )  ;
   - shft.merge.delay3.cx1.out ( shft_amerge_adelay3_acx2 in_50_6 )  ( shft_amerge_adelay3_acx1 out )  ;
   - shft.merge.delay3.cx2.out ( shft_amerge_adelay3_acx2 out )  ( shft_amerge_adelay3_acx3 in_50_6 )  ;
   - shft.merge.delay3.cx3.out ( shft_amerge_adelay3_acx4 in_50_6 )  ( shft_amerge_adelay3_acx3 out )  ;
   - shft.merge.delay3.cx4.out ( shft_amerge_adelay3_acx4 out )  ( shft_amerge_adelay3_acx5 in_50_6 )  ;
   - shft.merge.delay1.cx5.out ( shft_amerge_adelay1_acx6 in_50_6 )  ( shft_amerge_adelay1_acx5 out )  ;
   - shft.merge.delay1.cx6.out ( shft_amerge_adelay1_acx6 out )  ( shft_amerge_adelay1_acx7 in_50_6 )  ;
   - shft.merge.delay1.cx0.out ( shft_amerge_adelay1_acx0 out )  ( shft_amerge_adelay1_acx1 in_50_6 )  ;
   - shft.merge.delay1.cx1.out ( shft_amerge_adelay1_acx2 in_50_6 )  ( shft_amerge_adelay1_acx1 out )  ;
   - shft.merge.delay1.cx2.out ( shft_amerge_adelay1_acx2 out )  ( shft_amerge_adelay1_acx3 in_50_6 )  ;
   - shft.merge.delay1.cx3.out ( shft_amerge_adelay1_acx4 in_50_6 )  ( shft_amerge_adelay1_acx3 out )  ;
   - shft.merge.delay1.cx4.out ( shft_amerge_adelay1_acx4 out )  ( shft_amerge_adelay1_acx5 in_50_6 )  ;
   - shft.split.tmpRr ( shft_asplit_adelay2_acx0 in_50_6 )  ( shft_asplit_adelay1_acx7 out )  ;
   - shft.split.outRequest ( shft_asplit_adelay2_acx7 out )  ( shft_asplit_aand2 A )  ( shft_asplit_aand1 A )  ;
   - shft.split.pulse ( shft_asplit_apulseG_aand Y )  ( shft_asplit_acontrolLatch CLK )  ( shft_asplit_al_50_6 CLK ) 
 ( shft_asplit_al_51_6 CLK )  ( shft_asplit_al_52_6 CLK )  ( shft_asplit_al_53_6 CLK )  ( shft_asplit_al_54_6 CLK ) 
 ( shft_asplit_al_55_6 CLK )  ( shft_asplit_al_56_6 CLK )  ( shft_asplit_al_57_6 CLK )  ;
   - shft.split.tmp ( shft_asplit_ainv__r A )  ( shft_asplit_anor__R Y )  ;
   - shft.split.inv_r.Y ( shft_asplit_ainv__r Y )  ( shft_asplit_acelem_acx0 in_52_6 )  ;
   - shft.split.LrTemp ( shft_asplit_ainv__l Y )  ( shft_asplit_aor1 B )  ;
   - shft.split.or1.Y ( shft_asplit_aor1 Y )  ( shft_asplit_acelem_acx0 in_50_6 )  ;
   - shft.split.controlOut ( shft_asplit_ainv__ctr A )  ( shft_asplit_acontrolLatch Q )  ( shft_asplit_aand1 B )  ;
   - shft.split.ctrlOut_inv ( shft_asplit_ainv__ctr Y )  ( shft_asplit_aand2 B )  ;
   - shft.split.RaTemp ( shft_asplit_anor__R B )  ( shft_asplit_aor Y )  ;
   - shft.split.CrTemp ( shft_asplit_aor2 B )  ( shft_asplit_ainv__c Y )  ;
   - shft.split.or2.Y ( shft_asplit_aor2 Y )  ( shft_asplit_acelem_acx0 in_51_6 )  ;
   - shft.split.delay2.cx5.out ( shft_asplit_adelay2_acx6 in_50_6 )  ( shft_asplit_adelay2_acx5 out )  ;
   - shft.split.delay2.cx6.out ( shft_asplit_adelay2_acx6 out )  ( shft_asplit_adelay2_acx7 in_50_6 )  ;
   - shft.split.delay2.cx0.out ( shft_asplit_adelay2_acx0 out )  ( shft_asplit_adelay2_acx1 in_50_6 )  ;
   - shft.split.delay2.cx1.out ( shft_asplit_adelay2_acx2 in_50_6 )  ( shft_asplit_adelay2_acx1 out )  ;
   - shft.split.delay2.cx2.out ( shft_asplit_adelay2_acx2 out )  ( shft_asplit_adelay2_acx3 in_50_6 )  ;
   - shft.split.delay2.cx3.out ( shft_asplit_adelay2_acx4 in_50_6 )  ( shft_asplit_adelay2_acx3 out )  ;
   - shft.split.delay2.cx4.out ( shft_asplit_adelay2_acx4 out )  ( shft_asplit_adelay2_acx5 in_50_6 )  ;
   - shft.split.pulseG.i7.Y ( shft_asplit_apulseG_ai8 A )  ( shft_asplit_apulseG_ai7 Y )  ;
   - shft.split.pulseG.i8.Y ( shft_asplit_apulseG_ai8 Y )  ( shft_asplit_apulseG_ai9 A )  ;
   - shft.split.pulseG.sig_inv ( shft_asplit_apulseG_ai Y )  ( shft_asplit_apulseG_anor B )  ;
   - shft.split.pulseG.sgn ( shft_asplit_apulseG_aand A )  ( shft_asplit_apulseG_anor Y )  ( shft_asplit_apulseG_ai1 A )  ;
   - shft.split.pulseG.i9.Y ( shft_asplit_apulseG_aand B )  ( shft_asplit_apulseG_ai9 Y )  ;
   - shft.split.pulseG.i3.Y ( shft_asplit_apulseG_ai4 A )  ( shft_asplit_apulseG_ai3 Y )  ;
   - shft.split.pulseG.i4.Y ( shft_asplit_apulseG_ai4 Y )  ( shft_asplit_apulseG_ai5 A )  ;
   - shft.split.pulseG.i6.Y ( shft_asplit_apulseG_ai7 A )  ( shft_asplit_apulseG_ai6 Y )  ;
   - shft.split.pulseG.i5.Y ( shft_asplit_apulseG_ai6 A )  ( shft_asplit_apulseG_ai5 Y )  ;
   - shft.split.pulseG.i2.Y ( shft_asplit_apulseG_ai3 A )  ( shft_asplit_apulseG_ai2 Y )  ;
   - shft.split.pulseG.i1.Y ( shft_asplit_apulseG_ai2 A )  ( shft_asplit_apulseG_ai1 Y )  ;
   - shft.split.delay1.cx5.out ( shft_asplit_adelay1_acx6 in_50_6 )  ( shft_asplit_adelay1_acx5 out )  ;
   - shft.split.delay1.cx6.out ( shft_asplit_adelay1_acx6 out )  ( shft_asplit_adelay1_acx7 in_50_6 )  ;
   - shft.split.delay1.cx0.out ( shft_asplit_adelay1_acx0 out )  ( shft_asplit_adelay1_acx1 in_50_6 )  ;
   - shft.split.delay1.cx1.out ( shft_asplit_adelay1_acx2 in_50_6 )  ( shft_asplit_adelay1_acx1 out )  ;
   - shft.split.delay1.cx2.out ( shft_asplit_adelay1_acx2 out )  ( shft_asplit_adelay1_acx3 in_50_6 )  ;
   - shft.split.delay1.cx3.out ( shft_asplit_adelay1_acx4 in_50_6 )  ( shft_asplit_adelay1_acx3 out )  ;
   - shft.split.delay1.cx4.out ( shft_asplit_adelay1_acx4 out )  ( shft_asplit_adelay1_acx5 in_50_6 )  ;
   - shft.sums.pulse ( shft_asums_apulseG_aand Y )  ( shft_asums_al_50_6 CLK )  ( shft_asums_al_51_6 CLK ) 
 ( shft_asums_al_52_6 CLK )  ( shft_asums_al_53_6 CLK )  ( shft_asums_al_54_6 CLK )  ( shft_asums_al_55_6 CLK ) 
 ( shft_asums_al_56_6 CLK )  ( shft_asums_al_57_6 CLK )  ;
   - shft.sums.tmp[0] ( shft_asums_aor__1 B )  ( shft_asums_ainv__3 Y )  ;
   - shft.sums.or_1.Y ( shft_asums_aor__1 Y )  ( shft_asums_acelem_acx0 in_50_6 )  ;
   - shft.sums.tmp[1] ( shft_asums_ainv__1 A )  ( shft_asums_anor__2 Y )  ;
   - shft.sums.inv_1.Y ( shft_asums_ainv__1 Y )  ( shft_asums_acelem_acx0 in_51_6 )  ;
   - shft.sums.tmp[2] ( shft_asums_ainv__2 A )  ( shft_asums_anor__3 Y )  ;
   - shft.sums.inv_2.Y ( shft_asums_ainv__2 Y )  ( shft_asums_acelem_acx0 in_52_6 )  ;
   - shft.sums.pulseG.i7.Y ( shft_asums_apulseG_ai8 A )  ( shft_asums_apulseG_ai7 Y )  ;
   - shft.sums.pulseG.i8.Y ( shft_asums_apulseG_ai8 Y )  ( shft_asums_apulseG_ai9 A )  ;
   - shft.sums.pulseG.sig_inv ( shft_asums_apulseG_ai Y )  ( shft_asums_apulseG_anor B )  ;
   - shft.sums.pulseG.sgn ( shft_asums_apulseG_aand A )  ( shft_asums_apulseG_anor Y )  ( shft_asums_apulseG_ai1 A )  ;
   - shft.sums.pulseG.i9.Y ( shft_asums_apulseG_aand B )  ( shft_asums_apulseG_ai9 Y )  ;
   - shft.sums.pulseG.i3.Y ( shft_asums_apulseG_ai4 A )  ( shft_asums_apulseG_ai3 Y )  ;
   - shft.sums.pulseG.i4.Y ( shft_asums_apulseG_ai4 Y )  ( shft_asums_apulseG_ai5 A )  ;
   - shft.sums.pulseG.i6.Y ( shft_asums_apulseG_ai7 A )  ( shft_asums_apulseG_ai6 Y )  ;
   - shft.sums.pulseG.i5.Y ( shft_asums_apulseG_ai6 A )  ( shft_asums_apulseG_ai5 Y )  ;
   - shft.sums.pulseG.i2.Y ( shft_asums_apulseG_ai3 A )  ( shft_asums_apulseG_ai2 Y )  ;
   - shft.sums.pulseG.i1.Y ( shft_asums_apulseG_ai2 A )  ( shft_asums_apulseG_ai1 Y )  ;
   - shft.sums.delay1.cx5.out ( shft_asums_adelay1_acx6 in_50_6 )  ( shft_asums_adelay1_acx5 out )  ;
   - shft.sums.delay1.cx6.out ( shft_asums_adelay1_acx6 out )  ( shft_asums_adelay1_acx7 in_50_6 )  ;
   - shft.sums.delay1.cx0.out ( shft_asums_adelay1_acx0 out )  ( shft_asums_adelay1_acx1 in_50_6 )  ;
   - shft.sums.delay1.cx1.out ( shft_asums_adelay1_acx2 in_50_6 )  ( shft_asums_adelay1_acx1 out )  ;
   - shft.sums.delay1.cx2.out ( shft_asums_adelay1_acx2 out )  ( shft_asums_adelay1_acx3 in_50_6 )  ;
   - shft.sums.delay1.cx3.out ( shft_asums_adelay1_acx4 in_50_6 )  ( shft_asums_adelay1_acx3 out )  ;
   - shft.sums.delay1.cx4.out ( shft_asums_adelay1_acx4 out )  ( shft_asums_adelay1_acx5 in_50_6 )  ;
   - shft.comp.tmp_Rr1 ( shft_acomp_adelay2_acx0 in_50_6 )  ( shft_acomp_adelay1_acx7 out )  ;
   - shft.comp.tmp_Rr2 ( shft_acomp_adelay2_acx7 out )  ( shft_acomp_adelay3_acx0 in_50_6 )  ;
   - shft.comp.tmp_Ra ( shft_acomp_ainv__r A )  ( shft_acomp_anor Y )  ;
   - shft.comp.inv_r.Y ( shft_acomp_ainv__r Y )  ( shft_acomp_acelem_acx0 in_52_6 )  ;
   - shft.comp.tmp[1] ( shft_acomp_ainv__l2 Y )  ( shft_acomp_aor__l2 B )  ;
   - shft.comp.pulse ( shft_acomp_apulseG_aand Y )  ( shft_acomp_al1_50_6 CLK )  ( shft_acomp_al1_51_6 CLK ) 
 ( shft_acomp_al1_52_6 CLK )  ( shft_acomp_al1_53_6 CLK )  ( shft_acomp_al1_54_6 CLK )  ( shft_acomp_al1_55_6 CLK ) 
 ( shft_acomp_al1_56_6 CLK )  ( shft_acomp_al1_57_6 CLK )  ( shft_acomp_al2_50_6 CLK )  ( shft_acomp_al2_51_6 CLK ) 
 ( shft_acomp_al2_52_6 CLK )  ( shft_acomp_al2_53_6 CLK )  ( shft_acomp_al2_54_6 CLK )  ( shft_acomp_al2_55_6 CLK ) 
 ( shft_acomp_al2_56_6 CLK )  ( shft_acomp_al2_57_6 CLK )  ;
   - shft.comp.in1[0] ( shft_acomp_aadd_50_6_acx2 in_50_6 )  ( shft_acomp_aadd_50_6_acx0 in_50_6 )  ( shft_acomp_al1_50_6 Q )  ;
   - shft.comp.in2[0] ( shft_acomp_aadd_50_6_acx2 in_51_6 )  ( shft_acomp_aadd_50_6_acx0 in_51_6 )  ( shft_acomp_al2_50_6 Q )  ;
   - shft.comp.cin0 ( shft_acomp_aadd_50_6_acx2 in_52_6 )  ( shft_acomp_aadd_50_6_acx0 in_52_6 )  ( shft_acomp_atoGND Y )  ;
   - shft.comp.cout[0] ( shft_acomp_aadd_50_6_acx1 out )  ( shft_acomp_aadd_51_6_acx2 in_52_6 )  ( shft_acomp_aadd_51_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[0] ( shft_acomp_aadd_50_6_acx3 out )  ;
   - shft.comp.in1[1] ( shft_acomp_aadd_51_6_acx2 in_50_6 )  ( shft_acomp_aadd_51_6_acx0 in_50_6 )  ( shft_acomp_al1_51_6 Q )  ;
   - shft.comp.in2[1] ( shft_acomp_aadd_51_6_acx2 in_51_6 )  ( shft_acomp_aadd_51_6_acx0 in_51_6 )  ( shft_acomp_al2_51_6 Q )  ;
   - shft.comp.cout[1] ( shft_acomp_aadd_51_6_acx1 out )  ( shft_acomp_aadd_52_6_acx2 in_52_6 )  ( shft_acomp_aadd_52_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[1] ( shft_acomp_aadd_51_6_acx3 out )  ;
   - shft.comp.in1[2] ( shft_acomp_aadd_52_6_acx2 in_50_6 )  ( shft_acomp_aadd_52_6_acx0 in_50_6 )  ( shft_acomp_al1_52_6 Q )  ;
   - shft.comp.in2[2] ( shft_acomp_aadd_52_6_acx2 in_51_6 )  ( shft_acomp_aadd_52_6_acx0 in_51_6 )  ( shft_acomp_al2_52_6 Q )  ;
   - shft.comp.cout[2] ( shft_acomp_aadd_52_6_acx1 out )  ( shft_acomp_aadd_53_6_acx2 in_52_6 )  ( shft_acomp_aadd_53_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[2] ( shft_acomp_aadd_52_6_acx3 out )  ;
   - shft.comp.in1[3] ( shft_acomp_aadd_53_6_acx2 in_50_6 )  ( shft_acomp_aadd_53_6_acx0 in_50_6 )  ( shft_acomp_al1_53_6 Q )  ;
   - shft.comp.in2[3] ( shft_acomp_aadd_53_6_acx2 in_51_6 )  ( shft_acomp_aadd_53_6_acx0 in_51_6 )  ( shft_acomp_al2_53_6 Q )  ;
   - shft.comp.cout[3] ( shft_acomp_aadd_53_6_acx1 out )  ( shft_acomp_aadd_54_6_acx2 in_52_6 )  ( shft_acomp_aadd_54_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[3] ( shft_acomp_aadd_53_6_acx3 out )  ;
   - shft.comp.in1[4] ( shft_acomp_aadd_54_6_acx2 in_50_6 )  ( shft_acomp_aadd_54_6_acx0 in_50_6 )  ( shft_acomp_al1_54_6 Q )  ;
   - shft.comp.in2[4] ( shft_acomp_aadd_54_6_acx2 in_51_6 )  ( shft_acomp_aadd_54_6_acx0 in_51_6 )  ( shft_acomp_al2_54_6 Q )  ;
   - shft.comp.cout[4] ( shft_acomp_aadd_54_6_acx1 out )  ( shft_acomp_aadd_55_6_acx2 in_52_6 )  ( shft_acomp_aadd_55_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[4] ( shft_acomp_aadd_54_6_acx3 out )  ;
   - shft.comp.in1[5] ( shft_acomp_aadd_55_6_acx2 in_50_6 )  ( shft_acomp_aadd_55_6_acx0 in_50_6 )  ( shft_acomp_al1_55_6 Q )  ;
   - shft.comp.in2[5] ( shft_acomp_aadd_55_6_acx2 in_51_6 )  ( shft_acomp_aadd_55_6_acx0 in_51_6 )  ( shft_acomp_al2_55_6 Q )  ;
   - shft.comp.cout[5] ( shft_acomp_aadd_55_6_acx1 out )  ( shft_acomp_aadd_56_6_acx2 in_52_6 )  ( shft_acomp_aadd_56_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[5] ( shft_acomp_aadd_55_6_acx3 out )  ;
   - shft.comp.in1[6] ( shft_acomp_aadd_56_6_acx2 in_50_6 )  ( shft_acomp_aadd_56_6_acx0 in_50_6 )  ( shft_acomp_al1_56_6 Q )  ;
   - shft.comp.in2[6] ( shft_acomp_aadd_56_6_acx2 in_51_6 )  ( shft_acomp_aadd_56_6_acx0 in_51_6 )  ( shft_acomp_al2_56_6 Q )  ;
   - shft.comp.cout[6] ( shft_acomp_aadd_56_6_acx1 out )  ( shft_acomp_aadd_57_6_acx2 in_52_6 )  ( shft_acomp_aadd_57_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[6] ( shft_acomp_aadd_56_6_acx3 out )  ;
   - shft.comp.in1[7] ( shft_acomp_aadd_57_6_acx2 in_50_6 )  ( shft_acomp_aadd_57_6_acx0 in_50_6 )  ( shft_acomp_al1_57_6 Q )  ;
   - shft.comp.in2[7] ( shft_acomp_aadd_57_6_acx2 in_51_6 )  ( shft_acomp_aadd_57_6_acx0 in_51_6 )  ( shft_acomp_al2_57_6 Q )  ;
   - shft.comp.cout[7] ( shft_acomp_aadd_57_6_acx1 out )  ;
   - shft.comp.tmp[0] ( shft_acomp_ainv__l1 Y )  ( shft_acomp_aor__l1 B )  ;
   - shft.comp.or_l1.Y ( shft_acomp_aor__l1 Y )  ( shft_acomp_acelem_acx0 in_50_6 )  ;
   - shft.comp.or_l2.Y ( shft_acomp_aor__l2 Y )  ( shft_acomp_acelem_acx0 in_51_6 )  ;
   - shft.comp.delay2.cx5.out ( shft_acomp_adelay2_acx6 in_50_6 )  ( shft_acomp_adelay2_acx5 out )  ;
   - shft.comp.delay2.cx6.out ( shft_acomp_adelay2_acx6 out )  ( shft_acomp_adelay2_acx7 in_50_6 )  ;
   - shft.comp.delay2.cx0.out ( shft_acomp_adelay2_acx0 out )  ( shft_acomp_adelay2_acx1 in_50_6 )  ;
   - shft.comp.delay2.cx1.out ( shft_acomp_adelay2_acx2 in_50_6 )  ( shft_acomp_adelay2_acx1 out )  ;
   - shft.comp.delay2.cx2.out ( shft_acomp_adelay2_acx2 out )  ( shft_acomp_adelay2_acx3 in_50_6 )  ;
   - shft.comp.delay2.cx3.out ( shft_acomp_adelay2_acx4 in_50_6 )  ( shft_acomp_adelay2_acx3 out )  ;
   - shft.comp.delay2.cx4.out ( shft_acomp_adelay2_acx4 out )  ( shft_acomp_adelay2_acx5 in_50_6 )  ;
   - shft.comp.pulseG.i7.Y ( shft_acomp_apulseG_ai8 A )  ( shft_acomp_apulseG_ai7 Y )  ;
   - shft.comp.pulseG.i8.Y ( shft_acomp_apulseG_ai8 Y )  ( shft_acomp_apulseG_ai9 A )  ;
   - shft.comp.pulseG.sig_inv ( shft_acomp_apulseG_ai Y )  ( shft_acomp_apulseG_anor B )  ;
   - shft.comp.pulseG.sgn ( shft_acomp_apulseG_aand A )  ( shft_acomp_apulseG_anor Y )  ( shft_acomp_apulseG_ai1 A )  ;
   - shft.comp.pulseG.i9.Y ( shft_acomp_apulseG_aand B )  ( shft_acomp_apulseG_ai9 Y )  ;
   - shft.comp.pulseG.i3.Y ( shft_acomp_apulseG_ai4 A )  ( shft_acomp_apulseG_ai3 Y )  ;
   - shft.comp.pulseG.i4.Y ( shft_acomp_apulseG_ai4 Y )  ( shft_acomp_apulseG_ai5 A )  ;
   - shft.comp.pulseG.i6.Y ( shft_acomp_apulseG_ai7 A )  ( shft_acomp_apulseG_ai6 Y )  ;
   - shft.comp.pulseG.i5.Y ( shft_acomp_apulseG_ai6 A )  ( shft_acomp_apulseG_ai5 Y )  ;
   - shft.comp.pulseG.i2.Y ( shft_acomp_apulseG_ai3 A )  ( shft_acomp_apulseG_ai2 Y )  ;
   - shft.comp.pulseG.i1.Y ( shft_acomp_apulseG_ai2 A )  ( shft_acomp_apulseG_ai1 Y )  ;
   - shft.comp.add[0]._YC ( shft_acomp_aadd_50_6_acx2 in_53_6 )  ( shft_acomp_aadd_50_6_acx0 out )  ( shft_acomp_aadd_50_6_acx1 in_50_6 )  ;
   - shft.comp.add[0]._YS ( shft_acomp_aadd_50_6_acx2 out )  ( shft_acomp_aadd_50_6_acx3 in_50_6 )  ;
   - shft.comp.add[1]._YC ( shft_acomp_aadd_51_6_acx2 in_53_6 )  ( shft_acomp_aadd_51_6_acx0 out )  ( shft_acomp_aadd_51_6_acx1 in_50_6 )  ;
   - shft.comp.add[1]._YS ( shft_acomp_aadd_51_6_acx2 out )  ( shft_acomp_aadd_51_6_acx3 in_50_6 )  ;
   - shft.comp.add[2]._YC ( shft_acomp_aadd_52_6_acx2 in_53_6 )  ( shft_acomp_aadd_52_6_acx0 out )  ( shft_acomp_aadd_52_6_acx1 in_50_6 )  ;
   - shft.comp.add[2]._YS ( shft_acomp_aadd_52_6_acx2 out )  ( shft_acomp_aadd_52_6_acx3 in_50_6 )  ;
   - shft.comp.add[3]._YC ( shft_acomp_aadd_53_6_acx2 in_53_6 )  ( shft_acomp_aadd_53_6_acx0 out )  ( shft_acomp_aadd_53_6_acx1 in_50_6 )  ;
   - shft.comp.add[3]._YS ( shft_acomp_aadd_53_6_acx2 out )  ( shft_acomp_aadd_53_6_acx3 in_50_6 )  ;
   - shft.comp.add[4]._YC ( shft_acomp_aadd_54_6_acx2 in_53_6 )  ( shft_acomp_aadd_54_6_acx0 out )  ( shft_acomp_aadd_54_6_acx1 in_50_6 )  ;
   - shft.comp.add[4]._YS ( shft_acomp_aadd_54_6_acx2 out )  ( shft_acomp_aadd_54_6_acx3 in_50_6 )  ;
   - shft.comp.add[5]._YC ( shft_acomp_aadd_55_6_acx2 in_53_6 )  ( shft_acomp_aadd_55_6_acx0 out )  ( shft_acomp_aadd_55_6_acx1 in_50_6 )  ;
   - shft.comp.add[5]._YS ( shft_acomp_aadd_55_6_acx2 out )  ( shft_acomp_aadd_55_6_acx3 in_50_6 )  ;
   - shft.comp.add[6]._YC ( shft_acomp_aadd_56_6_acx2 in_53_6 )  ( shft_acomp_aadd_56_6_acx0 out )  ( shft_acomp_aadd_56_6_acx1 in_50_6 )  ;
   - shft.comp.add[6]._YS ( shft_acomp_aadd_56_6_acx2 out )  ( shft_acomp_aadd_56_6_acx3 in_50_6 )  ;
   - shft.comp.add[7]._YC ( shft_acomp_aadd_57_6_acx2 in_53_6 )  ( shft_acomp_aadd_57_6_acx0 out )  ( shft_acomp_aadd_57_6_acx1 in_50_6 )  ;
   - shft.comp.add[7]._YS ( shft_acomp_aadd_57_6_acx2 out )  ( shft_acomp_aadd_57_6_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx5.out ( shft_acomp_adelay3_acx6 in_50_6 )  ( shft_acomp_adelay3_acx5 out )  ;
   - shft.comp.delay3.cx6.out ( shft_acomp_adelay3_acx6 out )  ( shft_acomp_adelay3_acx7 in_50_6 )  ;
   - shft.comp.delay3.cx0.out ( shft_acomp_adelay3_acx0 out )  ( shft_acomp_adelay3_acx1 in_50_6 )  ;
   - shft.comp.delay3.cx1.out ( shft_acomp_adelay3_acx2 in_50_6 )  ( shft_acomp_adelay3_acx1 out )  ;
   - shft.comp.delay3.cx2.out ( shft_acomp_adelay3_acx2 out )  ( shft_acomp_adelay3_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx3.out ( shft_acomp_adelay3_acx4 in_50_6 )  ( shft_acomp_adelay3_acx3 out )  ;
   - shft.comp.delay3.cx4.out ( shft_acomp_adelay3_acx4 out )  ( shft_acomp_adelay3_acx5 in_50_6 )  ;
   - shft.comp.delay1.cx5.out ( shft_acomp_adelay1_acx6 in_50_6 )  ( shft_acomp_adelay1_acx5 out )  ;
   - shft.comp.delay1.cx6.out ( shft_acomp_adelay1_acx6 out )  ( shft_acomp_adelay1_acx7 in_50_6 )  ;
   - shft.comp.delay1.cx0.out ( shft_acomp_adelay1_acx0 out )  ( shft_acomp_adelay1_acx1 in_50_6 )  ;
   - shft.comp.delay1.cx1.out ( shft_acomp_adelay1_acx2 in_50_6 )  ( shft_acomp_adelay1_acx1 out )  ;
   - shft.comp.delay1.cx2.out ( shft_acomp_adelay1_acx2 out )  ( shft_acomp_adelay1_acx3 in_50_6 )  ;
   - shft.comp.delay1.cx3.out ( shft_acomp_adelay1_acx4 in_50_6 )  ( shft_acomp_adelay1_acx3 out )  ;
   - shft.comp.delay1.cx4.out ( shft_acomp_adelay1_acx4 out )  ( shft_acomp_adelay1_acx5 in_50_6 )  ;
   - shft.sub.tmp_Rr ( shft_asub_adelay2_acx0 in_50_6 )  ( shft_asub_adelay1_acx7 out )  ;
   - shft.sub.tmp_Ra ( shft_asub_ainv__r A )  ( shft_asub_anor Y )  ;
   - shft.sub.inv_r.Y ( shft_asub_ainv__r Y )  ( shft_asub_acelem_acx0 in_52_6 )  ;
   - shft.sub.tmp[1] ( shft_asub_ainv__l2 Y )  ( shft_asub_aor__l2 B )  ;
   - shft.sub.pulse ( shft_asub_apulseG_aand Y )  ( shft_asub_al1_50_6 CLK )  ( shft_asub_al1_51_6 CLK ) 
 ( shft_asub_al1_52_6 CLK )  ( shft_asub_al1_53_6 CLK )  ( shft_asub_al1_54_6 CLK )  ( shft_asub_al1_55_6 CLK ) 
 ( shft_asub_al1_56_6 CLK )  ( shft_asub_al1_57_6 CLK )  ( shft_asub_al2_50_6 CLK )  ( shft_asub_al2_51_6 CLK ) 
 ( shft_asub_al2_52_6 CLK )  ( shft_asub_al2_53_6 CLK )  ( shft_asub_al2_54_6 CLK )  ( shft_asub_al2_55_6 CLK ) 
 ( shft_asub_al2_56_6 CLK )  ( shft_asub_al2_57_6 CLK )  ;
   - shft.sub.in1[0] ( shft_asub_aadd_50_6_acx2 in_50_6 )  ( shft_asub_aadd_50_6_acx0 in_50_6 )  ( shft_asub_al1_50_6 Q )  ;
   - shft.sub.in2[0] ( shft_asub_aadd_50_6_acx2 in_51_6 )  ( shft_asub_aadd_50_6_acx0 in_51_6 )  ( shft_asub_al2_50_6 Q )  ;
   - shft.sub.cin0 ( shft_asub_aadd_50_6_acx2 in_52_6 )  ( shft_asub_aadd_50_6_acx0 in_52_6 )  ( shft_asub_atoGND Y )  ;
   - shft.sub.cout[0] ( shft_asub_aadd_50_6_acx1 out )  ( shft_asub_aadd_51_6_acx2 in_52_6 )  ( shft_asub_aadd_51_6_acx0 in_52_6 )  ;
   - shft.sub.in1[1] ( shft_asub_aadd_51_6_acx2 in_50_6 )  ( shft_asub_aadd_51_6_acx0 in_50_6 )  ( shft_asub_al1_51_6 Q )  ;
   - shft.sub.in2[1] ( shft_asub_aadd_51_6_acx2 in_51_6 )  ( shft_asub_aadd_51_6_acx0 in_51_6 )  ( shft_asub_al2_51_6 Q )  ;
   - shft.sub.cout[1] ( shft_asub_aadd_51_6_acx1 out )  ( shft_asub_aadd_52_6_acx2 in_52_6 )  ( shft_asub_aadd_52_6_acx0 in_52_6 )  ;
   - shft.sub.in1[2] ( shft_asub_aadd_52_6_acx2 in_50_6 )  ( shft_asub_aadd_52_6_acx0 in_50_6 )  ( shft_asub_al1_52_6 Q )  ;
   - shft.sub.in2[2] ( shft_asub_aadd_52_6_acx2 in_51_6 )  ( shft_asub_aadd_52_6_acx0 in_51_6 )  ( shft_asub_al2_52_6 Q )  ;
   - shft.sub.cout[2] ( shft_asub_aadd_52_6_acx1 out )  ( shft_asub_aadd_53_6_acx2 in_52_6 )  ( shft_asub_aadd_53_6_acx0 in_52_6 )  ;
   - shft.sub.in1[3] ( shft_asub_aadd_53_6_acx2 in_50_6 )  ( shft_asub_aadd_53_6_acx0 in_50_6 )  ( shft_asub_al1_53_6 Q )  ;
   - shft.sub.in2[3] ( shft_asub_aadd_53_6_acx2 in_51_6 )  ( shft_asub_aadd_53_6_acx0 in_51_6 )  ( shft_asub_al2_53_6 Q )  ;
   - shft.sub.cout[3] ( shft_asub_aadd_53_6_acx1 out )  ( shft_asub_aadd_54_6_acx2 in_52_6 )  ( shft_asub_aadd_54_6_acx0 in_52_6 )  ;
   - shft.sub.in1[4] ( shft_asub_aadd_54_6_acx2 in_50_6 )  ( shft_asub_aadd_54_6_acx0 in_50_6 )  ( shft_asub_al1_54_6 Q )  ;
   - shft.sub.in2[4] ( shft_asub_aadd_54_6_acx2 in_51_6 )  ( shft_asub_aadd_54_6_acx0 in_51_6 )  ( shft_asub_al2_54_6 Q )  ;
   - shft.sub.cout[4] ( shft_asub_aadd_54_6_acx1 out )  ( shft_asub_aadd_55_6_acx2 in_52_6 )  ( shft_asub_aadd_55_6_acx0 in_52_6 )  ;
   - shft.sub.in1[5] ( shft_asub_aadd_55_6_acx2 in_50_6 )  ( shft_asub_aadd_55_6_acx0 in_50_6 )  ( shft_asub_al1_55_6 Q )  ;
   - shft.sub.in2[5] ( shft_asub_aadd_55_6_acx2 in_51_6 )  ( shft_asub_aadd_55_6_acx0 in_51_6 )  ( shft_asub_al2_55_6 Q )  ;
   - shft.sub.cout[5] ( shft_asub_aadd_55_6_acx1 out )  ( shft_asub_aadd_56_6_acx2 in_52_6 )  ( shft_asub_aadd_56_6_acx0 in_52_6 )  ;
   - shft.sub.in1[6] ( shft_asub_aadd_56_6_acx2 in_50_6 )  ( shft_asub_aadd_56_6_acx0 in_50_6 )  ( shft_asub_al1_56_6 Q )  ;
   - shft.sub.in2[6] ( shft_asub_aadd_56_6_acx2 in_51_6 )  ( shft_asub_aadd_56_6_acx0 in_51_6 )  ( shft_asub_al2_56_6 Q )  ;
   - shft.sub.cout[6] ( shft_asub_aadd_56_6_acx1 out )  ( shft_asub_aadd_57_6_acx2 in_52_6 )  ( shft_asub_aadd_57_6_acx0 in_52_6 )  ;
   - shft.sub.in1[7] ( shft_asub_aadd_57_6_acx2 in_50_6 )  ( shft_asub_aadd_57_6_acx0 in_50_6 )  ( shft_asub_al1_57_6 Q )  ;
   - shft.sub.in2[7] ( shft_asub_aadd_57_6_acx2 in_51_6 )  ( shft_asub_aadd_57_6_acx0 in_51_6 )  ( shft_asub_al2_57_6 Q )  ;
   - shft.sub.cout[7] ( shft_asub_aadd_57_6_acx1 out )  ;
   - shft.sub.tmp[0] ( shft_asub_ainv__l1 Y )  ( shft_asub_aor__l1 B )  ;
   - shft.sub.or_l1.Y ( shft_asub_aor__l1 Y )  ( shft_asub_acelem_acx0 in_50_6 )  ;
   - shft.sub.or_l2.Y ( shft_asub_aor__l2 Y )  ( shft_asub_acelem_acx0 in_51_6 )  ;
   - shft.sub.delay2.cx5.out ( shft_asub_adelay2_acx6 in_50_6 )  ( shft_asub_adelay2_acx5 out )  ;
   - shft.sub.delay2.cx6.out ( shft_asub_adelay2_acx6 out )  ( shft_asub_adelay2_acx7 in_50_6 )  ;
   - shft.sub.delay2.cx0.out ( shft_asub_adelay2_acx0 out )  ( shft_asub_adelay2_acx1 in_50_6 )  ;
   - shft.sub.delay2.cx1.out ( shft_asub_adelay2_acx2 in_50_6 )  ( shft_asub_adelay2_acx1 out )  ;
   - shft.sub.delay2.cx2.out ( shft_asub_adelay2_acx2 out )  ( shft_asub_adelay2_acx3 in_50_6 )  ;
   - shft.sub.delay2.cx3.out ( shft_asub_adelay2_acx4 in_50_6 )  ( shft_asub_adelay2_acx3 out )  ;
   - shft.sub.delay2.cx4.out ( shft_asub_adelay2_acx4 out )  ( shft_asub_adelay2_acx5 in_50_6 )  ;
   - shft.sub.pulseG.i7.Y ( shft_asub_apulseG_ai8 A )  ( shft_asub_apulseG_ai7 Y )  ;
   - shft.sub.pulseG.i8.Y ( shft_asub_apulseG_ai8 Y )  ( shft_asub_apulseG_ai9 A )  ;
   - shft.sub.pulseG.sig_inv ( shft_asub_apulseG_ai Y )  ( shft_asub_apulseG_anor B )  ;
   - shft.sub.pulseG.sgn ( shft_asub_apulseG_aand A )  ( shft_asub_apulseG_anor Y )  ( shft_asub_apulseG_ai1 A )  ;
   - shft.sub.pulseG.i9.Y ( shft_asub_apulseG_aand B )  ( shft_asub_apulseG_ai9 Y )  ;
   - shft.sub.pulseG.i3.Y ( shft_asub_apulseG_ai4 A )  ( shft_asub_apulseG_ai3 Y )  ;
   - shft.sub.pulseG.i4.Y ( shft_asub_apulseG_ai4 Y )  ( shft_asub_apulseG_ai5 A )  ;
   - shft.sub.pulseG.i6.Y ( shft_asub_apulseG_ai7 A )  ( shft_asub_apulseG_ai6 Y )  ;
   - shft.sub.pulseG.i5.Y ( shft_asub_apulseG_ai6 A )  ( shft_asub_apulseG_ai5 Y )  ;
   - shft.sub.pulseG.i2.Y ( shft_asub_apulseG_ai3 A )  ( shft_asub_apulseG_ai2 Y )  ;
   - shft.sub.pulseG.i1.Y ( shft_asub_apulseG_ai2 A )  ( shft_asub_apulseG_ai1 Y )  ;
   - shft.sub.add[0]._YC ( shft_asub_aadd_50_6_acx2 in_53_6 )  ( shft_asub_aadd_50_6_acx0 out )  ( shft_asub_aadd_50_6_acx1 in_50_6 )  ;
   - shft.sub.add[0]._YS ( shft_asub_aadd_50_6_acx2 out )  ( shft_asub_aadd_50_6_acx3 in_50_6 )  ;
   - shft.sub.add[1]._YC ( shft_asub_aadd_51_6_acx2 in_53_6 )  ( shft_asub_aadd_51_6_acx0 out )  ( shft_asub_aadd_51_6_acx1 in_50_6 )  ;
   - shft.sub.add[1]._YS ( shft_asub_aadd_51_6_acx2 out )  ( shft_asub_aadd_51_6_acx3 in_50_6 )  ;
   - shft.sub.add[2]._YC ( shft_asub_aadd_52_6_acx2 in_53_6 )  ( shft_asub_aadd_52_6_acx0 out )  ( shft_asub_aadd_52_6_acx1 in_50_6 )  ;
   - shft.sub.add[2]._YS ( shft_asub_aadd_52_6_acx2 out )  ( shft_asub_aadd_52_6_acx3 in_50_6 )  ;
   - shft.sub.add[3]._YC ( shft_asub_aadd_53_6_acx2 in_53_6 )  ( shft_asub_aadd_53_6_acx0 out )  ( shft_asub_aadd_53_6_acx1 in_50_6 )  ;
   - shft.sub.add[3]._YS ( shft_asub_aadd_53_6_acx2 out )  ( shft_asub_aadd_53_6_acx3 in_50_6 )  ;
   - shft.sub.add[4]._YC ( shft_asub_aadd_54_6_acx2 in_53_6 )  ( shft_asub_aadd_54_6_acx0 out )  ( shft_asub_aadd_54_6_acx1 in_50_6 )  ;
   - shft.sub.add[4]._YS ( shft_asub_aadd_54_6_acx2 out )  ( shft_asub_aadd_54_6_acx3 in_50_6 )  ;
   - shft.sub.add[5]._YC ( shft_asub_aadd_55_6_acx2 in_53_6 )  ( shft_asub_aadd_55_6_acx0 out )  ( shft_asub_aadd_55_6_acx1 in_50_6 )  ;
   - shft.sub.add[5]._YS ( shft_asub_aadd_55_6_acx2 out )  ( shft_asub_aadd_55_6_acx3 in_50_6 )  ;
   - shft.sub.add[6]._YC ( shft_asub_aadd_56_6_acx2 in_53_6 )  ( shft_asub_aadd_56_6_acx0 out )  ( shft_asub_aadd_56_6_acx1 in_50_6 )  ;
   - shft.sub.add[6]._YS ( shft_asub_aadd_56_6_acx2 out )  ( shft_asub_aadd_56_6_acx3 in_50_6 )  ;
   - shft.sub.add[7]._YC ( shft_asub_aadd_57_6_acx2 in_53_6 )  ( shft_asub_aadd_57_6_acx0 out )  ( shft_asub_aadd_57_6_acx1 in_50_6 )  ;
   - shft.sub.add[7]._YS ( shft_asub_aadd_57_6_acx2 out )  ( shft_asub_aadd_57_6_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx5.out ( shft_asub_adelay1_acx6 in_50_6 )  ( shft_asub_adelay1_acx5 out )  ;
   - shft.sub.delay1.cx6.out ( shft_asub_adelay1_acx6 out )  ( shft_asub_adelay1_acx7 in_50_6 )  ;
   - shft.sub.delay1.cx0.out ( shft_asub_adelay1_acx0 out )  ( shft_asub_adelay1_acx1 in_50_6 )  ;
   - shft.sub.delay1.cx1.out ( shft_asub_adelay1_acx2 in_50_6 )  ( shft_asub_adelay1_acx1 out )  ;
   - shft.sub.delay1.cx2.out ( shft_asub_adelay1_acx2 out )  ( shft_asub_adelay1_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx3.out ( shft_asub_adelay1_acx4 in_50_6 )  ( shft_asub_adelay1_acx3 out )  ;
   - shft.sub.delay1.cx4.out ( shft_asub_adelay1_acx4 out )  ( shft_asub_adelay1_acx5 in_50_6 )  ;
   - pre.split65.d[0] ( pre_aadderLeft_al1_50_6 D )  ( pre_asplit_al_50_6 Q )  ( pre_aadderRight_al1_50_6 D )  ;
   - pre.split65.d[1] ( pre_aadderLeft_al1_51_6 D )  ( pre_asplit_al_51_6 Q )  ( pre_aadderRight_al1_51_6 D )  ;
   - pre.split65.d[2] ( pre_aadderLeft_al1_52_6 D )  ( pre_asplit_al_52_6 Q )  ( pre_aadderRight_al1_52_6 D )  ;
   - pre.split65.d[3] ( pre_aadderLeft_al1_53_6 D )  ( pre_asplit_al_53_6 Q )  ( pre_aadderRight_al1_53_6 D )  ;
   - pre.split65.d[4] ( pre_aadderLeft_al1_54_6 D )  ( pre_asplit_al_54_6 Q )  ( pre_aadderRight_al1_54_6 D )  ;
   - pre.split65.d[5] ( pre_aadderLeft_al1_55_6 D )  ( pre_asplit_al_55_6 Q )  ( pre_aadderRight_al1_55_6 D )  ;
   - pre.split65.d[6] ( pre_aadderLeft_al1_56_6 D )  ( pre_asplit_al_56_6 Q )  ( pre_aadderRight_al1_56_6 D )  ;
   - pre.split65.d[7] ( pre_aadderLeft_al1_57_6 D )  ( pre_asplit_al_57_6 Q )  ( pre_aadderRight_al1_57_6 D )  ;
   - pre.split65.r ( pre_aadderLeft_ainv__l1 A )  ( pre_asplit_aand2 Y )  ;
   - pre.split65.a ( pre_aadderLeft_apulseG_ai A )  ( pre_aadderLeft_adelay1_acx0 in_50_6 )  ( pre_aadderLeft_acelem_acx0 out ) 
 ( pre_asplit_aor B )  ( pre_asrc65_anor B )  ;
   - pre.srcOut65.d[0] ( pre_aadderLeft_al2_50_6 D )  ( pre_asrc65_aset0 Y )  ;
   - pre.srcOut65.d[1] ( pre_aadderLeft_al2_51_6 D )  ( pre_asrc65_aset1 Y )  ;
   - pre.srcOut65.d[2] ( pre_aadderLeft_al2_52_6 D )  ( pre_asrc65_aset2 Y )  ;
   - pre.srcOut65.d[3] ( pre_aadderLeft_al2_53_6 D )  ( pre_asrc65_aset3 Y )  ;
   - pre.srcOut65.d[4] ( pre_aadderLeft_al2_54_6 D )  ( pre_asrc65_aset4 Y )  ;
   - pre.srcOut65.d[5] ( pre_aadderLeft_al2_55_6 D )  ( pre_asrc65_aset5 Y )  ;
   - pre.srcOut65.d[6] ( pre_aadderLeft_al2_56_6 D )  ( pre_asrc65_aset6 Y )  ;
   - pre.srcOut65.d[7] ( pre_aadderLeft_al2_57_6 D )  ( pre_asrc65_aset7 Y )  ;
   - pre.srcOut65.r ( pre_aadderLeft_ainv__l2 A )  ( pre_asrc65_anor Y )  ;
   - pre.addOut65.d[0] ( pre_aadderLeft_aadd_50_6_acx3 out )  ( pre_amerge_amux_50_6 B )  ;
   - pre.addOut65.d[1] ( pre_aadderLeft_aadd_51_6_acx3 out )  ( pre_amerge_amux_51_6 B )  ;
   - pre.addOut65.d[2] ( pre_aadderLeft_aadd_52_6_acx3 out )  ( pre_amerge_amux_52_6 B )  ;
   - pre.addOut65.d[3] ( pre_aadderLeft_aadd_53_6_acx3 out )  ( pre_amerge_amux_53_6 B )  ;
   - pre.addOut65.d[4] ( pre_aadderLeft_aadd_54_6_acx3 out )  ( pre_amerge_amux_54_6 B )  ;
   - pre.addOut65.d[5] ( pre_aadderLeft_aadd_55_6_acx3 out )  ( pre_amerge_amux_55_6 B )  ;
   - pre.addOut65.d[6] ( pre_aadderLeft_aadd_56_6_acx3 out )  ( pre_amerge_amux_56_6 B )  ;
   - pre.addOut65.d[7] ( pre_aadderLeft_aadd_57_6_acx3 out )  ( pre_amerge_amux_57_6 B )  ;
   - pre.addOut65.r ( pre_aadderLeft_adelay2_acx7 out )  ( pre_amerge_ainv__L2 A )  ;
   - pre.addOut65.a ( pre_aadderLeft_anor B )  ( pre_amerge_acelem2_acx0 out )  ( pre_amerge_aor B )  ;
   - pre.addOut97.d[0] ( pre_amerge_amux_50_6 A )  ( pre_aadderRight_aadd_50_6_acx3 out )  ;
   - pre.addOut97.d[1] ( pre_amerge_amux_51_6 A )  ( pre_aadderRight_aadd_51_6_acx3 out )  ;
   - pre.addOut97.d[2] ( pre_amerge_amux_52_6 A )  ( pre_aadderRight_aadd_52_6_acx3 out )  ;
   - pre.addOut97.d[3] ( pre_amerge_amux_53_6 A )  ( pre_aadderRight_aadd_53_6_acx3 out )  ;
   - pre.addOut97.d[4] ( pre_amerge_amux_54_6 A )  ( pre_aadderRight_aadd_54_6_acx3 out )  ;
   - pre.addOut97.d[5] ( pre_amerge_amux_55_6 A )  ( pre_aadderRight_aadd_55_6_acx3 out )  ;
   - pre.addOut97.d[6] ( pre_amerge_amux_56_6 A )  ( pre_aadderRight_aadd_56_6_acx3 out )  ;
   - pre.addOut97.d[7] ( pre_amerge_amux_57_6 A )  ( pre_aadderRight_aadd_57_6_acx3 out )  ;
   - pre.addOut97.r ( pre_amerge_ainv__L1 A )  ( pre_aadderRight_adelay2_acx7 out )  ;
   - pre.addOut97.a ( pre_amerge_acelem1_acx0 out )  ( pre_amerge_aor A )  ( pre_aadderRight_anor B )  ;
   - pre.compMerge.d[0] ( pre_amerge_amux_50_6 S )  ( pre_amerge_amux_51_6 S )  ( pre_amerge_amux_52_6 S ) 
 ( pre_amerge_amux_53_6 S )  ( pre_amerge_amux_54_6 S )  ( pre_amerge_amux_55_6 S )  ( pre_amerge_amux_56_6 S ) 
 ( pre_amerge_amux_57_6 S )  ( pre_amerge_ainv1__Cd A )  ( pre_amerge_aand1 A )  ( pre_asplit_acontrolLatch D ) 
 ( pre_acp1_al_50_6 Q )  ;
   - pre.compMerge.r ( pre_amerge_adelay1_acx0 in_50_6 )  ( pre_asplit_ainv__c A )  ( pre_acp1_adelay1_acx7 out )  ;
   - pre.compMerge.a ( pre_amerge_adelay2_acx0 in_50_6 )  ( pre_amerge_apulseG_ai A )  ( pre_amerge_aor Y ) 
 ( pre_acp1_anor__3 B )  ;
   - pre.split97.r ( pre_asplit_aand1 Y )  ( pre_aadderRight_ainv__l1 A )  ;
   - pre.split97.a ( pre_asplit_aor A )  ( pre_asrc97_anor B )  ( pre_aadderRight_apulseG_ai A ) 
 ( pre_aadderRight_adelay1_acx0 in_50_6 )  ( pre_aadderRight_acelem_acx0 out )  ;
   - pre.srcOut97.d[0] ( pre_asrc97_asetGND0 Y )  ( pre_aadderRight_al2_50_6 D )  ;
   - pre.srcOut97.d[1] ( pre_asrc97_asetGND1 Y )  ( pre_aadderRight_al2_51_6 D )  ;
   - pre.srcOut97.d[2] ( pre_asrc97_asetGND2 Y )  ( pre_aadderRight_al2_52_6 D )  ;
   - pre.srcOut97.d[3] ( pre_asrc97_asetGND3 Y )  ( pre_aadderRight_al2_53_6 D )  ;
   - pre.srcOut97.d[4] ( pre_asrc97_asetGND4 Y )  ( pre_aadderRight_al2_54_6 D )  ;
   - pre.srcOut97.d[5] ( pre_asrc97_asetGND5 Y )  ( pre_aadderRight_al2_55_6 D )  ;
   - pre.srcOut97.d[6] ( pre_asrc97_asetGND6 Y )  ( pre_aadderRight_al2_56_6 D )  ;
   - pre.srcOut97.d[7] ( pre_asrc97_asetGND7 Y )  ( pre_aadderRight_al2_57_6 D )  ;
   - pre.srcOut97.r ( pre_asrc97_anor Y )  ( pre_aadderRight_ainv__l2 A )  ;
   - pre.adderLeft.tmp_Rr ( pre_aadderLeft_adelay2_acx0 in_50_6 )  ( pre_aadderLeft_adelay1_acx7 out )  ;
   - pre.adderLeft.tmp_Ra ( pre_aadderLeft_ainv__r A )  ( pre_aadderLeft_anor Y )  ;
   - pre.adderLeft.inv_r.Y ( pre_aadderLeft_ainv__r Y )  ( pre_aadderLeft_acelem_acx0 in_52_6 )  ;
   - pre.adderLeft.tmp[1] ( pre_aadderLeft_ainv__l2 Y )  ( pre_aadderLeft_aor__l2 B )  ;
   - pre.adderLeft.pulse ( pre_aadderLeft_apulseG_aand Y )  ( pre_aadderLeft_al1_50_6 CLK )  ( pre_aadderLeft_al1_51_6 CLK ) 
 ( pre_aadderLeft_al1_52_6 CLK )  ( pre_aadderLeft_al1_53_6 CLK )  ( pre_aadderLeft_al1_54_6 CLK )  ( pre_aadderLeft_al1_55_6 CLK ) 
 ( pre_aadderLeft_al1_56_6 CLK )  ( pre_aadderLeft_al1_57_6 CLK )  ( pre_aadderLeft_al2_50_6 CLK )  ( pre_aadderLeft_al2_51_6 CLK ) 
 ( pre_aadderLeft_al2_52_6 CLK )  ( pre_aadderLeft_al2_53_6 CLK )  ( pre_aadderLeft_al2_54_6 CLK )  ( pre_aadderLeft_al2_55_6 CLK ) 
 ( pre_aadderLeft_al2_56_6 CLK )  ( pre_aadderLeft_al2_57_6 CLK )  ;
   - pre.adderLeft.in1[0] ( pre_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_50_6 Q )  ;
   - pre.adderLeft.in2[0] ( pre_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_50_6 Q )  ;
   - pre.adderLeft.cin0 ( pre_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( pre_aadderLeft_atoGND Y )  ;
   - pre.adderLeft.cout[0] ( pre_aadderLeft_aadd_50_6_acx1 out )  ( pre_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[1] ( pre_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_51_6 Q )  ;
   - pre.adderLeft.in2[1] ( pre_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_51_6 Q )  ;
   - pre.adderLeft.cout[1] ( pre_aadderLeft_aadd_51_6_acx1 out )  ( pre_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[2] ( pre_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_52_6 Q )  ;
   - pre.adderLeft.in2[2] ( pre_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_52_6 Q )  ;
   - pre.adderLeft.cout[2] ( pre_aadderLeft_aadd_52_6_acx1 out )  ( pre_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[3] ( pre_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_53_6 Q )  ;
   - pre.adderLeft.in2[3] ( pre_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_53_6 Q )  ;
   - pre.adderLeft.cout[3] ( pre_aadderLeft_aadd_53_6_acx1 out )  ( pre_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[4] ( pre_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_54_6 Q )  ;
   - pre.adderLeft.in2[4] ( pre_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_54_6 Q )  ;
   - pre.adderLeft.cout[4] ( pre_aadderLeft_aadd_54_6_acx1 out )  ( pre_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[5] ( pre_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_55_6 Q )  ;
   - pre.adderLeft.in2[5] ( pre_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_55_6 Q )  ;
   - pre.adderLeft.cout[5] ( pre_aadderLeft_aadd_55_6_acx1 out )  ( pre_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[6] ( pre_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_56_6 Q )  ;
   - pre.adderLeft.in2[6] ( pre_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_56_6 Q )  ;
   - pre.adderLeft.cout[6] ( pre_aadderLeft_aadd_56_6_acx1 out )  ( pre_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[7] ( pre_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_57_6 Q )  ;
   - pre.adderLeft.in2[7] ( pre_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_57_6 Q )  ;
   - pre.adderLeft.cout[7] ( pre_aadderLeft_aadd_57_6_acx1 out )  ;
   - pre.adderLeft.tmp[0] ( pre_aadderLeft_ainv__l1 Y )  ( pre_aadderLeft_aor__l1 B )  ;
   - pre.adderLeft.or_l1.Y ( pre_aadderLeft_aor__l1 Y )  ( pre_aadderLeft_acelem_acx0 in_50_6 )  ;
   - pre.adderLeft.or_l2.Y ( pre_aadderLeft_aor__l2 Y )  ( pre_aadderLeft_acelem_acx0 in_51_6 )  ;
   - pre.adderLeft.delay2.cx5.out ( pre_aadderLeft_adelay2_acx6 in_50_6 )  ( pre_aadderLeft_adelay2_acx5 out )  ;
   - pre.adderLeft.delay2.cx6.out ( pre_aadderLeft_adelay2_acx6 out )  ( pre_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - pre.adderLeft.delay2.cx0.out ( pre_aadderLeft_adelay2_acx0 out )  ( pre_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - pre.adderLeft.delay2.cx1.out ( pre_aadderLeft_adelay2_acx2 in_50_6 )  ( pre_aadderLeft_adelay2_acx1 out )  ;
   - pre.adderLeft.delay2.cx2.out ( pre_aadderLeft_adelay2_acx2 out )  ( pre_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - pre.adderLeft.delay2.cx3.out ( pre_aadderLeft_adelay2_acx4 in_50_6 )  ( pre_aadderLeft_adelay2_acx3 out )  ;
   - pre.adderLeft.delay2.cx4.out ( pre_aadderLeft_adelay2_acx4 out )  ( pre_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - pre.adderLeft.pulseG.i7.Y ( pre_aadderLeft_apulseG_ai8 A )  ( pre_aadderLeft_apulseG_ai7 Y )  ;
   - pre.adderLeft.pulseG.i8.Y ( pre_aadderLeft_apulseG_ai8 Y )  ( pre_aadderLeft_apulseG_ai9 A )  ;
   - pre.adderLeft.pulseG.sig_inv ( pre_aadderLeft_apulseG_ai Y )  ( pre_aadderLeft_apulseG_anor B )  ;
   - pre.adderLeft.pulseG.sgn ( pre_aadderLeft_apulseG_aand A )  ( pre_aadderLeft_apulseG_anor Y )  ( pre_aadderLeft_apulseG_ai1 A )  ;
   - pre.adderLeft.pulseG.i9.Y ( pre_aadderLeft_apulseG_aand B )  ( pre_aadderLeft_apulseG_ai9 Y )  ;
   - pre.adderLeft.pulseG.i3.Y ( pre_aadderLeft_apulseG_ai4 A )  ( pre_aadderLeft_apulseG_ai3 Y )  ;
   - pre.adderLeft.pulseG.i4.Y ( pre_aadderLeft_apulseG_ai4 Y )  ( pre_aadderLeft_apulseG_ai5 A )  ;
   - pre.adderLeft.pulseG.i6.Y ( pre_aadderLeft_apulseG_ai7 A )  ( pre_aadderLeft_apulseG_ai6 Y )  ;
   - pre.adderLeft.pulseG.i5.Y ( pre_aadderLeft_apulseG_ai6 A )  ( pre_aadderLeft_apulseG_ai5 Y )  ;
   - pre.adderLeft.pulseG.i2.Y ( pre_aadderLeft_apulseG_ai3 A )  ( pre_aadderLeft_apulseG_ai2 Y )  ;
   - pre.adderLeft.pulseG.i1.Y ( pre_aadderLeft_apulseG_ai2 A )  ( pre_aadderLeft_apulseG_ai1 Y )  ;
   - pre.adderLeft.add[0]._YC ( pre_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_50_6_acx0 out )  ( pre_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[0]._YS ( pre_aadderLeft_aadd_50_6_acx2 out )  ( pre_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[1]._YC ( pre_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_51_6_acx0 out )  ( pre_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[1]._YS ( pre_aadderLeft_aadd_51_6_acx2 out )  ( pre_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[2]._YC ( pre_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_52_6_acx0 out )  ( pre_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[2]._YS ( pre_aadderLeft_aadd_52_6_acx2 out )  ( pre_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[3]._YC ( pre_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_53_6_acx0 out )  ( pre_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[3]._YS ( pre_aadderLeft_aadd_53_6_acx2 out )  ( pre_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[4]._YC ( pre_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_54_6_acx0 out )  ( pre_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[4]._YS ( pre_aadderLeft_aadd_54_6_acx2 out )  ( pre_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[5]._YC ( pre_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_55_6_acx0 out )  ( pre_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[5]._YS ( pre_aadderLeft_aadd_55_6_acx2 out )  ( pre_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[6]._YC ( pre_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_56_6_acx0 out )  ( pre_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[6]._YS ( pre_aadderLeft_aadd_56_6_acx2 out )  ( pre_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[7]._YC ( pre_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_57_6_acx0 out )  ( pre_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[7]._YS ( pre_aadderLeft_aadd_57_6_acx2 out )  ( pre_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx5.out ( pre_aadderLeft_adelay1_acx6 in_50_6 )  ( pre_aadderLeft_adelay1_acx5 out )  ;
   - pre.adderLeft.delay1.cx6.out ( pre_aadderLeft_adelay1_acx6 out )  ( pre_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - pre.adderLeft.delay1.cx0.out ( pre_aadderLeft_adelay1_acx0 out )  ( pre_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - pre.adderLeft.delay1.cx1.out ( pre_aadderLeft_adelay1_acx2 in_50_6 )  ( pre_aadderLeft_adelay1_acx1 out )  ;
   - pre.adderLeft.delay1.cx2.out ( pre_aadderLeft_adelay1_acx2 out )  ( pre_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx3.out ( pre_aadderLeft_adelay1_acx4 in_50_6 )  ( pre_aadderLeft_adelay1_acx3 out )  ;
   - pre.adderLeft.delay1.cx4.out ( pre_aadderLeft_adelay1_acx4 out )  ( pre_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - pre.merge.data[0] ( pre_amerge_amux_50_6 Y )  ( pre_amerge_al_50_6 D )  ;
   - pre.merge.data[1] ( pre_amerge_amux_51_6 Y )  ( pre_amerge_al_51_6 D )  ;
   - pre.merge.data[2] ( pre_amerge_amux_52_6 Y )  ( pre_amerge_al_52_6 D )  ;
   - pre.merge.data[3] ( pre_amerge_amux_53_6 Y )  ( pre_amerge_al_53_6 D )  ;
   - pre.merge.data[4] ( pre_amerge_amux_54_6 Y )  ( pre_amerge_al_54_6 D )  ;
   - pre.merge.data[5] ( pre_amerge_amux_55_6 Y )  ( pre_amerge_al_55_6 D )  ;
   - pre.merge.data[6] ( pre_amerge_amux_56_6 Y )  ( pre_amerge_al_56_6 D )  ;
   - pre.merge.data[7] ( pre_amerge_amux_57_6 Y )  ( pre_amerge_al_57_6 D )  ;
   - pre.merge.tmpRr ( pre_amerge_adelay2_acx7 out )  ( pre_amerge_adelay3_acx0 in_50_6 )  ;
   - pre.merge.pulse ( pre_amerge_apulseG_aand Y )  ( pre_amerge_al_50_6 CLK )  ( pre_amerge_al_51_6 CLK ) 
 ( pre_amerge_al_52_6 CLK )  ( pre_amerge_al_53_6 CLK )  ( pre_amerge_al_54_6 CLK )  ( pre_amerge_al_55_6 CLK ) 
 ( pre_amerge_al_56_6 CLK )  ( pre_amerge_al_57_6 CLK )  ;
   - pre.merge.inv_Rd3.A ( pre_amerge_ainv__Rd3 A )  ( pre_amerge_al_52_6 Q )  ;
   - pre.merge.inv_Rd1.A ( pre_amerge_al_50_6 Q )  ( pre_amerge_ainv__Rd1 A )  ;
   - pre.merge.inv_Rd2.A ( pre_amerge_al_51_6 Q )  ( pre_amerge_ainv__Rd2 A )  ;
   - pre.merge.inv_Rd4.A ( pre_amerge_al_53_6 Q )  ( pre_amerge_ainv__Rd4 A )  ;
   - pre.merge.inv_Rd5.A ( pre_amerge_al_54_6 Q )  ( pre_amerge_ainv__Rd5 A )  ;
   - pre.merge.inv_Rd6.A ( pre_amerge_al_55_6 Q )  ( pre_amerge_ainv__Rd6 A )  ;
   - pre.merge.inv_Rd7.A ( pre_amerge_al_56_6 Q )  ( pre_amerge_ainv__Rd7 A )  ;
   - pre.merge.inv_Rd8.A ( pre_amerge_al_57_6 Q )  ( pre_amerge_ainv__Rd8 A )  ;
   - pre.merge.tmp[0] ( pre_amerge_aor__L1 B )  ( pre_amerge_ainv__L1 Y )  ;
   - pre.merge.or_L1.Y ( pre_amerge_aor__L1 Y )  ( pre_amerge_acelem1_acx0 in_50_6 )  ;
   - pre.merge.tmp[3] ( pre_amerge_aor__Cf B )  ( pre_amerge_ainv__Cf Y )  ;
   - pre.merge.or_Cf.Y ( pre_amerge_aor__Cf Y )  ( pre_amerge_acelem2_acx0 in_51_6 )  ;
   - pre.merge.CdInv ( pre_amerge_aand2 A )  ( pre_amerge_ainv1__Cd Y )  ;
   - pre.merge.Crbuff ( pre_amerge_aand2 B )  ( pre_amerge_adelay1_acx7 out )  ( pre_amerge_aand1 B )  ;
   - pre.merge.tmpCf ( pre_amerge_aand2 Y )  ( pre_amerge_ainv__Cf A )  ;
   - pre.merge.tmp_Ra ( pre_amerge_anor__Ra Y )  ( pre_amerge_ainv__Ra A )  ;
   - pre.merge.tmp[1] ( pre_amerge_ainv__L2 Y )  ( pre_amerge_aor__L2 B )  ;
   - pre.merge.or_L2.Y ( pre_amerge_aor__L2 Y )  ( pre_amerge_acelem2_acx0 in_50_6 )  ;
   - pre.merge.inv_Ra.Y ( pre_amerge_ainv__Ra Y )  ( pre_amerge_acelem1_acx0 in_52_6 )  ( pre_amerge_acelem2_acx0 in_52_6 )  ;
   - pre.merge.tmp[2] ( pre_amerge_aor__Ct B )  ( pre_amerge_ainv__Ct Y )  ;
   - pre.merge.or_Ct.Y ( pre_amerge_aor__Ct Y )  ( pre_amerge_acelem1_acx0 in_51_6 )  ;
   - pre.merge.tmpCt ( pre_amerge_ainv__Ct A )  ( pre_amerge_aand1 Y )  ;
   - pre.merge.delay2.cx5.out ( pre_amerge_adelay2_acx6 in_50_6 )  ( pre_amerge_adelay2_acx5 out )  ;
   - pre.merge.delay2.cx6.out ( pre_amerge_adelay2_acx6 out )  ( pre_amerge_adelay2_acx7 in_50_6 )  ;
   - pre.merge.delay2.cx0.out ( pre_amerge_adelay2_acx0 out )  ( pre_amerge_adelay2_acx1 in_50_6 )  ;
   - pre.merge.delay2.cx1.out ( pre_amerge_adelay2_acx2 in_50_6 )  ( pre_amerge_adelay2_acx1 out )  ;
   - pre.merge.delay2.cx2.out ( pre_amerge_adelay2_acx2 out )  ( pre_amerge_adelay2_acx3 in_50_6 )  ;
   - pre.merge.delay2.cx3.out ( pre_amerge_adelay2_acx4 in_50_6 )  ( pre_amerge_adelay2_acx3 out )  ;
   - pre.merge.delay2.cx4.out ( pre_amerge_adelay2_acx4 out )  ( pre_amerge_adelay2_acx5 in_50_6 )  ;
   - pre.merge.pulseG.i7.Y ( pre_amerge_apulseG_ai8 A )  ( pre_amerge_apulseG_ai7 Y )  ;
   - pre.merge.pulseG.i8.Y ( pre_amerge_apulseG_ai8 Y )  ( pre_amerge_apulseG_ai9 A )  ;
   - pre.merge.pulseG.sig_inv ( pre_amerge_apulseG_ai Y )  ( pre_amerge_apulseG_anor B )  ;
   - pre.merge.pulseG.sgn ( pre_amerge_apulseG_aand A )  ( pre_amerge_apulseG_anor Y )  ( pre_amerge_apulseG_ai1 A )  ;
   - pre.merge.pulseG.i9.Y ( pre_amerge_apulseG_aand B )  ( pre_amerge_apulseG_ai9 Y )  ;
   - pre.merge.pulseG.i3.Y ( pre_amerge_apulseG_ai4 A )  ( pre_amerge_apulseG_ai3 Y )  ;
   - pre.merge.pulseG.i4.Y ( pre_amerge_apulseG_ai4 Y )  ( pre_amerge_apulseG_ai5 A )  ;
   - pre.merge.pulseG.i6.Y ( pre_amerge_apulseG_ai7 A )  ( pre_amerge_apulseG_ai6 Y )  ;
   - pre.merge.pulseG.i5.Y ( pre_amerge_apulseG_ai6 A )  ( pre_amerge_apulseG_ai5 Y )  ;
   - pre.merge.pulseG.i2.Y ( pre_amerge_apulseG_ai3 A )  ( pre_amerge_apulseG_ai2 Y )  ;
   - pre.merge.pulseG.i1.Y ( pre_amerge_apulseG_ai2 A )  ( pre_amerge_apulseG_ai1 Y )  ;
   - pre.merge.delay3.cx5.out ( pre_amerge_adelay3_acx6 in_50_6 )  ( pre_amerge_adelay3_acx5 out )  ;
   - pre.merge.delay3.cx6.out ( pre_amerge_adelay3_acx6 out )  ( pre_amerge_adelay3_acx7 in_50_6 )  ;
   - pre.merge.delay3.cx0.out ( pre_amerge_adelay3_acx0 out )  ( pre_amerge_adelay3_acx1 in_50_6 )  ;
   - pre.merge.delay3.cx1.out ( pre_amerge_adelay3_acx2 in_50_6 )  ( pre_amerge_adelay3_acx1 out )  ;
   - pre.merge.delay3.cx2.out ( pre_amerge_adelay3_acx2 out )  ( pre_amerge_adelay3_acx3 in_50_6 )  ;
   - pre.merge.delay3.cx3.out ( pre_amerge_adelay3_acx4 in_50_6 )  ( pre_amerge_adelay3_acx3 out )  ;
   - pre.merge.delay3.cx4.out ( pre_amerge_adelay3_acx4 out )  ( pre_amerge_adelay3_acx5 in_50_6 )  ;
   - pre.merge.delay1.cx5.out ( pre_amerge_adelay1_acx6 in_50_6 )  ( pre_amerge_adelay1_acx5 out )  ;
   - pre.merge.delay1.cx6.out ( pre_amerge_adelay1_acx6 out )  ( pre_amerge_adelay1_acx7 in_50_6 )  ;
   - pre.merge.delay1.cx0.out ( pre_amerge_adelay1_acx0 out )  ( pre_amerge_adelay1_acx1 in_50_6 )  ;
   - pre.merge.delay1.cx1.out ( pre_amerge_adelay1_acx2 in_50_6 )  ( pre_amerge_adelay1_acx1 out )  ;
   - pre.merge.delay1.cx2.out ( pre_amerge_adelay1_acx2 out )  ( pre_amerge_adelay1_acx3 in_50_6 )  ;
   - pre.merge.delay1.cx3.out ( pre_amerge_adelay1_acx4 in_50_6 )  ( pre_amerge_adelay1_acx3 out )  ;
   - pre.merge.delay1.cx4.out ( pre_amerge_adelay1_acx4 out )  ( pre_amerge_adelay1_acx5 in_50_6 )  ;
   - pre.split.tmpRr ( pre_asplit_adelay2_acx0 in_50_6 )  ( pre_asplit_adelay1_acx7 out )  ;
   - pre.split.outRequest ( pre_asplit_adelay2_acx7 out )  ( pre_asplit_aand2 A )  ( pre_asplit_aand1 A )  ;
   - pre.split.pulse ( pre_asplit_apulseG_aand Y )  ( pre_asplit_acontrolLatch CLK )  ( pre_asplit_al_50_6 CLK ) 
 ( pre_asplit_al_51_6 CLK )  ( pre_asplit_al_52_6 CLK )  ( pre_asplit_al_53_6 CLK )  ( pre_asplit_al_54_6 CLK ) 
 ( pre_asplit_al_55_6 CLK )  ( pre_asplit_al_56_6 CLK )  ( pre_asplit_al_57_6 CLK )  ;
   - pre.split.tmp ( pre_asplit_ainv__r A )  ( pre_asplit_anor__R Y )  ;
   - pre.split.inv_r.Y ( pre_asplit_ainv__r Y )  ( pre_asplit_acelem_acx0 in_52_6 )  ;
   - pre.split.LrTemp ( pre_asplit_ainv__l Y )  ( pre_asplit_aor1 B )  ;
   - pre.split.or1.Y ( pre_asplit_aor1 Y )  ( pre_asplit_acelem_acx0 in_50_6 )  ;
   - pre.split.controlOut ( pre_asplit_ainv__ctr A )  ( pre_asplit_acontrolLatch Q )  ( pre_asplit_aand1 B )  ;
   - pre.split.ctrlOut_inv ( pre_asplit_ainv__ctr Y )  ( pre_asplit_aand2 B )  ;
   - pre.split.RaTemp ( pre_asplit_anor__R B )  ( pre_asplit_aor Y )  ;
   - pre.split.CrTemp ( pre_asplit_aor2 B )  ( pre_asplit_ainv__c Y )  ;
   - pre.split.or2.Y ( pre_asplit_aor2 Y )  ( pre_asplit_acelem_acx0 in_51_6 )  ;
   - pre.split.delay2.cx5.out ( pre_asplit_adelay2_acx6 in_50_6 )  ( pre_asplit_adelay2_acx5 out )  ;
   - pre.split.delay2.cx6.out ( pre_asplit_adelay2_acx6 out )  ( pre_asplit_adelay2_acx7 in_50_6 )  ;
   - pre.split.delay2.cx0.out ( pre_asplit_adelay2_acx0 out )  ( pre_asplit_adelay2_acx1 in_50_6 )  ;
   - pre.split.delay2.cx1.out ( pre_asplit_adelay2_acx2 in_50_6 )  ( pre_asplit_adelay2_acx1 out )  ;
   - pre.split.delay2.cx2.out ( pre_asplit_adelay2_acx2 out )  ( pre_asplit_adelay2_acx3 in_50_6 )  ;
   - pre.split.delay2.cx3.out ( pre_asplit_adelay2_acx4 in_50_6 )  ( pre_asplit_adelay2_acx3 out )  ;
   - pre.split.delay2.cx4.out ( pre_asplit_adelay2_acx4 out )  ( pre_asplit_adelay2_acx5 in_50_6 )  ;
   - pre.split.pulseG.i7.Y ( pre_asplit_apulseG_ai8 A )  ( pre_asplit_apulseG_ai7 Y )  ;
   - pre.split.pulseG.i8.Y ( pre_asplit_apulseG_ai8 Y )  ( pre_asplit_apulseG_ai9 A )  ;
   - pre.split.pulseG.sig_inv ( pre_asplit_apulseG_ai Y )  ( pre_asplit_apulseG_anor B )  ;
   - pre.split.pulseG.sgn ( pre_asplit_apulseG_aand A )  ( pre_asplit_apulseG_anor Y )  ( pre_asplit_apulseG_ai1 A )  ;
   - pre.split.pulseG.i9.Y ( pre_asplit_apulseG_aand B )  ( pre_asplit_apulseG_ai9 Y )  ;
   - pre.split.pulseG.i3.Y ( pre_asplit_apulseG_ai4 A )  ( pre_asplit_apulseG_ai3 Y )  ;
   - pre.split.pulseG.i4.Y ( pre_asplit_apulseG_ai4 Y )  ( pre_asplit_apulseG_ai5 A )  ;
   - pre.split.pulseG.i6.Y ( pre_asplit_apulseG_ai7 A )  ( pre_asplit_apulseG_ai6 Y )  ;
   - pre.split.pulseG.i5.Y ( pre_asplit_apulseG_ai6 A )  ( pre_asplit_apulseG_ai5 Y )  ;
   - pre.split.pulseG.i2.Y ( pre_asplit_apulseG_ai3 A )  ( pre_asplit_apulseG_ai2 Y )  ;
   - pre.split.pulseG.i1.Y ( pre_asplit_apulseG_ai2 A )  ( pre_asplit_apulseG_ai1 Y )  ;
   - pre.split.delay1.cx5.out ( pre_asplit_adelay1_acx6 in_50_6 )  ( pre_asplit_adelay1_acx5 out )  ;
   - pre.split.delay1.cx6.out ( pre_asplit_adelay1_acx6 out )  ( pre_asplit_adelay1_acx7 in_50_6 )  ;
   - pre.split.delay1.cx0.out ( pre_asplit_adelay1_acx0 out )  ( pre_asplit_adelay1_acx1 in_50_6 )  ;
   - pre.split.delay1.cx1.out ( pre_asplit_adelay1_acx2 in_50_6 )  ( pre_asplit_adelay1_acx1 out )  ;
   - pre.split.delay1.cx2.out ( pre_asplit_adelay1_acx2 out )  ( pre_asplit_adelay1_acx3 in_50_6 )  ;
   - pre.split.delay1.cx3.out ( pre_asplit_adelay1_acx4 in_50_6 )  ( pre_asplit_adelay1_acx3 out )  ;
   - pre.split.delay1.cx4.out ( pre_asplit_adelay1_acx4 out )  ( pre_asplit_adelay1_acx5 in_50_6 )  ;
   - pre.cp1.pulse ( pre_acp1_apulseG_aand Y )  ( pre_acp1_al_50_6 CLK )  ;
   - pre.cp1.tmp[0] ( pre_acp1_aor__1 B )  ( pre_acp1_ainv__3 Y )  ;
   - pre.cp1.or_1.Y ( pre_acp1_aor__1 Y )  ( pre_acp1_acelem_acx0 in_50_6 )  ;
   - pre.cp1.tmp[1] ( pre_acp1_ainv__1 A )  ( pre_acp1_anor__2 Y )  ;
   - pre.cp1.inv_1.Y ( pre_acp1_ainv__1 Y )  ( pre_acp1_acelem_acx0 in_51_6 )  ;
   - pre.cp1.tmp[2] ( pre_acp1_ainv__2 A )  ( pre_acp1_anor__3 Y )  ;
   - pre.cp1.inv_2.Y ( pre_acp1_ainv__2 Y )  ( pre_acp1_acelem_acx0 in_52_6 )  ;
   - pre.cp1.pulseG.i7.Y ( pre_acp1_apulseG_ai8 A )  ( pre_acp1_apulseG_ai7 Y )  ;
   - pre.cp1.pulseG.i8.Y ( pre_acp1_apulseG_ai8 Y )  ( pre_acp1_apulseG_ai9 A )  ;
   - pre.cp1.pulseG.sig_inv ( pre_acp1_apulseG_ai Y )  ( pre_acp1_apulseG_anor B )  ;
   - pre.cp1.pulseG.sgn ( pre_acp1_apulseG_aand A )  ( pre_acp1_apulseG_anor Y )  ( pre_acp1_apulseG_ai1 A )  ;
   - pre.cp1.pulseG.i9.Y ( pre_acp1_apulseG_aand B )  ( pre_acp1_apulseG_ai9 Y )  ;
   - pre.cp1.pulseG.i3.Y ( pre_acp1_apulseG_ai4 A )  ( pre_acp1_apulseG_ai3 Y )  ;
   - pre.cp1.pulseG.i4.Y ( pre_acp1_apulseG_ai4 Y )  ( pre_acp1_apulseG_ai5 A )  ;
   - pre.cp1.pulseG.i6.Y ( pre_acp1_apulseG_ai7 A )  ( pre_acp1_apulseG_ai6 Y )  ;
   - pre.cp1.pulseG.i5.Y ( pre_acp1_apulseG_ai6 A )  ( pre_acp1_apulseG_ai5 Y )  ;
   - pre.cp1.pulseG.i2.Y ( pre_acp1_apulseG_ai3 A )  ( pre_acp1_apulseG_ai2 Y )  ;
   - pre.cp1.pulseG.i1.Y ( pre_acp1_apulseG_ai2 A )  ( pre_acp1_apulseG_ai1 Y )  ;
   - pre.cp1.delay1.cx5.out ( pre_acp1_adelay1_acx6 in_50_6 )  ( pre_acp1_adelay1_acx5 out )  ;
   - pre.cp1.delay1.cx6.out ( pre_acp1_adelay1_acx6 out )  ( pre_acp1_adelay1_acx7 in_50_6 )  ;
   - pre.cp1.delay1.cx0.out ( pre_acp1_adelay1_acx0 out )  ( pre_acp1_adelay1_acx1 in_50_6 )  ;
   - pre.cp1.delay1.cx1.out ( pre_acp1_adelay1_acx2 in_50_6 )  ( pre_acp1_adelay1_acx1 out )  ;
   - pre.cp1.delay1.cx2.out ( pre_acp1_adelay1_acx2 out )  ( pre_acp1_adelay1_acx3 in_50_6 )  ;
   - pre.cp1.delay1.cx3.out ( pre_acp1_adelay1_acx4 in_50_6 )  ( pre_acp1_adelay1_acx3 out )  ;
   - pre.cp1.delay1.cx4.out ( pre_acp1_adelay1_acx4 out )  ( pre_acp1_adelay1_acx5 in_50_6 )  ;
   - pre.adderRight.tmp_Rr ( pre_aadderRight_adelay2_acx0 in_50_6 )  ( pre_aadderRight_adelay1_acx7 out )  ;
   - pre.adderRight.tmp_Ra ( pre_aadderRight_ainv__r A )  ( pre_aadderRight_anor Y )  ;
   - pre.adderRight.inv_r.Y ( pre_aadderRight_ainv__r Y )  ( pre_aadderRight_acelem_acx0 in_52_6 )  ;
   - pre.adderRight.tmp[1] ( pre_aadderRight_ainv__l2 Y )  ( pre_aadderRight_aor__l2 B )  ;
   - pre.adderRight.pulse ( pre_aadderRight_apulseG_aand Y )  ( pre_aadderRight_al1_50_6 CLK )  ( pre_aadderRight_al1_51_6 CLK ) 
 ( pre_aadderRight_al1_52_6 CLK )  ( pre_aadderRight_al1_53_6 CLK )  ( pre_aadderRight_al1_54_6 CLK )  ( pre_aadderRight_al1_55_6 CLK ) 
 ( pre_aadderRight_al1_56_6 CLK )  ( pre_aadderRight_al1_57_6 CLK )  ( pre_aadderRight_al2_50_6 CLK )  ( pre_aadderRight_al2_51_6 CLK ) 
 ( pre_aadderRight_al2_52_6 CLK )  ( pre_aadderRight_al2_53_6 CLK )  ( pre_aadderRight_al2_54_6 CLK )  ( pre_aadderRight_al2_55_6 CLK ) 
 ( pre_aadderRight_al2_56_6 CLK )  ( pre_aadderRight_al2_57_6 CLK )  ;
   - pre.adderRight.in1[0] ( pre_aadderRight_aadd_50_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_50_6 )  ( pre_aadderRight_al1_50_6 Q )  ;
   - pre.adderRight.in2[0] ( pre_aadderRight_aadd_50_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_51_6 )  ( pre_aadderRight_al2_50_6 Q )  ;
   - pre.adderRight.cin0 ( pre_aadderRight_aadd_50_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_52_6 )  ( pre_aadderRight_atoGND Y )  ;
   - pre.adderRight.cout[0] ( pre_aadderRight_aadd_50_6_acx1 out )  ( pre_aadderRight_aadd_51_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[1] ( pre_aadderRight_aadd_51_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_50_6 )  ( pre_aadderRight_al1_51_6 Q )  ;
   - pre.adderRight.in2[1] ( pre_aadderRight_aadd_51_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_51_6 )  ( pre_aadderRight_al2_51_6 Q )  ;
   - pre.adderRight.cout[1] ( pre_aadderRight_aadd_51_6_acx1 out )  ( pre_aadderRight_aadd_52_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[2] ( pre_aadderRight_aadd_52_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_50_6 )  ( pre_aadderRight_al1_52_6 Q )  ;
   - pre.adderRight.in2[2] ( pre_aadderRight_aadd_52_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_51_6 )  ( pre_aadderRight_al2_52_6 Q )  ;
   - pre.adderRight.cout[2] ( pre_aadderRight_aadd_52_6_acx1 out )  ( pre_aadderRight_aadd_53_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[3] ( pre_aadderRight_aadd_53_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_50_6 )  ( pre_aadderRight_al1_53_6 Q )  ;
   - pre.adderRight.in2[3] ( pre_aadderRight_aadd_53_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_51_6 )  ( pre_aadderRight_al2_53_6 Q )  ;
   - pre.adderRight.cout[3] ( pre_aadderRight_aadd_53_6_acx1 out )  ( pre_aadderRight_aadd_54_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[4] ( pre_aadderRight_aadd_54_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_50_6 )  ( pre_aadderRight_al1_54_6 Q )  ;
   - pre.adderRight.in2[4] ( pre_aadderRight_aadd_54_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_51_6 )  ( pre_aadderRight_al2_54_6 Q )  ;
   - pre.adderRight.cout[4] ( pre_aadderRight_aadd_54_6_acx1 out )  ( pre_aadderRight_aadd_55_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[5] ( pre_aadderRight_aadd_55_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_50_6 )  ( pre_aadderRight_al1_55_6 Q )  ;
   - pre.adderRight.in2[5] ( pre_aadderRight_aadd_55_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_51_6 )  ( pre_aadderRight_al2_55_6 Q )  ;
   - pre.adderRight.cout[5] ( pre_aadderRight_aadd_55_6_acx1 out )  ( pre_aadderRight_aadd_56_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[6] ( pre_aadderRight_aadd_56_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_50_6 )  ( pre_aadderRight_al1_56_6 Q )  ;
   - pre.adderRight.in2[6] ( pre_aadderRight_aadd_56_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_51_6 )  ( pre_aadderRight_al2_56_6 Q )  ;
   - pre.adderRight.cout[6] ( pre_aadderRight_aadd_56_6_acx1 out )  ( pre_aadderRight_aadd_57_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[7] ( pre_aadderRight_aadd_57_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_50_6 )  ( pre_aadderRight_al1_57_6 Q )  ;
   - pre.adderRight.in2[7] ( pre_aadderRight_aadd_57_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_51_6 )  ( pre_aadderRight_al2_57_6 Q )  ;
   - pre.adderRight.cout[7] ( pre_aadderRight_aadd_57_6_acx1 out )  ;
   - pre.adderRight.tmp[0] ( pre_aadderRight_ainv__l1 Y )  ( pre_aadderRight_aor__l1 B )  ;
   - pre.adderRight.or_l1.Y ( pre_aadderRight_aor__l1 Y )  ( pre_aadderRight_acelem_acx0 in_50_6 )  ;
   - pre.adderRight.or_l2.Y ( pre_aadderRight_aor__l2 Y )  ( pre_aadderRight_acelem_acx0 in_51_6 )  ;
   - pre.adderRight.delay2.cx5.out ( pre_aadderRight_adelay2_acx6 in_50_6 )  ( pre_aadderRight_adelay2_acx5 out )  ;
   - pre.adderRight.delay2.cx6.out ( pre_aadderRight_adelay2_acx6 out )  ( pre_aadderRight_adelay2_acx7 in_50_6 )  ;
   - pre.adderRight.delay2.cx0.out ( pre_aadderRight_adelay2_acx0 out )  ( pre_aadderRight_adelay2_acx1 in_50_6 )  ;
   - pre.adderRight.delay2.cx1.out ( pre_aadderRight_adelay2_acx2 in_50_6 )  ( pre_aadderRight_adelay2_acx1 out )  ;
   - pre.adderRight.delay2.cx2.out ( pre_aadderRight_adelay2_acx2 out )  ( pre_aadderRight_adelay2_acx3 in_50_6 )  ;
   - pre.adderRight.delay2.cx3.out ( pre_aadderRight_adelay2_acx4 in_50_6 )  ( pre_aadderRight_adelay2_acx3 out )  ;
   - pre.adderRight.delay2.cx4.out ( pre_aadderRight_adelay2_acx4 out )  ( pre_aadderRight_adelay2_acx5 in_50_6 )  ;
   - pre.adderRight.pulseG.i7.Y ( pre_aadderRight_apulseG_ai8 A )  ( pre_aadderRight_apulseG_ai7 Y )  ;
   - pre.adderRight.pulseG.i8.Y ( pre_aadderRight_apulseG_ai8 Y )  ( pre_aadderRight_apulseG_ai9 A )  ;
   - pre.adderRight.pulseG.sig_inv ( pre_aadderRight_apulseG_ai Y )  ( pre_aadderRight_apulseG_anor B )  ;
   - pre.adderRight.pulseG.sgn ( pre_aadderRight_apulseG_aand A )  ( pre_aadderRight_apulseG_anor Y )  ( pre_aadderRight_apulseG_ai1 A )  ;
   - pre.adderRight.pulseG.i9.Y ( pre_aadderRight_apulseG_aand B )  ( pre_aadderRight_apulseG_ai9 Y )  ;
   - pre.adderRight.pulseG.i3.Y ( pre_aadderRight_apulseG_ai4 A )  ( pre_aadderRight_apulseG_ai3 Y )  ;
   - pre.adderRight.pulseG.i4.Y ( pre_aadderRight_apulseG_ai4 Y )  ( pre_aadderRight_apulseG_ai5 A )  ;
   - pre.adderRight.pulseG.i6.Y ( pre_aadderRight_apulseG_ai7 A )  ( pre_aadderRight_apulseG_ai6 Y )  ;
   - pre.adderRight.pulseG.i5.Y ( pre_aadderRight_apulseG_ai6 A )  ( pre_aadderRight_apulseG_ai5 Y )  ;
   - pre.adderRight.pulseG.i2.Y ( pre_aadderRight_apulseG_ai3 A )  ( pre_aadderRight_apulseG_ai2 Y )  ;
   - pre.adderRight.pulseG.i1.Y ( pre_aadderRight_apulseG_ai2 A )  ( pre_aadderRight_apulseG_ai1 Y )  ;
   - pre.adderRight.add[0]._YC ( pre_aadderRight_aadd_50_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_50_6_acx0 out )  ( pre_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[0]._YS ( pre_aadderRight_aadd_50_6_acx2 out )  ( pre_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[1]._YC ( pre_aadderRight_aadd_51_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_51_6_acx0 out )  ( pre_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[1]._YS ( pre_aadderRight_aadd_51_6_acx2 out )  ( pre_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[2]._YC ( pre_aadderRight_aadd_52_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_52_6_acx0 out )  ( pre_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[2]._YS ( pre_aadderRight_aadd_52_6_acx2 out )  ( pre_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[3]._YC ( pre_aadderRight_aadd_53_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_53_6_acx0 out )  ( pre_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[3]._YS ( pre_aadderRight_aadd_53_6_acx2 out )  ( pre_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[4]._YC ( pre_aadderRight_aadd_54_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_54_6_acx0 out )  ( pre_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[4]._YS ( pre_aadderRight_aadd_54_6_acx2 out )  ( pre_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[5]._YC ( pre_aadderRight_aadd_55_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_55_6_acx0 out )  ( pre_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[5]._YS ( pre_aadderRight_aadd_55_6_acx2 out )  ( pre_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[6]._YC ( pre_aadderRight_aadd_56_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_56_6_acx0 out )  ( pre_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[6]._YS ( pre_aadderRight_aadd_56_6_acx2 out )  ( pre_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[7]._YC ( pre_aadderRight_aadd_57_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_57_6_acx0 out )  ( pre_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[7]._YS ( pre_aadderRight_aadd_57_6_acx2 out )  ( pre_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx5.out ( pre_aadderRight_adelay1_acx6 in_50_6 )  ( pre_aadderRight_adelay1_acx5 out )  ;
   - pre.adderRight.delay1.cx6.out ( pre_aadderRight_adelay1_acx6 out )  ( pre_aadderRight_adelay1_acx7 in_50_6 )  ;
   - pre.adderRight.delay1.cx0.out ( pre_aadderRight_adelay1_acx0 out )  ( pre_aadderRight_adelay1_acx1 in_50_6 )  ;
   - pre.adderRight.delay1.cx1.out ( pre_aadderRight_adelay1_acx2 in_50_6 )  ( pre_aadderRight_adelay1_acx1 out )  ;
   - pre.adderRight.delay1.cx2.out ( pre_aadderRight_adelay1_acx2 out )  ( pre_aadderRight_adelay1_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx3.out ( pre_aadderRight_adelay1_acx4 in_50_6 )  ( pre_aadderRight_adelay1_acx3 out )  ;
   - pre.adderRight.delay1.cx4.out ( pre_aadderRight_adelay1_acx4 out )  ( pre_aadderRight_adelay1_acx5 in_50_6 )  ;
   - check_lower.neg123.d[0] ( check__lower_asrcNeg123_asetGND0 Y )  ( check__lower_acmp123_al2_50_6 D )  ;
   - check_lower.neg123.d[1] ( check__lower_asrcNeg123_asetGND1 Y )  ( check__lower_acmp123_al2_51_6 D )  ;
   - check_lower.neg123.d[2] ( check__lower_asrcNeg123_asetGND2 Y )  ( check__lower_acmp123_al2_52_6 D )  ;
   - check_lower.neg123.d[3] ( check__lower_asrcNeg123_asetGND3 Y )  ( check__lower_acmp123_al2_53_6 D )  ;
   - check_lower.neg123.d[4] ( check__lower_asrcNeg123_asetGND4 Y )  ( check__lower_acmp123_al2_54_6 D )  ;
   - check_lower.neg123.d[5] ( check__lower_asrcNeg123_asetGND5 Y )  ( check__lower_acmp123_al2_55_6 D )  ;
   - check_lower.neg123.d[6] ( check__lower_asrcNeg123_asetGND6 Y )  ( check__lower_acmp123_al2_56_6 D )  ;
   - check_lower.neg123.d[7] ( check__lower_asrcNeg123_asetGND7 Y )  ( check__lower_acmp123_al2_57_6 D )  ;
   - check_lower.neg123.r ( check__lower_asrcNeg123_anor Y )  ( check__lower_acmp123_ainv__l2 A )  ;
   - check_lower.neg123.a ( check__lower_asrcNeg123_anor B )  ( check__lower_acmp123_apulseG_ai A )  ( check__lower_acmp123_adelay1_acx0 in_50_6 ) 
 ( check__lower_acmp123_acelem_acx0 out )  ( check__lower_acp_anor__3 B )  ;
   - check_lower.invSub97.d[0] ( check__lower_aand_aand A )  ( check__lower_ainv_alatch Q )  ;
   - check_lower.invSub97.r ( check__lower_aand_aelem__c_aa1 B )  ( check__lower_ainv_aelem__c_adelay_acx7 out )  ;
   - check_lower.invSub97.a ( check__lower_aand_apulseG_ai A )  ( check__lower_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__lower_aand_aelem__c_ac1_acx1 out ) 
 ( check__lower_acmp123_anor B )  ( check__lower_ainv_aelem__c_an1 B )  ;
   - check_lower.afterSub123.d[0] ( check__lower_aand_aand B )  ( check__lower_acmp123_aadd_57_6_acx3 out )  ;
   - check_lower.afterSub123.r ( check__lower_aand_aelem__c_aa2 B )  ( check__lower_acmp123_adelay3_acx7 out )  ;
   - check_lower.to97comp.d[0] ( check__lower_acmp97_al1_50_6 D )  ( check__lower_acmp123_al1_50_6 D )  ( check__lower_acp_al_50_6 Q )  ;
   - check_lower.to97comp.d[1] ( check__lower_acmp97_al1_51_6 D )  ( check__lower_acmp123_al1_51_6 D )  ( check__lower_acp_al_51_6 Q )  ;
   - check_lower.to97comp.d[2] ( check__lower_acmp97_al1_52_6 D )  ( check__lower_acmp123_al1_52_6 D )  ( check__lower_acp_al_52_6 Q )  ;
   - check_lower.to97comp.d[3] ( check__lower_acmp97_al1_53_6 D )  ( check__lower_acmp123_al1_53_6 D )  ( check__lower_acp_al_53_6 Q )  ;
   - check_lower.to97comp.d[4] ( check__lower_acmp97_al1_54_6 D )  ( check__lower_acmp123_al1_54_6 D )  ( check__lower_acp_al_54_6 Q )  ;
   - check_lower.to97comp.d[5] ( check__lower_acmp97_al1_55_6 D )  ( check__lower_acmp123_al1_55_6 D )  ( check__lower_acp_al_55_6 Q )  ;
   - check_lower.to97comp.d[6] ( check__lower_acmp97_al1_56_6 D )  ( check__lower_acmp123_al1_56_6 D )  ( check__lower_acp_al_56_6 Q )  ;
   - check_lower.to97comp.d[7] ( check__lower_acmp97_al1_57_6 D )  ( check__lower_acmp123_al1_57_6 D )  ( check__lower_acp_al_57_6 Q )  ;
   - check_lower.to97comp.r ( check__lower_acmp97_ainv__l1 A )  ( check__lower_acmp123_ainv__l1 A )  ( check__lower_acp_adelay1_acx7 out )  ;
   - check_lower.neg97.a ( check__lower_acmp97_apulseG_ai A )  ( check__lower_acmp97_adelay1_acx0 in_50_6 )  ( check__lower_acmp97_acelem_acx0 out ) 
 ( check__lower_asrcNeg97_anor B )  ( check__lower_acp_anor__2 B )  ;
   - check_lower.neg97.d[0] ( check__lower_acmp97_al2_50_6 D )  ( check__lower_asrcNeg97_asetGND0 Y )  ;
   - check_lower.neg97.d[1] ( check__lower_acmp97_al2_51_6 D )  ( check__lower_asrcNeg97_asetGND1 Y )  ;
   - check_lower.neg97.d[2] ( check__lower_acmp97_al2_52_6 D )  ( check__lower_asrcNeg97_asetGND2 Y )  ;
   - check_lower.neg97.d[3] ( check__lower_acmp97_al2_53_6 D )  ( check__lower_asrcNeg97_asetGND3 Y )  ;
   - check_lower.neg97.d[4] ( check__lower_acmp97_al2_54_6 D )  ( check__lower_asrcNeg97_asetGND4 Y )  ;
   - check_lower.neg97.d[5] ( check__lower_acmp97_al2_55_6 D )  ( check__lower_asrcNeg97_asetGND5 Y )  ;
   - check_lower.neg97.d[6] ( check__lower_acmp97_al2_56_6 D )  ( check__lower_asrcNeg97_asetGND6 Y )  ;
   - check_lower.neg97.d[7] ( check__lower_acmp97_al2_57_6 D )  ( check__lower_asrcNeg97_asetGND7 Y )  ;
   - check_lower.neg97.r ( check__lower_acmp97_ainv__l2 A )  ( check__lower_asrcNeg97_anor Y )  ;
   - check_lower.afterSub97.d[0] ( check__lower_acmp97_aadd_57_6_acx3 out )  ( check__lower_ainv_ain A )  ;
   - check_lower.afterSub97.r ( check__lower_acmp97_adelay3_acx7 out )  ( check__lower_ainv_aelem__c_aa1 B )  ;
   - check_lower.afterSub97.a ( check__lower_acmp97_anor B )  ( check__lower_ainv_apulseG_ai A )  ( check__lower_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__lower_ainv_aelem__c_ac1_acx1 out )  ;
   - check_lower.and.pulse ( check__lower_aand_alatch CLK )  ( check__lower_aand_apulseG_aand Y )  ;
   - check_lower.and.Rd ( check__lower_aand_alatch D )  ( check__lower_aand_aand Y )  ;
   - check_lower.and.pulseG.i7.Y ( check__lower_aand_apulseG_ai8 A )  ( check__lower_aand_apulseG_ai7 Y )  ;
   - check_lower.and.pulseG.i8.Y ( check__lower_aand_apulseG_ai8 Y )  ( check__lower_aand_apulseG_ai9 A )  ;
   - check_lower.and.pulseG.sig_inv ( check__lower_aand_apulseG_ai Y )  ( check__lower_aand_apulseG_anor B )  ;
   - check_lower.and.pulseG.sgn ( check__lower_aand_apulseG_aand A )  ( check__lower_aand_apulseG_anor Y )  ( check__lower_aand_apulseG_ai1 A )  ;
   - check_lower.and.pulseG.i9.Y ( check__lower_aand_apulseG_aand B )  ( check__lower_aand_apulseG_ai9 Y )  ;
   - check_lower.and.pulseG.i3.Y ( check__lower_aand_apulseG_ai4 A )  ( check__lower_aand_apulseG_ai3 Y )  ;
   - check_lower.and.pulseG.i4.Y ( check__lower_aand_apulseG_ai4 Y )  ( check__lower_aand_apulseG_ai5 A )  ;
   - check_lower.and.pulseG.i6.Y ( check__lower_aand_apulseG_ai7 A )  ( check__lower_aand_apulseG_ai6 Y )  ;
   - check_lower.and.pulseG.i5.Y ( check__lower_aand_apulseG_ai6 A )  ( check__lower_aand_apulseG_ai5 Y )  ;
   - check_lower.and.pulseG.i2.Y ( check__lower_aand_apulseG_ai3 A )  ( check__lower_aand_apulseG_ai2 Y )  ;
   - check_lower.and.pulseG.i1.Y ( check__lower_aand_apulseG_ai2 A )  ( check__lower_aand_apulseG_ai1 Y )  ;
   - check_lower.and.elem_c._Reset ( check__lower_aand_aelem__c_aa1 A )  ( check__lower_aand_aelem__c_ai1 Y )  ( check__lower_aand_aelem__c_aa2 A )  ;
   - check_lower.and.elem_c.a1.Y ( check__lower_aand_aelem__c_aa1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.and.elem_c.n1.Y ( check__lower_aand_aelem__c_an1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_lower.and.elem_c.a2.Y ( check__lower_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__lower_aand_aelem__c_aa2 Y )  ;
   - check_lower.and.elem_c.delay.cx5.out ( check__lower_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx5 out )  ;
   - check_lower.and.elem_c.delay.cx6.out ( check__lower_aand_aelem__c_adelay_acx6 out )  ( check__lower_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx0.out ( check__lower_aand_aelem__c_adelay_acx0 out )  ( check__lower_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx1.out ( check__lower_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx1 out )  ;
   - check_lower.and.elem_c.delay.cx2.out ( check__lower_aand_aelem__c_adelay_acx2 out )  ( check__lower_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx3.out ( check__lower_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx3 out )  ;
   - check_lower.and.elem_c.delay.cx4.out ( check__lower_aand_aelem__c_adelay_acx4 out )  ( check__lower_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.and.elem_c.c1.cx0.out ( check__lower_aand_aelem__c_ac1_acx0 out )  ( check__lower_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cmp97.tmp_Rr1 ( check__lower_acmp97_adelay2_acx0 in_50_6 )  ( check__lower_acmp97_adelay1_acx7 out )  ;
   - check_lower.cmp97.tmp_Rr2 ( check__lower_acmp97_adelay2_acx7 out )  ( check__lower_acmp97_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp97.tmp_Ra ( check__lower_acmp97_ainv__r A )  ( check__lower_acmp97_anor Y )  ;
   - check_lower.cmp97.inv_r.Y ( check__lower_acmp97_ainv__r Y )  ( check__lower_acmp97_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp[1] ( check__lower_acmp97_ainv__l2 Y )  ( check__lower_acmp97_aor__l2 B )  ;
   - check_lower.cmp97.pulse ( check__lower_acmp97_apulseG_aand Y )  ( check__lower_acmp97_al1_50_6 CLK )  ( check__lower_acmp97_al1_51_6 CLK ) 
 ( check__lower_acmp97_al1_52_6 CLK )  ( check__lower_acmp97_al1_53_6 CLK )  ( check__lower_acmp97_al1_54_6 CLK )  ( check__lower_acmp97_al1_55_6 CLK ) 
 ( check__lower_acmp97_al1_56_6 CLK )  ( check__lower_acmp97_al1_57_6 CLK )  ( check__lower_acmp97_al2_50_6 CLK )  ( check__lower_acmp97_al2_51_6 CLK ) 
 ( check__lower_acmp97_al2_52_6 CLK )  ( check__lower_acmp97_al2_53_6 CLK )  ( check__lower_acmp97_al2_54_6 CLK )  ( check__lower_acmp97_al2_55_6 CLK ) 
 ( check__lower_acmp97_al2_56_6 CLK )  ( check__lower_acmp97_al2_57_6 CLK )  ;
   - check_lower.cmp97.in1[0] ( check__lower_acmp97_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_50_6 Q )  ;
   - check_lower.cmp97.in2[0] ( check__lower_acmp97_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_50_6 Q )  ;
   - check_lower.cmp97.cin0 ( check__lower_acmp97_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp97_atoGND Y )  ;
   - check_lower.cmp97.cout[0] ( check__lower_acmp97_aadd_50_6_acx1 out )  ( check__lower_acmp97_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[0] ( check__lower_acmp97_aadd_50_6_acx3 out )  ;
   - check_lower.cmp97.in1[1] ( check__lower_acmp97_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_51_6 Q )  ;
   - check_lower.cmp97.in2[1] ( check__lower_acmp97_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_51_6 Q )  ;
   - check_lower.cmp97.cout[1] ( check__lower_acmp97_aadd_51_6_acx1 out )  ( check__lower_acmp97_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[1] ( check__lower_acmp97_aadd_51_6_acx3 out )  ;
   - check_lower.cmp97.in1[2] ( check__lower_acmp97_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_52_6 Q )  ;
   - check_lower.cmp97.in2[2] ( check__lower_acmp97_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_52_6 Q )  ;
   - check_lower.cmp97.cout[2] ( check__lower_acmp97_aadd_52_6_acx1 out )  ( check__lower_acmp97_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[2] ( check__lower_acmp97_aadd_52_6_acx3 out )  ;
   - check_lower.cmp97.in1[3] ( check__lower_acmp97_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_53_6 Q )  ;
   - check_lower.cmp97.in2[3] ( check__lower_acmp97_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_53_6 Q )  ;
   - check_lower.cmp97.cout[3] ( check__lower_acmp97_aadd_53_6_acx1 out )  ( check__lower_acmp97_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[3] ( check__lower_acmp97_aadd_53_6_acx3 out )  ;
   - check_lower.cmp97.in1[4] ( check__lower_acmp97_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_54_6 Q )  ;
   - check_lower.cmp97.in2[4] ( check__lower_acmp97_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_54_6 Q )  ;
   - check_lower.cmp97.cout[4] ( check__lower_acmp97_aadd_54_6_acx1 out )  ( check__lower_acmp97_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[4] ( check__lower_acmp97_aadd_54_6_acx3 out )  ;
   - check_lower.cmp97.in1[5] ( check__lower_acmp97_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_55_6 Q )  ;
   - check_lower.cmp97.in2[5] ( check__lower_acmp97_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_55_6 Q )  ;
   - check_lower.cmp97.cout[5] ( check__lower_acmp97_aadd_55_6_acx1 out )  ( check__lower_acmp97_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[5] ( check__lower_acmp97_aadd_55_6_acx3 out )  ;
   - check_lower.cmp97.in1[6] ( check__lower_acmp97_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_56_6 Q )  ;
   - check_lower.cmp97.in2[6] ( check__lower_acmp97_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_56_6 Q )  ;
   - check_lower.cmp97.cout[6] ( check__lower_acmp97_aadd_56_6_acx1 out )  ( check__lower_acmp97_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[6] ( check__lower_acmp97_aadd_56_6_acx3 out )  ;
   - check_lower.cmp97.in1[7] ( check__lower_acmp97_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_57_6 Q )  ;
   - check_lower.cmp97.in2[7] ( check__lower_acmp97_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_57_6 Q )  ;
   - check_lower.cmp97.cout[7] ( check__lower_acmp97_aadd_57_6_acx1 out )  ;
   - check_lower.cmp97.tmp[0] ( check__lower_acmp97_ainv__l1 Y )  ( check__lower_acmp97_aor__l1 B )  ;
   - check_lower.cmp97.or_l1.Y ( check__lower_acmp97_aor__l1 Y )  ( check__lower_acmp97_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp97.or_l2.Y ( check__lower_acmp97_aor__l2 Y )  ( check__lower_acmp97_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp97.delay2.cx5.out ( check__lower_acmp97_adelay2_acx6 in_50_6 )  ( check__lower_acmp97_adelay2_acx5 out )  ;
   - check_lower.cmp97.delay2.cx6.out ( check__lower_acmp97_adelay2_acx6 out )  ( check__lower_acmp97_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx0.out ( check__lower_acmp97_adelay2_acx0 out )  ( check__lower_acmp97_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx1.out ( check__lower_acmp97_adelay2_acx2 in_50_6 )  ( check__lower_acmp97_adelay2_acx1 out )  ;
   - check_lower.cmp97.delay2.cx2.out ( check__lower_acmp97_adelay2_acx2 out )  ( check__lower_acmp97_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx3.out ( check__lower_acmp97_adelay2_acx4 in_50_6 )  ( check__lower_acmp97_adelay2_acx3 out )  ;
   - check_lower.cmp97.delay2.cx4.out ( check__lower_acmp97_adelay2_acx4 out )  ( check__lower_acmp97_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp97.pulseG.i7.Y ( check__lower_acmp97_apulseG_ai8 A )  ( check__lower_acmp97_apulseG_ai7 Y )  ;
   - check_lower.cmp97.pulseG.i8.Y ( check__lower_acmp97_apulseG_ai8 Y )  ( check__lower_acmp97_apulseG_ai9 A )  ;
   - check_lower.cmp97.pulseG.sig_inv ( check__lower_acmp97_apulseG_ai Y )  ( check__lower_acmp97_apulseG_anor B )  ;
   - check_lower.cmp97.pulseG.sgn ( check__lower_acmp97_apulseG_aand A )  ( check__lower_acmp97_apulseG_anor Y )  ( check__lower_acmp97_apulseG_ai1 A )  ;
   - check_lower.cmp97.pulseG.i9.Y ( check__lower_acmp97_apulseG_aand B )  ( check__lower_acmp97_apulseG_ai9 Y )  ;
   - check_lower.cmp97.pulseG.i3.Y ( check__lower_acmp97_apulseG_ai4 A )  ( check__lower_acmp97_apulseG_ai3 Y )  ;
   - check_lower.cmp97.pulseG.i4.Y ( check__lower_acmp97_apulseG_ai4 Y )  ( check__lower_acmp97_apulseG_ai5 A )  ;
   - check_lower.cmp97.pulseG.i6.Y ( check__lower_acmp97_apulseG_ai7 A )  ( check__lower_acmp97_apulseG_ai6 Y )  ;
   - check_lower.cmp97.pulseG.i5.Y ( check__lower_acmp97_apulseG_ai6 A )  ( check__lower_acmp97_apulseG_ai5 Y )  ;
   - check_lower.cmp97.pulseG.i2.Y ( check__lower_acmp97_apulseG_ai3 A )  ( check__lower_acmp97_apulseG_ai2 Y )  ;
   - check_lower.cmp97.pulseG.i1.Y ( check__lower_acmp97_apulseG_ai2 A )  ( check__lower_acmp97_apulseG_ai1 Y )  ;
   - check_lower.cmp97.add[0]._YC ( check__lower_acmp97_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_50_6_acx0 out )  ( check__lower_acmp97_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[0]._YS ( check__lower_acmp97_aadd_50_6_acx2 out )  ( check__lower_acmp97_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YC ( check__lower_acmp97_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_51_6_acx0 out )  ( check__lower_acmp97_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YS ( check__lower_acmp97_aadd_51_6_acx2 out )  ( check__lower_acmp97_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YC ( check__lower_acmp97_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_52_6_acx0 out )  ( check__lower_acmp97_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YS ( check__lower_acmp97_aadd_52_6_acx2 out )  ( check__lower_acmp97_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YC ( check__lower_acmp97_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_53_6_acx0 out )  ( check__lower_acmp97_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YS ( check__lower_acmp97_aadd_53_6_acx2 out )  ( check__lower_acmp97_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YC ( check__lower_acmp97_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_54_6_acx0 out )  ( check__lower_acmp97_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YS ( check__lower_acmp97_aadd_54_6_acx2 out )  ( check__lower_acmp97_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YC ( check__lower_acmp97_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_55_6_acx0 out )  ( check__lower_acmp97_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YS ( check__lower_acmp97_aadd_55_6_acx2 out )  ( check__lower_acmp97_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YC ( check__lower_acmp97_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_56_6_acx0 out )  ( check__lower_acmp97_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YS ( check__lower_acmp97_aadd_56_6_acx2 out )  ( check__lower_acmp97_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YC ( check__lower_acmp97_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_57_6_acx0 out )  ( check__lower_acmp97_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YS ( check__lower_acmp97_aadd_57_6_acx2 out )  ( check__lower_acmp97_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx5.out ( check__lower_acmp97_adelay3_acx6 in_50_6 )  ( check__lower_acmp97_adelay3_acx5 out )  ;
   - check_lower.cmp97.delay3.cx6.out ( check__lower_acmp97_adelay3_acx6 out )  ( check__lower_acmp97_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx0.out ( check__lower_acmp97_adelay3_acx0 out )  ( check__lower_acmp97_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx1.out ( check__lower_acmp97_adelay3_acx2 in_50_6 )  ( check__lower_acmp97_adelay3_acx1 out )  ;
   - check_lower.cmp97.delay3.cx2.out ( check__lower_acmp97_adelay3_acx2 out )  ( check__lower_acmp97_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx3.out ( check__lower_acmp97_adelay3_acx4 in_50_6 )  ( check__lower_acmp97_adelay3_acx3 out )  ;
   - check_lower.cmp97.delay3.cx4.out ( check__lower_acmp97_adelay3_acx4 out )  ( check__lower_acmp97_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx5.out ( check__lower_acmp97_adelay1_acx6 in_50_6 )  ( check__lower_acmp97_adelay1_acx5 out )  ;
   - check_lower.cmp97.delay1.cx6.out ( check__lower_acmp97_adelay1_acx6 out )  ( check__lower_acmp97_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx0.out ( check__lower_acmp97_adelay1_acx0 out )  ( check__lower_acmp97_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx1.out ( check__lower_acmp97_adelay1_acx2 in_50_6 )  ( check__lower_acmp97_adelay1_acx1 out )  ;
   - check_lower.cmp97.delay1.cx2.out ( check__lower_acmp97_adelay1_acx2 out )  ( check__lower_acmp97_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx3.out ( check__lower_acmp97_adelay1_acx4 in_50_6 )  ( check__lower_acmp97_adelay1_acx3 out )  ;
   - check_lower.cmp97.delay1.cx4.out ( check__lower_acmp97_adelay1_acx4 out )  ( check__lower_acmp97_adelay1_acx5 in_50_6 )  ;
   - check_lower.cmp123.tmp_Rr1 ( check__lower_acmp123_adelay2_acx0 in_50_6 )  ( check__lower_acmp123_adelay1_acx7 out )  ;
   - check_lower.cmp123.tmp_Rr2 ( check__lower_acmp123_adelay2_acx7 out )  ( check__lower_acmp123_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp123.tmp_Ra ( check__lower_acmp123_ainv__r A )  ( check__lower_acmp123_anor Y )  ;
   - check_lower.cmp123.inv_r.Y ( check__lower_acmp123_ainv__r Y )  ( check__lower_acmp123_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp[1] ( check__lower_acmp123_ainv__l2 Y )  ( check__lower_acmp123_aor__l2 B )  ;
   - check_lower.cmp123.pulse ( check__lower_acmp123_apulseG_aand Y )  ( check__lower_acmp123_al1_50_6 CLK )  ( check__lower_acmp123_al1_51_6 CLK ) 
 ( check__lower_acmp123_al1_52_6 CLK )  ( check__lower_acmp123_al1_53_6 CLK )  ( check__lower_acmp123_al1_54_6 CLK )  ( check__lower_acmp123_al1_55_6 CLK ) 
 ( check__lower_acmp123_al1_56_6 CLK )  ( check__lower_acmp123_al1_57_6 CLK )  ( check__lower_acmp123_al2_50_6 CLK )  ( check__lower_acmp123_al2_51_6 CLK ) 
 ( check__lower_acmp123_al2_52_6 CLK )  ( check__lower_acmp123_al2_53_6 CLK )  ( check__lower_acmp123_al2_54_6 CLK )  ( check__lower_acmp123_al2_55_6 CLK ) 
 ( check__lower_acmp123_al2_56_6 CLK )  ( check__lower_acmp123_al2_57_6 CLK )  ;
   - check_lower.cmp123.in1[0] ( check__lower_acmp123_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_50_6 Q )  ;
   - check_lower.cmp123.in2[0] ( check__lower_acmp123_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_50_6 Q )  ;
   - check_lower.cmp123.cin0 ( check__lower_acmp123_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp123_atoGND Y )  ;
   - check_lower.cmp123.cout[0] ( check__lower_acmp123_aadd_50_6_acx1 out )  ( check__lower_acmp123_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[0] ( check__lower_acmp123_aadd_50_6_acx3 out )  ;
   - check_lower.cmp123.in1[1] ( check__lower_acmp123_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_51_6 Q )  ;
   - check_lower.cmp123.in2[1] ( check__lower_acmp123_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_51_6 Q )  ;
   - check_lower.cmp123.cout[1] ( check__lower_acmp123_aadd_51_6_acx1 out )  ( check__lower_acmp123_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[1] ( check__lower_acmp123_aadd_51_6_acx3 out )  ;
   - check_lower.cmp123.in1[2] ( check__lower_acmp123_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_52_6 Q )  ;
   - check_lower.cmp123.in2[2] ( check__lower_acmp123_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_52_6 Q )  ;
   - check_lower.cmp123.cout[2] ( check__lower_acmp123_aadd_52_6_acx1 out )  ( check__lower_acmp123_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[2] ( check__lower_acmp123_aadd_52_6_acx3 out )  ;
   - check_lower.cmp123.in1[3] ( check__lower_acmp123_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_53_6 Q )  ;
   - check_lower.cmp123.in2[3] ( check__lower_acmp123_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_53_6 Q )  ;
   - check_lower.cmp123.cout[3] ( check__lower_acmp123_aadd_53_6_acx1 out )  ( check__lower_acmp123_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[3] ( check__lower_acmp123_aadd_53_6_acx3 out )  ;
   - check_lower.cmp123.in1[4] ( check__lower_acmp123_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_54_6 Q )  ;
   - check_lower.cmp123.in2[4] ( check__lower_acmp123_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_54_6 Q )  ;
   - check_lower.cmp123.cout[4] ( check__lower_acmp123_aadd_54_6_acx1 out )  ( check__lower_acmp123_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[4] ( check__lower_acmp123_aadd_54_6_acx3 out )  ;
   - check_lower.cmp123.in1[5] ( check__lower_acmp123_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_55_6 Q )  ;
   - check_lower.cmp123.in2[5] ( check__lower_acmp123_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_55_6 Q )  ;
   - check_lower.cmp123.cout[5] ( check__lower_acmp123_aadd_55_6_acx1 out )  ( check__lower_acmp123_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[5] ( check__lower_acmp123_aadd_55_6_acx3 out )  ;
   - check_lower.cmp123.in1[6] ( check__lower_acmp123_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_56_6 Q )  ;
   - check_lower.cmp123.in2[6] ( check__lower_acmp123_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_56_6 Q )  ;
   - check_lower.cmp123.cout[6] ( check__lower_acmp123_aadd_56_6_acx1 out )  ( check__lower_acmp123_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[6] ( check__lower_acmp123_aadd_56_6_acx3 out )  ;
   - check_lower.cmp123.in1[7] ( check__lower_acmp123_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_57_6 Q )  ;
   - check_lower.cmp123.in2[7] ( check__lower_acmp123_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_57_6 Q )  ;
   - check_lower.cmp123.cout[7] ( check__lower_acmp123_aadd_57_6_acx1 out )  ;
   - check_lower.cmp123.tmp[0] ( check__lower_acmp123_ainv__l1 Y )  ( check__lower_acmp123_aor__l1 B )  ;
   - check_lower.cmp123.or_l1.Y ( check__lower_acmp123_aor__l1 Y )  ( check__lower_acmp123_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp123.or_l2.Y ( check__lower_acmp123_aor__l2 Y )  ( check__lower_acmp123_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp123.delay2.cx5.out ( check__lower_acmp123_adelay2_acx6 in_50_6 )  ( check__lower_acmp123_adelay2_acx5 out )  ;
   - check_lower.cmp123.delay2.cx6.out ( check__lower_acmp123_adelay2_acx6 out )  ( check__lower_acmp123_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx0.out ( check__lower_acmp123_adelay2_acx0 out )  ( check__lower_acmp123_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx1.out ( check__lower_acmp123_adelay2_acx2 in_50_6 )  ( check__lower_acmp123_adelay2_acx1 out )  ;
   - check_lower.cmp123.delay2.cx2.out ( check__lower_acmp123_adelay2_acx2 out )  ( check__lower_acmp123_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx3.out ( check__lower_acmp123_adelay2_acx4 in_50_6 )  ( check__lower_acmp123_adelay2_acx3 out )  ;
   - check_lower.cmp123.delay2.cx4.out ( check__lower_acmp123_adelay2_acx4 out )  ( check__lower_acmp123_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp123.pulseG.i7.Y ( check__lower_acmp123_apulseG_ai8 A )  ( check__lower_acmp123_apulseG_ai7 Y )  ;
   - check_lower.cmp123.pulseG.i8.Y ( check__lower_acmp123_apulseG_ai8 Y )  ( check__lower_acmp123_apulseG_ai9 A )  ;
   - check_lower.cmp123.pulseG.sig_inv ( check__lower_acmp123_apulseG_ai Y )  ( check__lower_acmp123_apulseG_anor B )  ;
   - check_lower.cmp123.pulseG.sgn ( check__lower_acmp123_apulseG_aand A )  ( check__lower_acmp123_apulseG_anor Y )  ( check__lower_acmp123_apulseG_ai1 A )  ;
   - check_lower.cmp123.pulseG.i9.Y ( check__lower_acmp123_apulseG_aand B )  ( check__lower_acmp123_apulseG_ai9 Y )  ;
   - check_lower.cmp123.pulseG.i3.Y ( check__lower_acmp123_apulseG_ai4 A )  ( check__lower_acmp123_apulseG_ai3 Y )  ;
   - check_lower.cmp123.pulseG.i4.Y ( check__lower_acmp123_apulseG_ai4 Y )  ( check__lower_acmp123_apulseG_ai5 A )  ;
   - check_lower.cmp123.pulseG.i6.Y ( check__lower_acmp123_apulseG_ai7 A )  ( check__lower_acmp123_apulseG_ai6 Y )  ;
   - check_lower.cmp123.pulseG.i5.Y ( check__lower_acmp123_apulseG_ai6 A )  ( check__lower_acmp123_apulseG_ai5 Y )  ;
   - check_lower.cmp123.pulseG.i2.Y ( check__lower_acmp123_apulseG_ai3 A )  ( check__lower_acmp123_apulseG_ai2 Y )  ;
   - check_lower.cmp123.pulseG.i1.Y ( check__lower_acmp123_apulseG_ai2 A )  ( check__lower_acmp123_apulseG_ai1 Y )  ;
   - check_lower.cmp123.add[0]._YC ( check__lower_acmp123_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_50_6_acx0 out )  ( check__lower_acmp123_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[0]._YS ( check__lower_acmp123_aadd_50_6_acx2 out )  ( check__lower_acmp123_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YC ( check__lower_acmp123_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_51_6_acx0 out )  ( check__lower_acmp123_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YS ( check__lower_acmp123_aadd_51_6_acx2 out )  ( check__lower_acmp123_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YC ( check__lower_acmp123_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_52_6_acx0 out )  ( check__lower_acmp123_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YS ( check__lower_acmp123_aadd_52_6_acx2 out )  ( check__lower_acmp123_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YC ( check__lower_acmp123_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_53_6_acx0 out )  ( check__lower_acmp123_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YS ( check__lower_acmp123_aadd_53_6_acx2 out )  ( check__lower_acmp123_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YC ( check__lower_acmp123_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_54_6_acx0 out )  ( check__lower_acmp123_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YS ( check__lower_acmp123_aadd_54_6_acx2 out )  ( check__lower_acmp123_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YC ( check__lower_acmp123_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_55_6_acx0 out )  ( check__lower_acmp123_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YS ( check__lower_acmp123_aadd_55_6_acx2 out )  ( check__lower_acmp123_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YC ( check__lower_acmp123_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_56_6_acx0 out )  ( check__lower_acmp123_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YS ( check__lower_acmp123_aadd_56_6_acx2 out )  ( check__lower_acmp123_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YC ( check__lower_acmp123_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_57_6_acx0 out )  ( check__lower_acmp123_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YS ( check__lower_acmp123_aadd_57_6_acx2 out )  ( check__lower_acmp123_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx5.out ( check__lower_acmp123_adelay3_acx6 in_50_6 )  ( check__lower_acmp123_adelay3_acx5 out )  ;
   - check_lower.cmp123.delay3.cx6.out ( check__lower_acmp123_adelay3_acx6 out )  ( check__lower_acmp123_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx0.out ( check__lower_acmp123_adelay3_acx0 out )  ( check__lower_acmp123_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx1.out ( check__lower_acmp123_adelay3_acx2 in_50_6 )  ( check__lower_acmp123_adelay3_acx1 out )  ;
   - check_lower.cmp123.delay3.cx2.out ( check__lower_acmp123_adelay3_acx2 out )  ( check__lower_acmp123_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx3.out ( check__lower_acmp123_adelay3_acx4 in_50_6 )  ( check__lower_acmp123_adelay3_acx3 out )  ;
   - check_lower.cmp123.delay3.cx4.out ( check__lower_acmp123_adelay3_acx4 out )  ( check__lower_acmp123_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx5.out ( check__lower_acmp123_adelay1_acx6 in_50_6 )  ( check__lower_acmp123_adelay1_acx5 out )  ;
   - check_lower.cmp123.delay1.cx6.out ( check__lower_acmp123_adelay1_acx6 out )  ( check__lower_acmp123_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx0.out ( check__lower_acmp123_adelay1_acx0 out )  ( check__lower_acmp123_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx1.out ( check__lower_acmp123_adelay1_acx2 in_50_6 )  ( check__lower_acmp123_adelay1_acx1 out )  ;
   - check_lower.cmp123.delay1.cx2.out ( check__lower_acmp123_adelay1_acx2 out )  ( check__lower_acmp123_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx3.out ( check__lower_acmp123_adelay1_acx4 in_50_6 )  ( check__lower_acmp123_adelay1_acx3 out )  ;
   - check_lower.cmp123.delay1.cx4.out ( check__lower_acmp123_adelay1_acx4 out )  ( check__lower_acmp123_adelay1_acx5 in_50_6 )  ;
   - check_lower.inv.pulse ( check__lower_ainv_alatch CLK )  ( check__lower_ainv_apulseG_aand Y )  ;
   - check_lower.inv.Rd ( check__lower_ainv_alatch D )  ( check__lower_ainv_ain Y )  ;
   - check_lower.inv.pulseG.i7.Y ( check__lower_ainv_apulseG_ai8 A )  ( check__lower_ainv_apulseG_ai7 Y )  ;
   - check_lower.inv.pulseG.i8.Y ( check__lower_ainv_apulseG_ai8 Y )  ( check__lower_ainv_apulseG_ai9 A )  ;
   - check_lower.inv.pulseG.sig_inv ( check__lower_ainv_apulseG_ai Y )  ( check__lower_ainv_apulseG_anor B )  ;
   - check_lower.inv.pulseG.sgn ( check__lower_ainv_apulseG_aand A )  ( check__lower_ainv_apulseG_anor Y )  ( check__lower_ainv_apulseG_ai1 A )  ;
   - check_lower.inv.pulseG.i9.Y ( check__lower_ainv_apulseG_aand B )  ( check__lower_ainv_apulseG_ai9 Y )  ;
   - check_lower.inv.pulseG.i3.Y ( check__lower_ainv_apulseG_ai4 A )  ( check__lower_ainv_apulseG_ai3 Y )  ;
   - check_lower.inv.pulseG.i4.Y ( check__lower_ainv_apulseG_ai4 Y )  ( check__lower_ainv_apulseG_ai5 A )  ;
   - check_lower.inv.pulseG.i6.Y ( check__lower_ainv_apulseG_ai7 A )  ( check__lower_ainv_apulseG_ai6 Y )  ;
   - check_lower.inv.pulseG.i5.Y ( check__lower_ainv_apulseG_ai6 A )  ( check__lower_ainv_apulseG_ai5 Y )  ;
   - check_lower.inv.pulseG.i2.Y ( check__lower_ainv_apulseG_ai3 A )  ( check__lower_ainv_apulseG_ai2 Y )  ;
   - check_lower.inv.pulseG.i1.Y ( check__lower_ainv_apulseG_ai2 A )  ( check__lower_ainv_apulseG_ai1 Y )  ;
   - check_lower.inv.elem_c._Reset ( check__lower_ainv_aelem__c_aa1 A )  ( check__lower_ainv_aelem__c_ai1 Y )  ;
   - check_lower.inv.elem_c.a1.Y ( check__lower_ainv_aelem__c_aa1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.inv.elem_c.n1.Y ( check__lower_ainv_aelem__c_an1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_lower.inv.elem_c.delay.cx5.out ( check__lower_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx5 out )  ;
   - check_lower.inv.elem_c.delay.cx6.out ( check__lower_ainv_aelem__c_adelay_acx6 out )  ( check__lower_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx0.out ( check__lower_ainv_aelem__c_adelay_acx0 out )  ( check__lower_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx1.out ( check__lower_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx1 out )  ;
   - check_lower.inv.elem_c.delay.cx2.out ( check__lower_ainv_aelem__c_adelay_acx2 out )  ( check__lower_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx3.out ( check__lower_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx3 out )  ;
   - check_lower.inv.elem_c.delay.cx4.out ( check__lower_ainv_aelem__c_adelay_acx4 out )  ( check__lower_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.inv.elem_c.c1.cx0.out ( check__lower_ainv_aelem__c_ac1_acx0 out )  ( check__lower_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cp.pulse ( check__lower_acp_apulseG_aand Y )  ( check__lower_acp_al_50_6 CLK )  ( check__lower_acp_al_51_6 CLK ) 
 ( check__lower_acp_al_52_6 CLK )  ( check__lower_acp_al_53_6 CLK )  ( check__lower_acp_al_54_6 CLK )  ( check__lower_acp_al_55_6 CLK ) 
 ( check__lower_acp_al_56_6 CLK )  ( check__lower_acp_al_57_6 CLK )  ;
   - check_lower.cp.tmp[0] ( check__lower_acp_aor__1 B )  ( check__lower_acp_ainv__3 Y )  ;
   - check_lower.cp.or_1.Y ( check__lower_acp_aor__1 Y )  ( check__lower_acp_acelem_acx0 in_50_6 )  ;
   - check_lower.cp.tmp[1] ( check__lower_acp_ainv__1 A )  ( check__lower_acp_anor__2 Y )  ;
   - check_lower.cp.inv_1.Y ( check__lower_acp_ainv__1 Y )  ( check__lower_acp_acelem_acx0 in_51_6 )  ;
   - check_lower.cp.tmp[2] ( check__lower_acp_ainv__2 A )  ( check__lower_acp_anor__3 Y )  ;
   - check_lower.cp.inv_2.Y ( check__lower_acp_ainv__2 Y )  ( check__lower_acp_acelem_acx0 in_52_6 )  ;
   - check_lower.cp.pulseG.i7.Y ( check__lower_acp_apulseG_ai8 A )  ( check__lower_acp_apulseG_ai7 Y )  ;
   - check_lower.cp.pulseG.i8.Y ( check__lower_acp_apulseG_ai8 Y )  ( check__lower_acp_apulseG_ai9 A )  ;
   - check_lower.cp.pulseG.sig_inv ( check__lower_acp_apulseG_ai Y )  ( check__lower_acp_apulseG_anor B )  ;
   - check_lower.cp.pulseG.sgn ( check__lower_acp_apulseG_aand A )  ( check__lower_acp_apulseG_anor Y )  ( check__lower_acp_apulseG_ai1 A )  ;
   - check_lower.cp.pulseG.i9.Y ( check__lower_acp_apulseG_aand B )  ( check__lower_acp_apulseG_ai9 Y )  ;
   - check_lower.cp.pulseG.i3.Y ( check__lower_acp_apulseG_ai4 A )  ( check__lower_acp_apulseG_ai3 Y )  ;
   - check_lower.cp.pulseG.i4.Y ( check__lower_acp_apulseG_ai4 Y )  ( check__lower_acp_apulseG_ai5 A )  ;
   - check_lower.cp.pulseG.i6.Y ( check__lower_acp_apulseG_ai7 A )  ( check__lower_acp_apulseG_ai6 Y )  ;
   - check_lower.cp.pulseG.i5.Y ( check__lower_acp_apulseG_ai6 A )  ( check__lower_acp_apulseG_ai5 Y )  ;
   - check_lower.cp.pulseG.i2.Y ( check__lower_acp_apulseG_ai3 A )  ( check__lower_acp_apulseG_ai2 Y )  ;
   - check_lower.cp.pulseG.i1.Y ( check__lower_acp_apulseG_ai2 A )  ( check__lower_acp_apulseG_ai1 Y )  ;
   - check_lower.cp.delay1.cx5.out ( check__lower_acp_adelay1_acx6 in_50_6 )  ( check__lower_acp_adelay1_acx5 out )  ;
   - check_lower.cp.delay1.cx6.out ( check__lower_acp_adelay1_acx6 out )  ( check__lower_acp_adelay1_acx7 in_50_6 )  ;
   - check_lower.cp.delay1.cx0.out ( check__lower_acp_adelay1_acx0 out )  ( check__lower_acp_adelay1_acx1 in_50_6 )  ;
   - check_lower.cp.delay1.cx1.out ( check__lower_acp_adelay1_acx2 in_50_6 )  ( check__lower_acp_adelay1_acx1 out )  ;
   - check_lower.cp.delay1.cx2.out ( check__lower_acp_adelay1_acx2 out )  ( check__lower_acp_adelay1_acx3 in_50_6 )  ;
   - check_lower.cp.delay1.cx3.out ( check__lower_acp_adelay1_acx4 in_50_6 )  ( check__lower_acp_adelay1_acx3 out )  ;
   - check_lower.cp.delay1.cx4.out ( check__lower_acp_adelay1_acx4 out )  ( check__lower_acp_adelay1_acx5 in_50_6 )  ;
   - sink_ctrl_lower._Lr ( sink__ctrl__lower_an B )  ( sink__ctrl__lower_ai Y )  ;
   - copy_ctrl_shift_splits.pulse ( copy__ctrl__shift__splits_apulseG_aand Y )  ( copy__ctrl__shift__splits_al_50_6 CLK )  ;
   - copy_ctrl_shift_splits.tmp[0] ( copy__ctrl__shift__splits_aor__1 B )  ( copy__ctrl__shift__splits_ainv__3 Y )  ;
   - copy_ctrl_shift_splits.or_1.Y ( copy__ctrl__shift__splits_aor__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift_splits.tmp[1] ( copy__ctrl__shift__splits_ainv__1 A )  ( copy__ctrl__shift__splits_anor__2 Y )  ;
   - copy_ctrl_shift_splits.inv_1.Y ( copy__ctrl__shift__splits_ainv__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift_splits.tmp[2] ( copy__ctrl__shift__splits_ainv__2 A )  ( copy__ctrl__shift__splits_anor__3 Y )  ;
   - copy_ctrl_shift_splits.inv_2.Y ( copy__ctrl__shift__splits_ainv__2 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift_splits.pulseG.i7.Y ( copy__ctrl__shift__splits_apulseG_ai8 A )  ( copy__ctrl__shift__splits_apulseG_ai7 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i8.Y ( copy__ctrl__shift__splits_apulseG_ai8 Y )  ( copy__ctrl__shift__splits_apulseG_ai9 A )  ;
   - copy_ctrl_shift_splits.pulseG.sig_inv ( copy__ctrl__shift__splits_apulseG_ai Y )  ( copy__ctrl__shift__splits_apulseG_anor B )  ;
   - copy_ctrl_shift_splits.pulseG.sgn ( copy__ctrl__shift__splits_apulseG_aand A )  ( copy__ctrl__shift__splits_apulseG_anor Y )  ( copy__ctrl__shift__splits_apulseG_ai1 A )  ;
   - copy_ctrl_shift_splits.pulseG.i9.Y ( copy__ctrl__shift__splits_apulseG_aand B )  ( copy__ctrl__shift__splits_apulseG_ai9 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i3.Y ( copy__ctrl__shift__splits_apulseG_ai4 A )  ( copy__ctrl__shift__splits_apulseG_ai3 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i4.Y ( copy__ctrl__shift__splits_apulseG_ai4 Y )  ( copy__ctrl__shift__splits_apulseG_ai5 A )  ;
   - copy_ctrl_shift_splits.pulseG.i6.Y ( copy__ctrl__shift__splits_apulseG_ai7 A )  ( copy__ctrl__shift__splits_apulseG_ai6 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i5.Y ( copy__ctrl__shift__splits_apulseG_ai6 A )  ( copy__ctrl__shift__splits_apulseG_ai5 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i2.Y ( copy__ctrl__shift__splits_apulseG_ai3 A )  ( copy__ctrl__shift__splits_apulseG_ai2 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i1.Y ( copy__ctrl__shift__splits_apulseG_ai2 A )  ( copy__ctrl__shift__splits_apulseG_ai1 Y )  ;
   - copy_ctrl_shift_splits.delay1.cx5.out ( copy__ctrl__shift__splits_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx5 out )  ;
   - copy_ctrl_shift_splits.delay1.cx6.out ( copy__ctrl__shift__splits_adelay1_acx6 out )  ( copy__ctrl__shift__splits_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx0.out ( copy__ctrl__shift__splits_adelay1_acx0 out )  ( copy__ctrl__shift__splits_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx1.out ( copy__ctrl__shift__splits_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx1 out )  ;
   - copy_ctrl_shift_splits.delay1.cx2.out ( copy__ctrl__shift__splits_adelay1_acx2 out )  ( copy__ctrl__shift__splits_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx3.out ( copy__ctrl__shift__splits_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx3 out )  ;
   - copy_ctrl_shift_splits.delay1.cx4.out ( copy__ctrl__shift__splits_adelay1_acx4 out )  ( copy__ctrl__shift__splits_adelay1_acx5 in_50_6 )  ;
   - merge.data[0] ( merge_amux_50_6 Y )  ( merge_al_50_6 D )  ;
   - merge.data[1] ( merge_amux_51_6 Y )  ( merge_al_51_6 D )  ;
   - merge.data[2] ( merge_amux_52_6 Y )  ( merge_al_52_6 D )  ;
   - merge.data[3] ( merge_amux_53_6 Y )  ( merge_al_53_6 D )  ;
   - merge.data[4] ( merge_amux_54_6 Y )  ( merge_al_54_6 D )  ;
   - merge.data[5] ( merge_amux_55_6 Y )  ( merge_al_55_6 D )  ;
   - merge.data[6] ( merge_amux_56_6 Y )  ( merge_al_56_6 D )  ;
   - merge.data[7] ( merge_amux_57_6 Y )  ( merge_al_57_6 D )  ;
   - merge.tmpRr ( merge_adelay2_acx7 out )  ( merge_adelay3_acx0 in_50_6 )  ;
   - merge.pulse ( merge_apulseG_aand Y )  ( merge_al_50_6 CLK )  ( merge_al_51_6 CLK ) 
 ( merge_al_52_6 CLK )  ( merge_al_53_6 CLK )  ( merge_al_54_6 CLK )  ( merge_al_55_6 CLK ) 
 ( merge_al_56_6 CLK )  ( merge_al_57_6 CLK )  ;
   - merge.inv_Rd3.A ( merge_ainv__Rd3 A )  ( merge_al_52_6 Q )  ;
   - merge.inv_Rd1.A ( merge_al_50_6 Q )  ( merge_ainv__Rd1 A )  ;
   - merge.inv_Rd2.A ( merge_al_51_6 Q )  ( merge_ainv__Rd2 A )  ;
   - merge.inv_Rd4.A ( merge_al_53_6 Q )  ( merge_ainv__Rd4 A )  ;
   - merge.inv_Rd5.A ( merge_al_54_6 Q )  ( merge_ainv__Rd5 A )  ;
   - merge.inv_Rd6.A ( merge_al_55_6 Q )  ( merge_ainv__Rd6 A )  ;
   - merge.inv_Rd7.A ( merge_al_56_6 Q )  ( merge_ainv__Rd7 A )  ;
   - merge.inv_Rd8.A ( merge_al_57_6 Q )  ( merge_ainv__Rd8 A )  ;
   - merge.tmp[0] ( merge_aor__L1 B )  ( merge_ainv__L1 Y )  ;
   - merge.or_L1.Y ( merge_aor__L1 Y )  ( merge_acelem1_acx0 in_50_6 )  ;
   - merge.tmp[3] ( merge_aor__Cf B )  ( merge_ainv__Cf Y )  ;
   - merge.or_Cf.Y ( merge_aor__Cf Y )  ( merge_acelem2_acx0 in_51_6 )  ;
   - merge.CdInv ( merge_aand2 A )  ( merge_ainv1__Cd Y )  ;
   - merge.Crbuff ( merge_aand2 B )  ( merge_adelay1_acx7 out )  ( merge_aand1 B )  ;
   - merge.tmpCf ( merge_aand2 Y )  ( merge_ainv__Cf A )  ;
   - merge.tmp_Ra ( merge_anor__Ra Y )  ( merge_ainv__Ra A )  ;
   - merge.tmp[1] ( merge_ainv__L2 Y )  ( merge_aor__L2 B )  ;
   - merge.or_L2.Y ( merge_aor__L2 Y )  ( merge_acelem2_acx0 in_50_6 )  ;
   - merge.inv_Ra.Y ( merge_ainv__Ra Y )  ( merge_acelem1_acx0 in_52_6 )  ( merge_acelem2_acx0 in_52_6 )  ;
   - merge.tmp[2] ( merge_aor__Ct B )  ( merge_ainv__Ct Y )  ;
   - merge.or_Ct.Y ( merge_aor__Ct Y )  ( merge_acelem1_acx0 in_51_6 )  ;
   - merge.tmpCt ( merge_ainv__Ct A )  ( merge_aand1 Y )  ;
   - merge.delay2.cx5.out ( merge_adelay2_acx6 in_50_6 )  ( merge_adelay2_acx5 out )  ;
   - merge.delay2.cx6.out ( merge_adelay2_acx6 out )  ( merge_adelay2_acx7 in_50_6 )  ;
   - merge.delay2.cx0.out ( merge_adelay2_acx0 out )  ( merge_adelay2_acx1 in_50_6 )  ;
   - merge.delay2.cx1.out ( merge_adelay2_acx2 in_50_6 )  ( merge_adelay2_acx1 out )  ;
   - merge.delay2.cx2.out ( merge_adelay2_acx2 out )  ( merge_adelay2_acx3 in_50_6 )  ;
   - merge.delay2.cx3.out ( merge_adelay2_acx4 in_50_6 )  ( merge_adelay2_acx3 out )  ;
   - merge.delay2.cx4.out ( merge_adelay2_acx4 out )  ( merge_adelay2_acx5 in_50_6 )  ;
   - merge.pulseG.i7.Y ( merge_apulseG_ai8 A )  ( merge_apulseG_ai7 Y )  ;
   - merge.pulseG.i8.Y ( merge_apulseG_ai8 Y )  ( merge_apulseG_ai9 A )  ;
   - merge.pulseG.sig_inv ( merge_apulseG_ai Y )  ( merge_apulseG_anor B )  ;
   - merge.pulseG.sgn ( merge_apulseG_aand A )  ( merge_apulseG_anor Y )  ( merge_apulseG_ai1 A )  ;
   - merge.pulseG.i9.Y ( merge_apulseG_aand B )  ( merge_apulseG_ai9 Y )  ;
   - merge.pulseG.i3.Y ( merge_apulseG_ai4 A )  ( merge_apulseG_ai3 Y )  ;
   - merge.pulseG.i4.Y ( merge_apulseG_ai4 Y )  ( merge_apulseG_ai5 A )  ;
   - merge.pulseG.i6.Y ( merge_apulseG_ai7 A )  ( merge_apulseG_ai6 Y )  ;
   - merge.pulseG.i5.Y ( merge_apulseG_ai6 A )  ( merge_apulseG_ai5 Y )  ;
   - merge.pulseG.i2.Y ( merge_apulseG_ai3 A )  ( merge_apulseG_ai2 Y )  ;
   - merge.pulseG.i1.Y ( merge_apulseG_ai2 A )  ( merge_apulseG_ai1 Y )  ;
   - merge.delay3.cx5.out ( merge_adelay3_acx6 in_50_6 )  ( merge_adelay3_acx5 out )  ;
   - merge.delay3.cx6.out ( merge_adelay3_acx6 out )  ( merge_adelay3_acx7 in_50_6 )  ;
   - merge.delay3.cx0.out ( merge_adelay3_acx0 out )  ( merge_adelay3_acx1 in_50_6 )  ;
   - merge.delay3.cx1.out ( merge_adelay3_acx2 in_50_6 )  ( merge_adelay3_acx1 out )  ;
   - merge.delay3.cx2.out ( merge_adelay3_acx2 out )  ( merge_adelay3_acx3 in_50_6 )  ;
   - merge.delay3.cx3.out ( merge_adelay3_acx4 in_50_6 )  ( merge_adelay3_acx3 out )  ;
   - merge.delay3.cx4.out ( merge_adelay3_acx4 out )  ( merge_adelay3_acx5 in_50_6 )  ;
   - merge.delay1.cx5.out ( merge_adelay1_acx6 in_50_6 )  ( merge_adelay1_acx5 out )  ;
   - merge.delay1.cx6.out ( merge_adelay1_acx6 out )  ( merge_adelay1_acx7 in_50_6 )  ;
   - merge.delay1.cx0.out ( merge_adelay1_acx0 out )  ( merge_adelay1_acx1 in_50_6 )  ;
   - merge.delay1.cx1.out ( merge_adelay1_acx2 in_50_6 )  ( merge_adelay1_acx1 out )  ;
   - merge.delay1.cx2.out ( merge_adelay1_acx2 out )  ( merge_adelay1_acx3 in_50_6 )  ;
   - merge.delay1.cx3.out ( merge_adelay1_acx4 in_50_6 )  ( merge_adelay1_acx3 out )  ;
   - merge.delay1.cx4.out ( merge_adelay1_acx4 out )  ( merge_adelay1_acx5 in_50_6 )  ;
   - ctrl_lower_copy.pulse ( ctrl__lower__copy_apulseG_aand Y )  ( ctrl__lower__copy_al_50_6 CLK )  ;
   - ctrl_lower_copy.tmp[0] ( ctrl__lower__copy_aor__1 B )  ( ctrl__lower__copy_ainv__3 Y )  ;
   - ctrl_lower_copy.or_1.Y ( ctrl__lower__copy_aor__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_50_6 )  ;
   - ctrl_lower_copy.tmp[1] ( ctrl__lower__copy_ainv__1 A )  ( ctrl__lower__copy_anor__2 Y )  ;
   - ctrl_lower_copy.inv_1.Y ( ctrl__lower__copy_ainv__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_51_6 )  ;
   - ctrl_lower_copy.tmp[2] ( ctrl__lower__copy_ainv__2 A )  ( ctrl__lower__copy_anor__3 Y )  ;
   - ctrl_lower_copy.inv_2.Y ( ctrl__lower__copy_ainv__2 Y )  ( ctrl__lower__copy_acelem_acx0 in_52_6 )  ;
   - ctrl_lower_copy.pulseG.i7.Y ( ctrl__lower__copy_apulseG_ai8 A )  ( ctrl__lower__copy_apulseG_ai7 Y )  ;
   - ctrl_lower_copy.pulseG.i8.Y ( ctrl__lower__copy_apulseG_ai8 Y )  ( ctrl__lower__copy_apulseG_ai9 A )  ;
   - ctrl_lower_copy.pulseG.sig_inv ( ctrl__lower__copy_apulseG_ai Y )  ( ctrl__lower__copy_apulseG_anor B )  ;
   - ctrl_lower_copy.pulseG.sgn ( ctrl__lower__copy_apulseG_aand A )  ( ctrl__lower__copy_apulseG_anor Y )  ( ctrl__lower__copy_apulseG_ai1 A )  ;
   - ctrl_lower_copy.pulseG.i9.Y ( ctrl__lower__copy_apulseG_aand B )  ( ctrl__lower__copy_apulseG_ai9 Y )  ;
   - ctrl_lower_copy.pulseG.i3.Y ( ctrl__lower__copy_apulseG_ai4 A )  ( ctrl__lower__copy_apulseG_ai3 Y )  ;
   - ctrl_lower_copy.pulseG.i4.Y ( ctrl__lower__copy_apulseG_ai4 Y )  ( ctrl__lower__copy_apulseG_ai5 A )  ;
   - ctrl_lower_copy.pulseG.i6.Y ( ctrl__lower__copy_apulseG_ai7 A )  ( ctrl__lower__copy_apulseG_ai6 Y )  ;
   - ctrl_lower_copy.pulseG.i5.Y ( ctrl__lower__copy_apulseG_ai6 A )  ( ctrl__lower__copy_apulseG_ai5 Y )  ;
   - ctrl_lower_copy.pulseG.i2.Y ( ctrl__lower__copy_apulseG_ai3 A )  ( ctrl__lower__copy_apulseG_ai2 Y )  ;
   - ctrl_lower_copy.pulseG.i1.Y ( ctrl__lower__copy_apulseG_ai2 A )  ( ctrl__lower__copy_apulseG_ai1 Y )  ;
   - ctrl_lower_copy.delay1.cx5.out ( ctrl__lower__copy_adelay1_acx6 in_50_6 )  ( ctrl__lower__copy_adelay1_acx5 out )  ;
   - ctrl_lower_copy.delay1.cx6.out ( ctrl__lower__copy_adelay1_acx6 out )  ( ctrl__lower__copy_adelay1_acx7 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx0.out ( ctrl__lower__copy_adelay1_acx0 out )  ( ctrl__lower__copy_adelay1_acx1 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx1.out ( ctrl__lower__copy_adelay1_acx2 in_50_6 )  ( ctrl__lower__copy_adelay1_acx1 out )  ;
   - ctrl_lower_copy.delay1.cx2.out ( ctrl__lower__copy_adelay1_acx2 out )  ( ctrl__lower__copy_adelay1_acx3 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx3.out ( ctrl__lower__copy_adelay1_acx4 in_50_6 )  ( ctrl__lower__copy_adelay1_acx3 out )  ;
   - ctrl_lower_copy.delay1.cx4.out ( ctrl__lower__copy_adelay1_acx4 out )  ( ctrl__lower__copy_adelay1_acx5 in_50_6 )  ;
   - cp1.pulse ( cp1_apulseG_aand Y )  ( cp1_al_50_6 CLK )  ;
   - cp1.tmp[0] ( cp1_aor__1 B )  ( cp1_ainv__3 Y )  ;
   - cp1.or_1.Y ( cp1_aor__1 Y )  ( cp1_acelem_acx0 in_50_6 )  ;
   - cp1.tmp[1] ( cp1_ainv__1 A )  ( cp1_anor__2 Y )  ;
   - cp1.inv_1.Y ( cp1_ainv__1 Y )  ( cp1_acelem_acx0 in_51_6 )  ;
   - cp1.tmp[2] ( cp1_ainv__2 A )  ( cp1_anor__3 Y )  ;
   - cp1.inv_2.Y ( cp1_ainv__2 Y )  ( cp1_acelem_acx0 in_52_6 )  ;
   - cp1.pulseG.i7.Y ( cp1_apulseG_ai8 A )  ( cp1_apulseG_ai7 Y )  ;
   - cp1.pulseG.i8.Y ( cp1_apulseG_ai8 Y )  ( cp1_apulseG_ai9 A )  ;
   - cp1.pulseG.sig_inv ( cp1_apulseG_ai Y )  ( cp1_apulseG_anor B )  ;
   - cp1.pulseG.sgn ( cp1_apulseG_aand A )  ( cp1_apulseG_anor Y )  ( cp1_apulseG_ai1 A )  ;
   - cp1.pulseG.i9.Y ( cp1_apulseG_aand B )  ( cp1_apulseG_ai9 Y )  ;
   - cp1.pulseG.i3.Y ( cp1_apulseG_ai4 A )  ( cp1_apulseG_ai3 Y )  ;
   - cp1.pulseG.i4.Y ( cp1_apulseG_ai4 Y )  ( cp1_apulseG_ai5 A )  ;
   - cp1.pulseG.i6.Y ( cp1_apulseG_ai7 A )  ( cp1_apulseG_ai6 Y )  ;
   - cp1.pulseG.i5.Y ( cp1_apulseG_ai6 A )  ( cp1_apulseG_ai5 Y )  ;
   - cp1.pulseG.i2.Y ( cp1_apulseG_ai3 A )  ( cp1_apulseG_ai2 Y )  ;
   - cp1.pulseG.i1.Y ( cp1_apulseG_ai2 A )  ( cp1_apulseG_ai1 Y )  ;
   - cp1.delay1.cx5.out ( cp1_adelay1_acx6 in_50_6 )  ( cp1_adelay1_acx5 out )  ;
   - cp1.delay1.cx6.out ( cp1_adelay1_acx6 out )  ( cp1_adelay1_acx7 in_50_6 )  ;
   - cp1.delay1.cx0.out ( cp1_adelay1_acx0 out )  ( cp1_adelay1_acx1 in_50_6 )  ;
   - cp1.delay1.cx1.out ( cp1_adelay1_acx2 in_50_6 )  ( cp1_adelay1_acx1 out )  ;
   - cp1.delay1.cx2.out ( cp1_adelay1_acx2 out )  ( cp1_adelay1_acx3 in_50_6 )  ;
   - cp1.delay1.cx3.out ( cp1_adelay1_acx4 in_50_6 )  ( cp1_adelay1_acx3 out )  ;
   - cp1.delay1.cx4.out ( cp1_adelay1_acx4 out )  ( cp1_adelay1_acx5 in_50_6 )  ;
   - case_split.pulse ( case__split_apulseG_aand Y )  ( case__split_actrl__latch_al CLK )  ( case__split_adata__latch CLK )  ;
   - case_split.ctrl ( case__split_actrl__latch_anx Y )  ( case__split_actrl__latch_al q )  ( case__split_aelem__c_aandR2 B ) 
 ( case__split_aelem__c_actrl__inv A )  ;
   - case_split.pulseG.i7.Y ( case__split_apulseG_ai8 A )  ( case__split_apulseG_ai7 Y )  ;
   - case_split.pulseG.i8.Y ( case__split_apulseG_ai8 Y )  ( case__split_apulseG_ai9 A )  ;
   - case_split.pulseG.sig_inv ( case__split_apulseG_ai Y )  ( case__split_apulseG_anor B )  ;
   - case_split.pulseG.sgn ( case__split_apulseG_aand A )  ( case__split_apulseG_anor Y )  ( case__split_apulseG_ai1 A )  ;
   - case_split.pulseG.i9.Y ( case__split_apulseG_aand B )  ( case__split_apulseG_ai9 Y )  ;
   - case_split.pulseG.i3.Y ( case__split_apulseG_ai4 A )  ( case__split_apulseG_ai3 Y )  ;
   - case_split.pulseG.i4.Y ( case__split_apulseG_ai4 Y )  ( case__split_apulseG_ai5 A )  ;
   - case_split.pulseG.i6.Y ( case__split_apulseG_ai7 A )  ( case__split_apulseG_ai6 Y )  ;
   - case_split.pulseG.i5.Y ( case__split_apulseG_ai6 A )  ( case__split_apulseG_ai5 Y )  ;
   - case_split.pulseG.i2.Y ( case__split_apulseG_ai3 A )  ( case__split_apulseG_ai2 Y )  ;
   - case_split.pulseG.i1.Y ( case__split_apulseG_ai2 A )  ( case__split_apulseG_ai1 Y )  ;
   - case_split.ctrl_latch._q ( case__split_actrl__latch_anx A )  ( case__split_actrl__latch_al __q )  ;
   - case_split.elem_c.c_out_delay ( case__split_aelem__c_aandR2 A )  ( case__split_aelem__c_adelay_acx7 out )  ( case__split_aelem__c_aandR1 A )  ;
   - case_split.elem_c._Reset ( case__split_aelem__c_aa1 A )  ( case__split_aelem__c_aa3 A )  ( case__split_aelem__c_ai1 Y ) 
 ( case__split_aelem__c_aa2 A )  ;
   - case_split.elem_c.a1.Y ( case__split_aelem__c_aa1 Y )  ( case__split_aelem__c_ac1_acx0 in_50_6 )  ;
   - case_split.elem_c.nor_out ( case__split_aelem__c_aa3 B )  ( case__split_aelem__c_an1 Y )  ;
   - case_split.elem_c.a3.Y ( case__split_aelem__c_aa3 Y )  ( case__split_aelem__c_ac1_acx0 in_52_6 )  ;
   - case_split.elem_c._ctrl ( case__split_aelem__c_actrl__inv Y )  ( case__split_aelem__c_aandR1 B )  ;
   - case_split.elem_c.a2.Y ( case__split_aelem__c_ac1_acx0 in_51_6 )  ( case__split_aelem__c_aa2 Y )  ;
   - case_split.elem_c.delay.cx5.out ( case__split_aelem__c_adelay_acx6 in_50_6 )  ( case__split_aelem__c_adelay_acx5 out )  ;
   - case_split.elem_c.delay.cx6.out ( case__split_aelem__c_adelay_acx6 out )  ( case__split_aelem__c_adelay_acx7 in_50_6 )  ;
   - case_split.elem_c.delay.cx0.out ( case__split_aelem__c_adelay_acx0 out )  ( case__split_aelem__c_adelay_acx1 in_50_6 )  ;
   - case_split.elem_c.delay.cx1.out ( case__split_aelem__c_adelay_acx2 in_50_6 )  ( case__split_aelem__c_adelay_acx1 out )  ;
   - case_split.elem_c.delay.cx2.out ( case__split_aelem__c_adelay_acx2 out )  ( case__split_aelem__c_adelay_acx3 in_50_6 )  ;
   - case_split.elem_c.delay.cx3.out ( case__split_aelem__c_adelay_acx4 in_50_6 )  ( case__split_aelem__c_adelay_acx3 out )  ;
   - case_split.elem_c.delay.cx4.out ( case__split_aelem__c_adelay_acx4 out )  ( case__split_aelem__c_adelay_acx5 in_50_6 )  ;
   - case_split.elem_c.c1.cx0.out ( case__split_aelem__c_ac1_acx0 out )  ( case__split_aelem__c_ac1_acx1 in_50_6 )  ;
   - post.splitLeft.d[0] ( post_aadderLeft_al1_50_6 D )  ( post_asplit_al_50_6 Q )  ( post_aadderRight_al1_50_6 D )  ;
   - post.splitLeft.d[1] ( post_aadderLeft_al1_51_6 D )  ( post_asplit_al_51_6 Q )  ( post_aadderRight_al1_51_6 D )  ;
   - post.splitLeft.d[2] ( post_aadderLeft_al1_52_6 D )  ( post_asplit_al_52_6 Q )  ( post_aadderRight_al1_52_6 D )  ;
   - post.splitLeft.d[3] ( post_aadderLeft_al1_53_6 D )  ( post_asplit_al_53_6 Q )  ( post_aadderRight_al1_53_6 D )  ;
   - post.splitLeft.d[4] ( post_aadderLeft_al1_54_6 D )  ( post_asplit_al_54_6 Q )  ( post_aadderRight_al1_54_6 D )  ;
   - post.splitLeft.d[5] ( post_aadderLeft_al1_55_6 D )  ( post_asplit_al_55_6 Q )  ( post_aadderRight_al1_55_6 D )  ;
   - post.splitLeft.d[6] ( post_aadderLeft_al1_56_6 D )  ( post_asplit_al_56_6 Q )  ( post_aadderRight_al1_56_6 D )  ;
   - post.splitLeft.d[7] ( post_aadderLeft_al1_57_6 D )  ( post_asplit_al_57_6 Q )  ( post_aadderRight_al1_57_6 D )  ;
   - post.splitLeft.r ( post_aadderLeft_ainv__l1 A )  ( post_asplit_aand2 Y )  ;
   - post.srcOut65.a ( post_aadderLeft_apulseG_ai A )  ( post_aadderLeft_adelay1_acx0 in_50_6 )  ( post_aadderLeft_acelem_acx0 out ) 
 ( post_asplit_aor B )  ( post_asrc65_anor B )  ;
   - post.srcOut65.d[0] ( post_aadderLeft_al2_50_6 D )  ( post_asrc65_asetGND0 Y )  ;
   - post.srcOut65.d[1] ( post_aadderLeft_al2_51_6 D )  ( post_asrc65_asetGND1 Y )  ;
   - post.srcOut65.d[2] ( post_aadderLeft_al2_52_6 D )  ( post_asrc65_asetGND2 Y )  ;
   - post.srcOut65.d[3] ( post_aadderLeft_al2_53_6 D )  ( post_asrc65_asetGND3 Y )  ;
   - post.srcOut65.d[4] ( post_aadderLeft_al2_54_6 D )  ( post_asrc65_asetGND4 Y )  ;
   - post.srcOut65.d[5] ( post_aadderLeft_al2_55_6 D )  ( post_asrc65_asetGND5 Y )  ;
   - post.srcOut65.d[6] ( post_aadderLeft_al2_56_6 D )  ( post_asrc65_asetGND6 Y )  ;
   - post.srcOut65.d[7] ( post_aadderLeft_al2_57_6 D )  ( post_asrc65_asetGND7 Y )  ;
   - post.srcOut65.r ( post_aadderLeft_ainv__l2 A )  ( post_asrc65_anor Y )  ;
   - post.addOut65.d[0] ( post_aadderLeft_aadd_50_6_acx3 out )  ( post_amerge_amux_50_6 B )  ;
   - post.addOut65.d[1] ( post_aadderLeft_aadd_51_6_acx3 out )  ( post_amerge_amux_51_6 B )  ;
   - post.addOut65.d[2] ( post_aadderLeft_aadd_52_6_acx3 out )  ( post_amerge_amux_52_6 B )  ;
   - post.addOut65.d[3] ( post_aadderLeft_aadd_53_6_acx3 out )  ( post_amerge_amux_53_6 B )  ;
   - post.addOut65.d[4] ( post_aadderLeft_aadd_54_6_acx3 out )  ( post_amerge_amux_54_6 B )  ;
   - post.addOut65.d[5] ( post_aadderLeft_aadd_55_6_acx3 out )  ( post_amerge_amux_55_6 B )  ;
   - post.addOut65.d[6] ( post_aadderLeft_aadd_56_6_acx3 out )  ( post_amerge_amux_56_6 B )  ;
   - post.addOut65.d[7] ( post_aadderLeft_aadd_57_6_acx3 out )  ( post_amerge_amux_57_6 B )  ;
   - post.addOut65.r ( post_aadderLeft_adelay2_acx7 out )  ( post_amerge_ainv__L2 A )  ;
   - post.addOut65.a ( post_aadderLeft_anor B )  ( post_amerge_acelem2_acx0 out )  ( post_amerge_aor B )  ;
   - post.addOut97.d[0] ( post_amerge_amux_50_6 A )  ( post_aadderRight_aadd_50_6_acx3 out )  ;
   - post.addOut97.d[1] ( post_amerge_amux_51_6 A )  ( post_aadderRight_aadd_51_6_acx3 out )  ;
   - post.addOut97.d[2] ( post_amerge_amux_52_6 A )  ( post_aadderRight_aadd_52_6_acx3 out )  ;
   - post.addOut97.d[3] ( post_amerge_amux_53_6 A )  ( post_aadderRight_aadd_53_6_acx3 out )  ;
   - post.addOut97.d[4] ( post_amerge_amux_54_6 A )  ( post_aadderRight_aadd_54_6_acx3 out )  ;
   - post.addOut97.d[5] ( post_amerge_amux_55_6 A )  ( post_aadderRight_aadd_55_6_acx3 out )  ;
   - post.addOut97.d[6] ( post_amerge_amux_56_6 A )  ( post_aadderRight_aadd_56_6_acx3 out )  ;
   - post.addOut97.d[7] ( post_amerge_amux_57_6 A )  ( post_aadderRight_aadd_57_6_acx3 out )  ;
   - post.addOut97.r ( post_amerge_ainv__L1 A )  ( post_aadderRight_adelay2_acx7 out )  ;
   - post.addOut97.a ( post_amerge_acelem1_acx0 out )  ( post_amerge_aor A )  ( post_aadderRight_anor B )  ;
   - post.compMerge.d[0] ( post_amerge_amux_50_6 S )  ( post_amerge_amux_51_6 S )  ( post_amerge_amux_52_6 S ) 
 ( post_amerge_amux_53_6 S )  ( post_amerge_amux_54_6 S )  ( post_amerge_amux_55_6 S )  ( post_amerge_amux_56_6 S ) 
 ( post_amerge_amux_57_6 S )  ( post_amerge_ainv1__Cd A )  ( post_amerge_aand1 A )  ( post_asplit_acontrolLatch D ) 
 ( post_acp1_al_50_6 Q )  ;
   - post.compMerge.r ( post_amerge_adelay1_acx0 in_50_6 )  ( post_asplit_ainv__c A )  ( post_acp1_adelay1_acx7 out )  ;
   - post.compMerge.a ( post_amerge_adelay2_acx0 in_50_6 )  ( post_amerge_apulseG_ai A )  ( post_amerge_aor Y ) 
 ( post_acp1_anor__3 B )  ;
   - post.splitRight.r ( post_asplit_aand1 Y )  ( post_aadderRight_ainv__l1 A )  ;
   - post.srcOut97.a ( post_asplit_aor A )  ( post_asrc97_anor B )  ( post_aadderRight_apulseG_ai A ) 
 ( post_aadderRight_adelay1_acx0 in_50_6 )  ( post_aadderRight_acelem_acx0 out )  ;
   - post.srcOut97.d[0] ( post_asrc97_asetGND0 Y )  ( post_aadderRight_al2_50_6 D )  ;
   - post.srcOut97.d[1] ( post_asrc97_asetGND1 Y )  ( post_aadderRight_al2_51_6 D )  ;
   - post.srcOut97.d[2] ( post_asrc97_asetGND2 Y )  ( post_aadderRight_al2_52_6 D )  ;
   - post.srcOut97.d[3] ( post_asrc97_asetGND3 Y )  ( post_aadderRight_al2_53_6 D )  ;
   - post.srcOut97.d[4] ( post_asrc97_asetGND4 Y )  ( post_aadderRight_al2_54_6 D )  ;
   - post.srcOut97.d[5] ( post_asrc97_asetGND5 Y )  ( post_aadderRight_al2_55_6 D )  ;
   - post.srcOut97.d[6] ( post_asrc97_asetGND6 Y )  ( post_aadderRight_al2_56_6 D )  ;
   - post.srcOut97.d[7] ( post_asrc97_asetGND7 Y )  ( post_aadderRight_al2_57_6 D )  ;
   - post.srcOut97.r ( post_asrc97_anor Y )  ( post_aadderRight_ainv__l2 A )  ;
   - post.adderLeft.tmp_Rr ( post_aadderLeft_adelay2_acx0 in_50_6 )  ( post_aadderLeft_adelay1_acx7 out )  ;
   - post.adderLeft.tmp_Ra ( post_aadderLeft_ainv__r A )  ( post_aadderLeft_anor Y )  ;
   - post.adderLeft.inv_r.Y ( post_aadderLeft_ainv__r Y )  ( post_aadderLeft_acelem_acx0 in_52_6 )  ;
   - post.adderLeft.tmp[1] ( post_aadderLeft_ainv__l2 Y )  ( post_aadderLeft_aor__l2 B )  ;
   - post.adderLeft.pulse ( post_aadderLeft_apulseG_aand Y )  ( post_aadderLeft_al1_50_6 CLK )  ( post_aadderLeft_al1_51_6 CLK ) 
 ( post_aadderLeft_al1_52_6 CLK )  ( post_aadderLeft_al1_53_6 CLK )  ( post_aadderLeft_al1_54_6 CLK )  ( post_aadderLeft_al1_55_6 CLK ) 
 ( post_aadderLeft_al1_56_6 CLK )  ( post_aadderLeft_al1_57_6 CLK )  ( post_aadderLeft_al2_50_6 CLK )  ( post_aadderLeft_al2_51_6 CLK ) 
 ( post_aadderLeft_al2_52_6 CLK )  ( post_aadderLeft_al2_53_6 CLK )  ( post_aadderLeft_al2_54_6 CLK )  ( post_aadderLeft_al2_55_6 CLK ) 
 ( post_aadderLeft_al2_56_6 CLK )  ( post_aadderLeft_al2_57_6 CLK )  ;
   - post.adderLeft.in1[0] ( post_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( post_aadderLeft_al1_50_6 Q )  ;
   - post.adderLeft.in2[0] ( post_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( post_aadderLeft_al2_50_6 Q )  ;
   - post.adderLeft.cin0 ( post_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( post_aadderLeft_atoGND Y )  ;
   - post.adderLeft.cout[0] ( post_aadderLeft_aadd_50_6_acx1 out )  ( post_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[1] ( post_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( post_aadderLeft_al1_51_6 Q )  ;
   - post.adderLeft.in2[1] ( post_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( post_aadderLeft_al2_51_6 Q )  ;
   - post.adderLeft.cout[1] ( post_aadderLeft_aadd_51_6_acx1 out )  ( post_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[2] ( post_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( post_aadderLeft_al1_52_6 Q )  ;
   - post.adderLeft.in2[2] ( post_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( post_aadderLeft_al2_52_6 Q )  ;
   - post.adderLeft.cout[2] ( post_aadderLeft_aadd_52_6_acx1 out )  ( post_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[3] ( post_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( post_aadderLeft_al1_53_6 Q )  ;
   - post.adderLeft.in2[3] ( post_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( post_aadderLeft_al2_53_6 Q )  ;
   - post.adderLeft.cout[3] ( post_aadderLeft_aadd_53_6_acx1 out )  ( post_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[4] ( post_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( post_aadderLeft_al1_54_6 Q )  ;
   - post.adderLeft.in2[4] ( post_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( post_aadderLeft_al2_54_6 Q )  ;
   - post.adderLeft.cout[4] ( post_aadderLeft_aadd_54_6_acx1 out )  ( post_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[5] ( post_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( post_aadderLeft_al1_55_6 Q )  ;
   - post.adderLeft.in2[5] ( post_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( post_aadderLeft_al2_55_6 Q )  ;
   - post.adderLeft.cout[5] ( post_aadderLeft_aadd_55_6_acx1 out )  ( post_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[6] ( post_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( post_aadderLeft_al1_56_6 Q )  ;
   - post.adderLeft.in2[6] ( post_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( post_aadderLeft_al2_56_6 Q )  ;
   - post.adderLeft.cout[6] ( post_aadderLeft_aadd_56_6_acx1 out )  ( post_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[7] ( post_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( post_aadderLeft_al1_57_6 Q )  ;
   - post.adderLeft.in2[7] ( post_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( post_aadderLeft_al2_57_6 Q )  ;
   - post.adderLeft.cout[7] ( post_aadderLeft_aadd_57_6_acx1 out )  ;
   - post.adderLeft.tmp[0] ( post_aadderLeft_ainv__l1 Y )  ( post_aadderLeft_aor__l1 B )  ;
   - post.adderLeft.or_l1.Y ( post_aadderLeft_aor__l1 Y )  ( post_aadderLeft_acelem_acx0 in_50_6 )  ;
   - post.adderLeft.or_l2.Y ( post_aadderLeft_aor__l2 Y )  ( post_aadderLeft_acelem_acx0 in_51_6 )  ;
   - post.adderLeft.delay2.cx5.out ( post_aadderLeft_adelay2_acx6 in_50_6 )  ( post_aadderLeft_adelay2_acx5 out )  ;
   - post.adderLeft.delay2.cx6.out ( post_aadderLeft_adelay2_acx6 out )  ( post_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - post.adderLeft.delay2.cx0.out ( post_aadderLeft_adelay2_acx0 out )  ( post_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - post.adderLeft.delay2.cx1.out ( post_aadderLeft_adelay2_acx2 in_50_6 )  ( post_aadderLeft_adelay2_acx1 out )  ;
   - post.adderLeft.delay2.cx2.out ( post_aadderLeft_adelay2_acx2 out )  ( post_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - post.adderLeft.delay2.cx3.out ( post_aadderLeft_adelay2_acx4 in_50_6 )  ( post_aadderLeft_adelay2_acx3 out )  ;
   - post.adderLeft.delay2.cx4.out ( post_aadderLeft_adelay2_acx4 out )  ( post_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - post.adderLeft.pulseG.i7.Y ( post_aadderLeft_apulseG_ai8 A )  ( post_aadderLeft_apulseG_ai7 Y )  ;
   - post.adderLeft.pulseG.i8.Y ( post_aadderLeft_apulseG_ai8 Y )  ( post_aadderLeft_apulseG_ai9 A )  ;
   - post.adderLeft.pulseG.sig_inv ( post_aadderLeft_apulseG_ai Y )  ( post_aadderLeft_apulseG_anor B )  ;
   - post.adderLeft.pulseG.sgn ( post_aadderLeft_apulseG_aand A )  ( post_aadderLeft_apulseG_anor Y )  ( post_aadderLeft_apulseG_ai1 A )  ;
   - post.adderLeft.pulseG.i9.Y ( post_aadderLeft_apulseG_aand B )  ( post_aadderLeft_apulseG_ai9 Y )  ;
   - post.adderLeft.pulseG.i3.Y ( post_aadderLeft_apulseG_ai4 A )  ( post_aadderLeft_apulseG_ai3 Y )  ;
   - post.adderLeft.pulseG.i4.Y ( post_aadderLeft_apulseG_ai4 Y )  ( post_aadderLeft_apulseG_ai5 A )  ;
   - post.adderLeft.pulseG.i6.Y ( post_aadderLeft_apulseG_ai7 A )  ( post_aadderLeft_apulseG_ai6 Y )  ;
   - post.adderLeft.pulseG.i5.Y ( post_aadderLeft_apulseG_ai6 A )  ( post_aadderLeft_apulseG_ai5 Y )  ;
   - post.adderLeft.pulseG.i2.Y ( post_aadderLeft_apulseG_ai3 A )  ( post_aadderLeft_apulseG_ai2 Y )  ;
   - post.adderLeft.pulseG.i1.Y ( post_aadderLeft_apulseG_ai2 A )  ( post_aadderLeft_apulseG_ai1 Y )  ;
   - post.adderLeft.add[0]._YC ( post_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_50_6_acx0 out )  ( post_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[0]._YS ( post_aadderLeft_aadd_50_6_acx2 out )  ( post_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[1]._YC ( post_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_51_6_acx0 out )  ( post_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[1]._YS ( post_aadderLeft_aadd_51_6_acx2 out )  ( post_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[2]._YC ( post_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_52_6_acx0 out )  ( post_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[2]._YS ( post_aadderLeft_aadd_52_6_acx2 out )  ( post_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[3]._YC ( post_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_53_6_acx0 out )  ( post_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[3]._YS ( post_aadderLeft_aadd_53_6_acx2 out )  ( post_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[4]._YC ( post_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_54_6_acx0 out )  ( post_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[4]._YS ( post_aadderLeft_aadd_54_6_acx2 out )  ( post_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[5]._YC ( post_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_55_6_acx0 out )  ( post_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[5]._YS ( post_aadderLeft_aadd_55_6_acx2 out )  ( post_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[6]._YC ( post_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_56_6_acx0 out )  ( post_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[6]._YS ( post_aadderLeft_aadd_56_6_acx2 out )  ( post_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[7]._YC ( post_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_57_6_acx0 out )  ( post_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[7]._YS ( post_aadderLeft_aadd_57_6_acx2 out )  ( post_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx5.out ( post_aadderLeft_adelay1_acx6 in_50_6 )  ( post_aadderLeft_adelay1_acx5 out )  ;
   - post.adderLeft.delay1.cx6.out ( post_aadderLeft_adelay1_acx6 out )  ( post_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - post.adderLeft.delay1.cx0.out ( post_aadderLeft_adelay1_acx0 out )  ( post_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - post.adderLeft.delay1.cx1.out ( post_aadderLeft_adelay1_acx2 in_50_6 )  ( post_aadderLeft_adelay1_acx1 out )  ;
   - post.adderLeft.delay1.cx2.out ( post_aadderLeft_adelay1_acx2 out )  ( post_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx3.out ( post_aadderLeft_adelay1_acx4 in_50_6 )  ( post_aadderLeft_adelay1_acx3 out )  ;
   - post.adderLeft.delay1.cx4.out ( post_aadderLeft_adelay1_acx4 out )  ( post_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - post.merge.data[0] ( post_amerge_amux_50_6 Y )  ( post_amerge_al_50_6 D )  ;
   - post.merge.data[1] ( post_amerge_amux_51_6 Y )  ( post_amerge_al_51_6 D )  ;
   - post.merge.data[2] ( post_amerge_amux_52_6 Y )  ( post_amerge_al_52_6 D )  ;
   - post.merge.data[3] ( post_amerge_amux_53_6 Y )  ( post_amerge_al_53_6 D )  ;
   - post.merge.data[4] ( post_amerge_amux_54_6 Y )  ( post_amerge_al_54_6 D )  ;
   - post.merge.data[5] ( post_amerge_amux_55_6 Y )  ( post_amerge_al_55_6 D )  ;
   - post.merge.data[6] ( post_amerge_amux_56_6 Y )  ( post_amerge_al_56_6 D )  ;
   - post.merge.data[7] ( post_amerge_amux_57_6 Y )  ( post_amerge_al_57_6 D )  ;
   - post.merge.tmpRr ( post_amerge_adelay2_acx7 out )  ( post_amerge_adelay3_acx0 in_50_6 )  ;
   - post.merge.pulse ( post_amerge_apulseG_aand Y )  ( post_amerge_al_50_6 CLK )  ( post_amerge_al_51_6 CLK ) 
 ( post_amerge_al_52_6 CLK )  ( post_amerge_al_53_6 CLK )  ( post_amerge_al_54_6 CLK )  ( post_amerge_al_55_6 CLK ) 
 ( post_amerge_al_56_6 CLK )  ( post_amerge_al_57_6 CLK )  ;
   - post.merge.inv_Rd3.A ( post_amerge_ainv__Rd3 A )  ( post_amerge_al_52_6 Q )  ;
   - post.merge.inv_Rd1.A ( post_amerge_al_50_6 Q )  ( post_amerge_ainv__Rd1 A )  ;
   - post.merge.inv_Rd2.A ( post_amerge_al_51_6 Q )  ( post_amerge_ainv__Rd2 A )  ;
   - post.merge.inv_Rd4.A ( post_amerge_al_53_6 Q )  ( post_amerge_ainv__Rd4 A )  ;
   - post.merge.inv_Rd5.A ( post_amerge_al_54_6 Q )  ( post_amerge_ainv__Rd5 A )  ;
   - post.merge.inv_Rd6.A ( post_amerge_al_55_6 Q )  ( post_amerge_ainv__Rd6 A )  ;
   - post.merge.inv_Rd7.A ( post_amerge_al_56_6 Q )  ( post_amerge_ainv__Rd7 A )  ;
   - post.merge.inv_Rd8.A ( post_amerge_al_57_6 Q )  ( post_amerge_ainv__Rd8 A )  ;
   - post.merge.tmp[0] ( post_amerge_aor__L1 B )  ( post_amerge_ainv__L1 Y )  ;
   - post.merge.or_L1.Y ( post_amerge_aor__L1 Y )  ( post_amerge_acelem1_acx0 in_50_6 )  ;
   - post.merge.tmp[3] ( post_amerge_aor__Cf B )  ( post_amerge_ainv__Cf Y )  ;
   - post.merge.or_Cf.Y ( post_amerge_aor__Cf Y )  ( post_amerge_acelem2_acx0 in_51_6 )  ;
   - post.merge.CdInv ( post_amerge_aand2 A )  ( post_amerge_ainv1__Cd Y )  ;
   - post.merge.Crbuff ( post_amerge_aand2 B )  ( post_amerge_adelay1_acx7 out )  ( post_amerge_aand1 B )  ;
   - post.merge.tmpCf ( post_amerge_aand2 Y )  ( post_amerge_ainv__Cf A )  ;
   - post.merge.tmp_Ra ( post_amerge_anor__Ra Y )  ( post_amerge_ainv__Ra A )  ;
   - post.merge.tmp[1] ( post_amerge_ainv__L2 Y )  ( post_amerge_aor__L2 B )  ;
   - post.merge.or_L2.Y ( post_amerge_aor__L2 Y )  ( post_amerge_acelem2_acx0 in_50_6 )  ;
   - post.merge.inv_Ra.Y ( post_amerge_ainv__Ra Y )  ( post_amerge_acelem1_acx0 in_52_6 )  ( post_amerge_acelem2_acx0 in_52_6 )  ;
   - post.merge.tmp[2] ( post_amerge_aor__Ct B )  ( post_amerge_ainv__Ct Y )  ;
   - post.merge.or_Ct.Y ( post_amerge_aor__Ct Y )  ( post_amerge_acelem1_acx0 in_51_6 )  ;
   - post.merge.tmpCt ( post_amerge_ainv__Ct A )  ( post_amerge_aand1 Y )  ;
   - post.merge.delay2.cx5.out ( post_amerge_adelay2_acx6 in_50_6 )  ( post_amerge_adelay2_acx5 out )  ;
   - post.merge.delay2.cx6.out ( post_amerge_adelay2_acx6 out )  ( post_amerge_adelay2_acx7 in_50_6 )  ;
   - post.merge.delay2.cx0.out ( post_amerge_adelay2_acx0 out )  ( post_amerge_adelay2_acx1 in_50_6 )  ;
   - post.merge.delay2.cx1.out ( post_amerge_adelay2_acx2 in_50_6 )  ( post_amerge_adelay2_acx1 out )  ;
   - post.merge.delay2.cx2.out ( post_amerge_adelay2_acx2 out )  ( post_amerge_adelay2_acx3 in_50_6 )  ;
   - post.merge.delay2.cx3.out ( post_amerge_adelay2_acx4 in_50_6 )  ( post_amerge_adelay2_acx3 out )  ;
   - post.merge.delay2.cx4.out ( post_amerge_adelay2_acx4 out )  ( post_amerge_adelay2_acx5 in_50_6 )  ;
   - post.merge.pulseG.i7.Y ( post_amerge_apulseG_ai8 A )  ( post_amerge_apulseG_ai7 Y )  ;
   - post.merge.pulseG.i8.Y ( post_amerge_apulseG_ai8 Y )  ( post_amerge_apulseG_ai9 A )  ;
   - post.merge.pulseG.sig_inv ( post_amerge_apulseG_ai Y )  ( post_amerge_apulseG_anor B )  ;
   - post.merge.pulseG.sgn ( post_amerge_apulseG_aand A )  ( post_amerge_apulseG_anor Y )  ( post_amerge_apulseG_ai1 A )  ;
   - post.merge.pulseG.i9.Y ( post_amerge_apulseG_aand B )  ( post_amerge_apulseG_ai9 Y )  ;
   - post.merge.pulseG.i3.Y ( post_amerge_apulseG_ai4 A )  ( post_amerge_apulseG_ai3 Y )  ;
   - post.merge.pulseG.i4.Y ( post_amerge_apulseG_ai4 Y )  ( post_amerge_apulseG_ai5 A )  ;
   - post.merge.pulseG.i6.Y ( post_amerge_apulseG_ai7 A )  ( post_amerge_apulseG_ai6 Y )  ;
   - post.merge.pulseG.i5.Y ( post_amerge_apulseG_ai6 A )  ( post_amerge_apulseG_ai5 Y )  ;
   - post.merge.pulseG.i2.Y ( post_amerge_apulseG_ai3 A )  ( post_amerge_apulseG_ai2 Y )  ;
   - post.merge.pulseG.i1.Y ( post_amerge_apulseG_ai2 A )  ( post_amerge_apulseG_ai1 Y )  ;
   - post.merge.delay3.cx5.out ( post_amerge_adelay3_acx6 in_50_6 )  ( post_amerge_adelay3_acx5 out )  ;
   - post.merge.delay3.cx6.out ( post_amerge_adelay3_acx6 out )  ( post_amerge_adelay3_acx7 in_50_6 )  ;
   - post.merge.delay3.cx0.out ( post_amerge_adelay3_acx0 out )  ( post_amerge_adelay3_acx1 in_50_6 )  ;
   - post.merge.delay3.cx1.out ( post_amerge_adelay3_acx2 in_50_6 )  ( post_amerge_adelay3_acx1 out )  ;
   - post.merge.delay3.cx2.out ( post_amerge_adelay3_acx2 out )  ( post_amerge_adelay3_acx3 in_50_6 )  ;
   - post.merge.delay3.cx3.out ( post_amerge_adelay3_acx4 in_50_6 )  ( post_amerge_adelay3_acx3 out )  ;
   - post.merge.delay3.cx4.out ( post_amerge_adelay3_acx4 out )  ( post_amerge_adelay3_acx5 in_50_6 )  ;
   - post.merge.delay1.cx5.out ( post_amerge_adelay1_acx6 in_50_6 )  ( post_amerge_adelay1_acx5 out )  ;
   - post.merge.delay1.cx6.out ( post_amerge_adelay1_acx6 out )  ( post_amerge_adelay1_acx7 in_50_6 )  ;
   - post.merge.delay1.cx0.out ( post_amerge_adelay1_acx0 out )  ( post_amerge_adelay1_acx1 in_50_6 )  ;
   - post.merge.delay1.cx1.out ( post_amerge_adelay1_acx2 in_50_6 )  ( post_amerge_adelay1_acx1 out )  ;
   - post.merge.delay1.cx2.out ( post_amerge_adelay1_acx2 out )  ( post_amerge_adelay1_acx3 in_50_6 )  ;
   - post.merge.delay1.cx3.out ( post_amerge_adelay1_acx4 in_50_6 )  ( post_amerge_adelay1_acx3 out )  ;
   - post.merge.delay1.cx4.out ( post_amerge_adelay1_acx4 out )  ( post_amerge_adelay1_acx5 in_50_6 )  ;
   - post.split.tmpRr ( post_asplit_adelay2_acx0 in_50_6 )  ( post_asplit_adelay1_acx7 out )  ;
   - post.split.outRequest ( post_asplit_adelay2_acx7 out )  ( post_asplit_aand2 A )  ( post_asplit_aand1 A )  ;
   - post.split.pulse ( post_asplit_apulseG_aand Y )  ( post_asplit_acontrolLatch CLK )  ( post_asplit_al_50_6 CLK ) 
 ( post_asplit_al_51_6 CLK )  ( post_asplit_al_52_6 CLK )  ( post_asplit_al_53_6 CLK )  ( post_asplit_al_54_6 CLK ) 
 ( post_asplit_al_55_6 CLK )  ( post_asplit_al_56_6 CLK )  ( post_asplit_al_57_6 CLK )  ;
   - post.split.tmp ( post_asplit_ainv__r A )  ( post_asplit_anor__R Y )  ;
   - post.split.inv_r.Y ( post_asplit_ainv__r Y )  ( post_asplit_acelem_acx0 in_52_6 )  ;
   - post.split.LrTemp ( post_asplit_ainv__l Y )  ( post_asplit_aor1 B )  ;
   - post.split.or1.Y ( post_asplit_aor1 Y )  ( post_asplit_acelem_acx0 in_50_6 )  ;
   - post.split.controlOut ( post_asplit_ainv__ctr A )  ( post_asplit_acontrolLatch Q )  ( post_asplit_aand1 B )  ;
   - post.split.ctrlOut_inv ( post_asplit_ainv__ctr Y )  ( post_asplit_aand2 B )  ;
   - post.split.RaTemp ( post_asplit_anor__R B )  ( post_asplit_aor Y )  ;
   - post.split.CrTemp ( post_asplit_aor2 B )  ( post_asplit_ainv__c Y )  ;
   - post.split.or2.Y ( post_asplit_aor2 Y )  ( post_asplit_acelem_acx0 in_51_6 )  ;
   - post.split.delay2.cx5.out ( post_asplit_adelay2_acx6 in_50_6 )  ( post_asplit_adelay2_acx5 out )  ;
   - post.split.delay2.cx6.out ( post_asplit_adelay2_acx6 out )  ( post_asplit_adelay2_acx7 in_50_6 )  ;
   - post.split.delay2.cx0.out ( post_asplit_adelay2_acx0 out )  ( post_asplit_adelay2_acx1 in_50_6 )  ;
   - post.split.delay2.cx1.out ( post_asplit_adelay2_acx2 in_50_6 )  ( post_asplit_adelay2_acx1 out )  ;
   - post.split.delay2.cx2.out ( post_asplit_adelay2_acx2 out )  ( post_asplit_adelay2_acx3 in_50_6 )  ;
   - post.split.delay2.cx3.out ( post_asplit_adelay2_acx4 in_50_6 )  ( post_asplit_adelay2_acx3 out )  ;
   - post.split.delay2.cx4.out ( post_asplit_adelay2_acx4 out )  ( post_asplit_adelay2_acx5 in_50_6 )  ;
   - post.split.pulseG.i7.Y ( post_asplit_apulseG_ai8 A )  ( post_asplit_apulseG_ai7 Y )  ;
   - post.split.pulseG.i8.Y ( post_asplit_apulseG_ai8 Y )  ( post_asplit_apulseG_ai9 A )  ;
   - post.split.pulseG.sig_inv ( post_asplit_apulseG_ai Y )  ( post_asplit_apulseG_anor B )  ;
   - post.split.pulseG.sgn ( post_asplit_apulseG_aand A )  ( post_asplit_apulseG_anor Y )  ( post_asplit_apulseG_ai1 A )  ;
   - post.split.pulseG.i9.Y ( post_asplit_apulseG_aand B )  ( post_asplit_apulseG_ai9 Y )  ;
   - post.split.pulseG.i3.Y ( post_asplit_apulseG_ai4 A )  ( post_asplit_apulseG_ai3 Y )  ;
   - post.split.pulseG.i4.Y ( post_asplit_apulseG_ai4 Y )  ( post_asplit_apulseG_ai5 A )  ;
   - post.split.pulseG.i6.Y ( post_asplit_apulseG_ai7 A )  ( post_asplit_apulseG_ai6 Y )  ;
   - post.split.pulseG.i5.Y ( post_asplit_apulseG_ai6 A )  ( post_asplit_apulseG_ai5 Y )  ;
   - post.split.pulseG.i2.Y ( post_asplit_apulseG_ai3 A )  ( post_asplit_apulseG_ai2 Y )  ;
   - post.split.pulseG.i1.Y ( post_asplit_apulseG_ai2 A )  ( post_asplit_apulseG_ai1 Y )  ;
   - post.split.delay1.cx5.out ( post_asplit_adelay1_acx6 in_50_6 )  ( post_asplit_adelay1_acx5 out )  ;
   - post.split.delay1.cx6.out ( post_asplit_adelay1_acx6 out )  ( post_asplit_adelay1_acx7 in_50_6 )  ;
   - post.split.delay1.cx0.out ( post_asplit_adelay1_acx0 out )  ( post_asplit_adelay1_acx1 in_50_6 )  ;
   - post.split.delay1.cx1.out ( post_asplit_adelay1_acx2 in_50_6 )  ( post_asplit_adelay1_acx1 out )  ;
   - post.split.delay1.cx2.out ( post_asplit_adelay1_acx2 out )  ( post_asplit_adelay1_acx3 in_50_6 )  ;
   - post.split.delay1.cx3.out ( post_asplit_adelay1_acx4 in_50_6 )  ( post_asplit_adelay1_acx3 out )  ;
   - post.split.delay1.cx4.out ( post_asplit_adelay1_acx4 out )  ( post_asplit_adelay1_acx5 in_50_6 )  ;
   - post.cp1.pulse ( post_acp1_apulseG_aand Y )  ( post_acp1_al_50_6 CLK )  ;
   - post.cp1.tmp[0] ( post_acp1_aor__1 B )  ( post_acp1_ainv__3 Y )  ;
   - post.cp1.or_1.Y ( post_acp1_aor__1 Y )  ( post_acp1_acelem_acx0 in_50_6 )  ;
   - post.cp1.tmp[1] ( post_acp1_ainv__1 A )  ( post_acp1_anor__2 Y )  ;
   - post.cp1.inv_1.Y ( post_acp1_ainv__1 Y )  ( post_acp1_acelem_acx0 in_51_6 )  ;
   - post.cp1.tmp[2] ( post_acp1_ainv__2 A )  ( post_acp1_anor__3 Y )  ;
   - post.cp1.inv_2.Y ( post_acp1_ainv__2 Y )  ( post_acp1_acelem_acx0 in_52_6 )  ;
   - post.cp1.pulseG.i7.Y ( post_acp1_apulseG_ai8 A )  ( post_acp1_apulseG_ai7 Y )  ;
   - post.cp1.pulseG.i8.Y ( post_acp1_apulseG_ai8 Y )  ( post_acp1_apulseG_ai9 A )  ;
   - post.cp1.pulseG.sig_inv ( post_acp1_apulseG_ai Y )  ( post_acp1_apulseG_anor B )  ;
   - post.cp1.pulseG.sgn ( post_acp1_apulseG_aand A )  ( post_acp1_apulseG_anor Y )  ( post_acp1_apulseG_ai1 A )  ;
   - post.cp1.pulseG.i9.Y ( post_acp1_apulseG_aand B )  ( post_acp1_apulseG_ai9 Y )  ;
   - post.cp1.pulseG.i3.Y ( post_acp1_apulseG_ai4 A )  ( post_acp1_apulseG_ai3 Y )  ;
   - post.cp1.pulseG.i4.Y ( post_acp1_apulseG_ai4 Y )  ( post_acp1_apulseG_ai5 A )  ;
   - post.cp1.pulseG.i6.Y ( post_acp1_apulseG_ai7 A )  ( post_acp1_apulseG_ai6 Y )  ;
   - post.cp1.pulseG.i5.Y ( post_acp1_apulseG_ai6 A )  ( post_acp1_apulseG_ai5 Y )  ;
   - post.cp1.pulseG.i2.Y ( post_acp1_apulseG_ai3 A )  ( post_acp1_apulseG_ai2 Y )  ;
   - post.cp1.pulseG.i1.Y ( post_acp1_apulseG_ai2 A )  ( post_acp1_apulseG_ai1 Y )  ;
   - post.cp1.delay1.cx5.out ( post_acp1_adelay1_acx6 in_50_6 )  ( post_acp1_adelay1_acx5 out )  ;
   - post.cp1.delay1.cx6.out ( post_acp1_adelay1_acx6 out )  ( post_acp1_adelay1_acx7 in_50_6 )  ;
   - post.cp1.delay1.cx0.out ( post_acp1_adelay1_acx0 out )  ( post_acp1_adelay1_acx1 in_50_6 )  ;
   - post.cp1.delay1.cx1.out ( post_acp1_adelay1_acx2 in_50_6 )  ( post_acp1_adelay1_acx1 out )  ;
   - post.cp1.delay1.cx2.out ( post_acp1_adelay1_acx2 out )  ( post_acp1_adelay1_acx3 in_50_6 )  ;
   - post.cp1.delay1.cx3.out ( post_acp1_adelay1_acx4 in_50_6 )  ( post_acp1_adelay1_acx3 out )  ;
   - post.cp1.delay1.cx4.out ( post_acp1_adelay1_acx4 out )  ( post_acp1_adelay1_acx5 in_50_6 )  ;
   - post.adderRight.tmp_Rr ( post_aadderRight_adelay2_acx0 in_50_6 )  ( post_aadderRight_adelay1_acx7 out )  ;
   - post.adderRight.tmp_Ra ( post_aadderRight_ainv__r A )  ( post_aadderRight_anor Y )  ;
   - post.adderRight.inv_r.Y ( post_aadderRight_ainv__r Y )  ( post_aadderRight_acelem_acx0 in_52_6 )  ;
   - post.adderRight.tmp[1] ( post_aadderRight_ainv__l2 Y )  ( post_aadderRight_aor__l2 B )  ;
   - post.adderRight.pulse ( post_aadderRight_apulseG_aand Y )  ( post_aadderRight_al1_50_6 CLK )  ( post_aadderRight_al1_51_6 CLK ) 
 ( post_aadderRight_al1_52_6 CLK )  ( post_aadderRight_al1_53_6 CLK )  ( post_aadderRight_al1_54_6 CLK )  ( post_aadderRight_al1_55_6 CLK ) 
 ( post_aadderRight_al1_56_6 CLK )  ( post_aadderRight_al1_57_6 CLK )  ( post_aadderRight_al2_50_6 CLK )  ( post_aadderRight_al2_51_6 CLK ) 
 ( post_aadderRight_al2_52_6 CLK )  ( post_aadderRight_al2_53_6 CLK )  ( post_aadderRight_al2_54_6 CLK )  ( post_aadderRight_al2_55_6 CLK ) 
 ( post_aadderRight_al2_56_6 CLK )  ( post_aadderRight_al2_57_6 CLK )  ;
   - post.adderRight.in1[0] ( post_aadderRight_aadd_50_6_acx2 in_50_6 )  ( post_aadderRight_aadd_50_6_acx0 in_50_6 )  ( post_aadderRight_al1_50_6 Q )  ;
   - post.adderRight.in2[0] ( post_aadderRight_aadd_50_6_acx2 in_51_6 )  ( post_aadderRight_aadd_50_6_acx0 in_51_6 )  ( post_aadderRight_al2_50_6 Q )  ;
   - post.adderRight.cin0 ( post_aadderRight_aadd_50_6_acx2 in_52_6 )  ( post_aadderRight_aadd_50_6_acx0 in_52_6 )  ( post_aadderRight_atoGND Y )  ;
   - post.adderRight.cout[0] ( post_aadderRight_aadd_50_6_acx1 out )  ( post_aadderRight_aadd_51_6_acx2 in_52_6 )  ( post_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[1] ( post_aadderRight_aadd_51_6_acx2 in_50_6 )  ( post_aadderRight_aadd_51_6_acx0 in_50_6 )  ( post_aadderRight_al1_51_6 Q )  ;
   - post.adderRight.in2[1] ( post_aadderRight_aadd_51_6_acx2 in_51_6 )  ( post_aadderRight_aadd_51_6_acx0 in_51_6 )  ( post_aadderRight_al2_51_6 Q )  ;
   - post.adderRight.cout[1] ( post_aadderRight_aadd_51_6_acx1 out )  ( post_aadderRight_aadd_52_6_acx2 in_52_6 )  ( post_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[2] ( post_aadderRight_aadd_52_6_acx2 in_50_6 )  ( post_aadderRight_aadd_52_6_acx0 in_50_6 )  ( post_aadderRight_al1_52_6 Q )  ;
   - post.adderRight.in2[2] ( post_aadderRight_aadd_52_6_acx2 in_51_6 )  ( post_aadderRight_aadd_52_6_acx0 in_51_6 )  ( post_aadderRight_al2_52_6 Q )  ;
   - post.adderRight.cout[2] ( post_aadderRight_aadd_52_6_acx1 out )  ( post_aadderRight_aadd_53_6_acx2 in_52_6 )  ( post_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[3] ( post_aadderRight_aadd_53_6_acx2 in_50_6 )  ( post_aadderRight_aadd_53_6_acx0 in_50_6 )  ( post_aadderRight_al1_53_6 Q )  ;
   - post.adderRight.in2[3] ( post_aadderRight_aadd_53_6_acx2 in_51_6 )  ( post_aadderRight_aadd_53_6_acx0 in_51_6 )  ( post_aadderRight_al2_53_6 Q )  ;
   - post.adderRight.cout[3] ( post_aadderRight_aadd_53_6_acx1 out )  ( post_aadderRight_aadd_54_6_acx2 in_52_6 )  ( post_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[4] ( post_aadderRight_aadd_54_6_acx2 in_50_6 )  ( post_aadderRight_aadd_54_6_acx0 in_50_6 )  ( post_aadderRight_al1_54_6 Q )  ;
   - post.adderRight.in2[4] ( post_aadderRight_aadd_54_6_acx2 in_51_6 )  ( post_aadderRight_aadd_54_6_acx0 in_51_6 )  ( post_aadderRight_al2_54_6 Q )  ;
   - post.adderRight.cout[4] ( post_aadderRight_aadd_54_6_acx1 out )  ( post_aadderRight_aadd_55_6_acx2 in_52_6 )  ( post_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[5] ( post_aadderRight_aadd_55_6_acx2 in_50_6 )  ( post_aadderRight_aadd_55_6_acx0 in_50_6 )  ( post_aadderRight_al1_55_6 Q )  ;
   - post.adderRight.in2[5] ( post_aadderRight_aadd_55_6_acx2 in_51_6 )  ( post_aadderRight_aadd_55_6_acx0 in_51_6 )  ( post_aadderRight_al2_55_6 Q )  ;
   - post.adderRight.cout[5] ( post_aadderRight_aadd_55_6_acx1 out )  ( post_aadderRight_aadd_56_6_acx2 in_52_6 )  ( post_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[6] ( post_aadderRight_aadd_56_6_acx2 in_50_6 )  ( post_aadderRight_aadd_56_6_acx0 in_50_6 )  ( post_aadderRight_al1_56_6 Q )  ;
   - post.adderRight.in2[6] ( post_aadderRight_aadd_56_6_acx2 in_51_6 )  ( post_aadderRight_aadd_56_6_acx0 in_51_6 )  ( post_aadderRight_al2_56_6 Q )  ;
   - post.adderRight.cout[6] ( post_aadderRight_aadd_56_6_acx1 out )  ( post_aadderRight_aadd_57_6_acx2 in_52_6 )  ( post_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[7] ( post_aadderRight_aadd_57_6_acx2 in_50_6 )  ( post_aadderRight_aadd_57_6_acx0 in_50_6 )  ( post_aadderRight_al1_57_6 Q )  ;
   - post.adderRight.in2[7] ( post_aadderRight_aadd_57_6_acx2 in_51_6 )  ( post_aadderRight_aadd_57_6_acx0 in_51_6 )  ( post_aadderRight_al2_57_6 Q )  ;
   - post.adderRight.cout[7] ( post_aadderRight_aadd_57_6_acx1 out )  ;
   - post.adderRight.tmp[0] ( post_aadderRight_ainv__l1 Y )  ( post_aadderRight_aor__l1 B )  ;
   - post.adderRight.or_l1.Y ( post_aadderRight_aor__l1 Y )  ( post_aadderRight_acelem_acx0 in_50_6 )  ;
   - post.adderRight.or_l2.Y ( post_aadderRight_aor__l2 Y )  ( post_aadderRight_acelem_acx0 in_51_6 )  ;
   - post.adderRight.delay2.cx5.out ( post_aadderRight_adelay2_acx6 in_50_6 )  ( post_aadderRight_adelay2_acx5 out )  ;
   - post.adderRight.delay2.cx6.out ( post_aadderRight_adelay2_acx6 out )  ( post_aadderRight_adelay2_acx7 in_50_6 )  ;
   - post.adderRight.delay2.cx0.out ( post_aadderRight_adelay2_acx0 out )  ( post_aadderRight_adelay2_acx1 in_50_6 )  ;
   - post.adderRight.delay2.cx1.out ( post_aadderRight_adelay2_acx2 in_50_6 )  ( post_aadderRight_adelay2_acx1 out )  ;
   - post.adderRight.delay2.cx2.out ( post_aadderRight_adelay2_acx2 out )  ( post_aadderRight_adelay2_acx3 in_50_6 )  ;
   - post.adderRight.delay2.cx3.out ( post_aadderRight_adelay2_acx4 in_50_6 )  ( post_aadderRight_adelay2_acx3 out )  ;
   - post.adderRight.delay2.cx4.out ( post_aadderRight_adelay2_acx4 out )  ( post_aadderRight_adelay2_acx5 in_50_6 )  ;
   - post.adderRight.pulseG.i7.Y ( post_aadderRight_apulseG_ai8 A )  ( post_aadderRight_apulseG_ai7 Y )  ;
   - post.adderRight.pulseG.i8.Y ( post_aadderRight_apulseG_ai8 Y )  ( post_aadderRight_apulseG_ai9 A )  ;
   - post.adderRight.pulseG.sig_inv ( post_aadderRight_apulseG_ai Y )  ( post_aadderRight_apulseG_anor B )  ;
   - post.adderRight.pulseG.sgn ( post_aadderRight_apulseG_aand A )  ( post_aadderRight_apulseG_anor Y )  ( post_aadderRight_apulseG_ai1 A )  ;
   - post.adderRight.pulseG.i9.Y ( post_aadderRight_apulseG_aand B )  ( post_aadderRight_apulseG_ai9 Y )  ;
   - post.adderRight.pulseG.i3.Y ( post_aadderRight_apulseG_ai4 A )  ( post_aadderRight_apulseG_ai3 Y )  ;
   - post.adderRight.pulseG.i4.Y ( post_aadderRight_apulseG_ai4 Y )  ( post_aadderRight_apulseG_ai5 A )  ;
   - post.adderRight.pulseG.i6.Y ( post_aadderRight_apulseG_ai7 A )  ( post_aadderRight_apulseG_ai6 Y )  ;
   - post.adderRight.pulseG.i5.Y ( post_aadderRight_apulseG_ai6 A )  ( post_aadderRight_apulseG_ai5 Y )  ;
   - post.adderRight.pulseG.i2.Y ( post_aadderRight_apulseG_ai3 A )  ( post_aadderRight_apulseG_ai2 Y )  ;
   - post.adderRight.pulseG.i1.Y ( post_aadderRight_apulseG_ai2 A )  ( post_aadderRight_apulseG_ai1 Y )  ;
   - post.adderRight.add[0]._YC ( post_aadderRight_aadd_50_6_acx2 in_53_6 )  ( post_aadderRight_aadd_50_6_acx0 out )  ( post_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderRight.add[0]._YS ( post_aadderRight_aadd_50_6_acx2 out )  ( post_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderRight.add[1]._YC ( post_aadderRight_aadd_51_6_acx2 in_53_6 )  ( post_aadderRight_aadd_51_6_acx0 out )  ( post_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderRight.add[1]._YS ( post_aadderRight_aadd_51_6_acx2 out )  ( post_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderRight.add[2]._YC ( post_aadderRight_aadd_52_6_acx2 in_53_6 )  ( post_aadderRight_aadd_52_6_acx0 out )  ( post_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderRight.add[2]._YS ( post_aadderRight_aadd_52_6_acx2 out )  ( post_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderRight.add[3]._YC ( post_aadderRight_aadd_53_6_acx2 in_53_6 )  ( post_aadderRight_aadd_53_6_acx0 out )  ( post_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderRight.add[3]._YS ( post_aadderRight_aadd_53_6_acx2 out )  ( post_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderRight.add[4]._YC ( post_aadderRight_aadd_54_6_acx2 in_53_6 )  ( post_aadderRight_aadd_54_6_acx0 out )  ( post_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderRight.add[4]._YS ( post_aadderRight_aadd_54_6_acx2 out )  ( post_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderRight.add[5]._YC ( post_aadderRight_aadd_55_6_acx2 in_53_6 )  ( post_aadderRight_aadd_55_6_acx0 out )  ( post_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderRight.add[5]._YS ( post_aadderRight_aadd_55_6_acx2 out )  ( post_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderRight.add[6]._YC ( post_aadderRight_aadd_56_6_acx2 in_53_6 )  ( post_aadderRight_aadd_56_6_acx0 out )  ( post_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderRight.add[6]._YS ( post_aadderRight_aadd_56_6_acx2 out )  ( post_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderRight.add[7]._YC ( post_aadderRight_aadd_57_6_acx2 in_53_6 )  ( post_aadderRight_aadd_57_6_acx0 out )  ( post_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderRight.add[7]._YS ( post_aadderRight_aadd_57_6_acx2 out )  ( post_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx5.out ( post_aadderRight_adelay1_acx6 in_50_6 )  ( post_aadderRight_adelay1_acx5 out )  ;
   - post.adderRight.delay1.cx6.out ( post_aadderRight_adelay1_acx6 out )  ( post_aadderRight_adelay1_acx7 in_50_6 )  ;
   - post.adderRight.delay1.cx0.out ( post_aadderRight_adelay1_acx0 out )  ( post_aadderRight_adelay1_acx1 in_50_6 )  ;
   - post.adderRight.delay1.cx1.out ( post_aadderRight_adelay1_acx2 in_50_6 )  ( post_aadderRight_adelay1_acx1 out )  ;
   - post.adderRight.delay1.cx2.out ( post_aadderRight_adelay1_acx2 out )  ( post_aadderRight_adelay1_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx3.out ( post_aadderRight_adelay1_acx4 in_50_6 )  ( post_aadderRight_adelay1_acx3 out )  ;
   - post.adderRight.delay1.cx4.out ( post_aadderRight_adelay1_acx4 out )  ( post_aadderRight_adelay1_acx5 in_50_6 )  ;
   - copy_P_comparisons.pulse ( copy__P__comparisons_apulseG_aand Y )  ( copy__P__comparisons_al_50_6 CLK )  ( copy__P__comparisons_al_51_6 CLK ) 
 ( copy__P__comparisons_al_52_6 CLK )  ( copy__P__comparisons_al_53_6 CLK )  ( copy__P__comparisons_al_54_6 CLK )  ( copy__P__comparisons_al_55_6 CLK ) 
 ( copy__P__comparisons_al_56_6 CLK )  ( copy__P__comparisons_al_57_6 CLK )  ;
   - copy_P_comparisons.tmp[0] ( copy__P__comparisons_aor__1 B )  ( copy__P__comparisons_ainv__3 Y )  ;
   - copy_P_comparisons.or_1.Y ( copy__P__comparisons_aor__1 Y )  ( copy__P__comparisons_acelem_acx0 in_50_6 )  ;
   - copy_P_comparisons.tmp[1] ( copy__P__comparisons_ainv__1 A )  ( copy__P__comparisons_anor__2 Y )  ;
   - copy_P_comparisons.inv_1.Y ( copy__P__comparisons_ainv__1 Y )  ( copy__P__comparisons_acelem_acx0 in_51_6 )  ;
   - copy_P_comparisons.tmp[2] ( copy__P__comparisons_ainv__2 A )  ( copy__P__comparisons_anor__3 Y )  ;
   - copy_P_comparisons.inv_2.Y ( copy__P__comparisons_ainv__2 Y )  ( copy__P__comparisons_acelem_acx0 in_52_6 )  ;
   - copy_P_comparisons.pulseG.i7.Y ( copy__P__comparisons_apulseG_ai8 A )  ( copy__P__comparisons_apulseG_ai7 Y )  ;
   - copy_P_comparisons.pulseG.i8.Y ( copy__P__comparisons_apulseG_ai8 Y )  ( copy__P__comparisons_apulseG_ai9 A )  ;
   - copy_P_comparisons.pulseG.sig_inv ( copy__P__comparisons_apulseG_ai Y )  ( copy__P__comparisons_apulseG_anor B )  ;
   - copy_P_comparisons.pulseG.sgn ( copy__P__comparisons_apulseG_aand A )  ( copy__P__comparisons_apulseG_anor Y )  ( copy__P__comparisons_apulseG_ai1 A )  ;
   - copy_P_comparisons.pulseG.i9.Y ( copy__P__comparisons_apulseG_aand B )  ( copy__P__comparisons_apulseG_ai9 Y )  ;
   - copy_P_comparisons.pulseG.i3.Y ( copy__P__comparisons_apulseG_ai4 A )  ( copy__P__comparisons_apulseG_ai3 Y )  ;
   - copy_P_comparisons.pulseG.i4.Y ( copy__P__comparisons_apulseG_ai4 Y )  ( copy__P__comparisons_apulseG_ai5 A )  ;
   - copy_P_comparisons.pulseG.i6.Y ( copy__P__comparisons_apulseG_ai7 A )  ( copy__P__comparisons_apulseG_ai6 Y )  ;
   - copy_P_comparisons.pulseG.i5.Y ( copy__P__comparisons_apulseG_ai6 A )  ( copy__P__comparisons_apulseG_ai5 Y )  ;
   - copy_P_comparisons.pulseG.i2.Y ( copy__P__comparisons_apulseG_ai3 A )  ( copy__P__comparisons_apulseG_ai2 Y )  ;
   - copy_P_comparisons.pulseG.i1.Y ( copy__P__comparisons_apulseG_ai2 A )  ( copy__P__comparisons_apulseG_ai1 Y )  ;
   - copy_P_comparisons.delay1.cx5.out ( copy__P__comparisons_adelay1_acx6 in_50_6 )  ( copy__P__comparisons_adelay1_acx5 out )  ;
   - copy_P_comparisons.delay1.cx6.out ( copy__P__comparisons_adelay1_acx6 out )  ( copy__P__comparisons_adelay1_acx7 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx0.out ( copy__P__comparisons_adelay1_acx0 out )  ( copy__P__comparisons_adelay1_acx1 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx1.out ( copy__P__comparisons_adelay1_acx2 in_50_6 )  ( copy__P__comparisons_adelay1_acx1 out )  ;
   - copy_P_comparisons.delay1.cx2.out ( copy__P__comparisons_adelay1_acx2 out )  ( copy__P__comparisons_adelay1_acx3 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx3.out ( copy__P__comparisons_adelay1_acx4 in_50_6 )  ( copy__P__comparisons_adelay1_acx3 out )  ;
   - copy_P_comparisons.delay1.cx4.out ( copy__P__comparisons_adelay1_acx4 out )  ( copy__P__comparisons_adelay1_acx5 in_50_6 )  ;
   - or.pulse ( or_alatch CLK )  ( or_apulseG_aand Y )  ;
   - or.Rd ( or_alatch D )  ( or_aor Y )  ;
   - or.pulseG.i7.Y ( or_apulseG_ai8 A )  ( or_apulseG_ai7 Y )  ;
   - or.pulseG.i8.Y ( or_apulseG_ai8 Y )  ( or_apulseG_ai9 A )  ;
   - or.pulseG.sig_inv ( or_apulseG_ai Y )  ( or_apulseG_anor B )  ;
   - or.pulseG.sgn ( or_apulseG_aand A )  ( or_apulseG_anor Y )  ( or_apulseG_ai1 A )  ;
   - or.pulseG.i9.Y ( or_apulseG_aand B )  ( or_apulseG_ai9 Y )  ;
   - or.pulseG.i3.Y ( or_apulseG_ai4 A )  ( or_apulseG_ai3 Y )  ;
   - or.pulseG.i4.Y ( or_apulseG_ai4 Y )  ( or_apulseG_ai5 A )  ;
   - or.pulseG.i6.Y ( or_apulseG_ai7 A )  ( or_apulseG_ai6 Y )  ;
   - or.pulseG.i5.Y ( or_apulseG_ai6 A )  ( or_apulseG_ai5 Y )  ;
   - or.pulseG.i2.Y ( or_apulseG_ai3 A )  ( or_apulseG_ai2 Y )  ;
   - or.pulseG.i1.Y ( or_apulseG_ai2 A )  ( or_apulseG_ai1 Y )  ;
   - or.elem_c._Reset ( or_aelem__c_aa1 A )  ( or_aelem__c_ai1 Y )  ( or_aelem__c_aa2 A )  ;
   - or.elem_c.a1.Y ( or_aelem__c_aa1 Y )  ( or_aelem__c_ac1_acx0 in_50_6 )  ;
   - or.elem_c.n1.Y ( or_aelem__c_an1 Y )  ( or_aelem__c_ac1_acx0 in_52_6 )  ;
   - or.elem_c.a2.Y ( or_aelem__c_ac1_acx0 in_51_6 )  ( or_aelem__c_aa2 Y )  ;
   - or.elem_c.delay.cx5.out ( or_aelem__c_adelay_acx6 in_50_6 )  ( or_aelem__c_adelay_acx5 out )  ;
   - or.elem_c.delay.cx6.out ( or_aelem__c_adelay_acx6 out )  ( or_aelem__c_adelay_acx7 in_50_6 )  ;
   - or.elem_c.delay.cx0.out ( or_aelem__c_adelay_acx0 out )  ( or_aelem__c_adelay_acx1 in_50_6 )  ;
   - or.elem_c.delay.cx1.out ( or_aelem__c_adelay_acx2 in_50_6 )  ( or_aelem__c_adelay_acx1 out )  ;
   - or.elem_c.delay.cx2.out ( or_aelem__c_adelay_acx2 out )  ( or_aelem__c_adelay_acx3 in_50_6 )  ;
   - or.elem_c.delay.cx3.out ( or_aelem__c_adelay_acx4 in_50_6 )  ( or_aelem__c_adelay_acx3 out )  ;
   - or.elem_c.delay.cx4.out ( or_aelem__c_adelay_acx4 out )  ( or_aelem__c_adelay_acx5 in_50_6 )  ;
   - or.elem_c.c1.cx0.out ( or_aelem__c_ac1_acx0 out )  ( or_aelem__c_ac1_acx1 in_50_6 )  ;
END NETS


END DESIGN

