{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683191683138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683191683138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:44:42 2023 " "Processing started: Thu May 04 13:44:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683191683138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683191683138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AW -c AW " "Command: quartus_map --read_settings_files=on --write_settings_files=off AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683191683138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1683191683435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "TB.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterii.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregisterii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterII " "Found entity 1: ShiftRegisterII" {  } { { "shiftRegisterII.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftRegisterII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "shiftRegister.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftcomb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftcomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftComb " "Found entity 1: ShiftComb" {  } { { "shiftComb.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftComb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.v 1 1 " "Found 1 design units, including 1 entities, in source file register2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register2bit " "Found entity 1: Register2bit" {  } { { "register2.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register18bit " "Found entity 1: Register18bit" {  } { { "register18.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePulser " "Found entity 1: OnePulser" {  } { { "OnePulser.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/OnePulser.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exponential " "Found entity 1: Exponential" {  } { { "exponential.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file engdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngDatapath " "Found entity 1: EngDatapath" {  } { { "engDatapath.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file engcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngCounter " "Found entity 1: EngCounter" {  } { { "engCounter.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file engcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngController " "Found entity 1: EngController" {  } { { "engController.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683544 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A OnePulser.v 2 controller.v(2) " "Verilog HDL macro warning at controller.v(2): overriding existing definition for macro \"A\", which was defined in \"OnePulser.v\", line 2" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683191683544 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B OnePulser.v 3 controller.v(3) " "Verilog HDL macro warning at controller.v(3): overriding existing definition for macro \"B\", which was defined in \"OnePulser.v\", line 3" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683191683544 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C OnePulser.v 4 controller.v(4) " "Verilog HDL macro warning at controller.v(4): overriding existing definition for macro \"C\", which was defined in \"OnePulser.v\", line 4" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683191683544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accwrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file accwrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccWrTb " "Found entity 1: AccWrTb" {  } { { "AccWrTb.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/AccWrTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator&wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerator&wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 AcceleratorWrappers " "Found entity 1: AcceleratorWrappers" {  } { { "accelerator&wrapper.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AW " "Found entity 1: AW" {  } { { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191683560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191683560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AW " "Elaborating entity \"AW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1683191683606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AcceleratorWrappers AcceleratorWrappers:inst " "Elaborating entity \"AcceleratorWrappers\" for hierarchy \"AcceleratorWrappers:inst\"" {  } { { "AW.bdf" "inst" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 200 336 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath AcceleratorWrappers:inst\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\"" {  } { { "accelerator&wrapper.v" "dp" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegisterII AcceleratorWrappers:inst\|Datapath:dp\|ShiftRegisterII:shift_reg " "Elaborating entity \"ShiftRegisterII\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|ShiftRegisterII:shift_reg\"" {  } { { "datapath.v" "shift_reg" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register2bit AcceleratorWrappers:inst\|Datapath:dp\|Register2bit:ui_reg " "Elaborating entity \"Register2bit\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Register2bit:ui_reg\"" {  } { { "datapath.v" "ui_reg" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftComb AcceleratorWrappers:inst\|Datapath:dp\|ShiftComb:shift_comb " "Elaborating entity \"ShiftComb\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|ShiftComb:shift_comb\"" {  } { { "datapath.v" "shift_comb" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exponential AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng " "Elaborating entity \"Exponential\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\"" {  } { { "datapath.v" "exp_eng" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngController AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control " "Elaborating entity \"EngController\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\"" {  } { { "exponential.v" "control" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngDatapath AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP " "Elaborating entity \"EngDatapath\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\"" {  } { { "exponential.v" "dP" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register:regx " "Elaborating entity \"Register\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register:regx\"" {  } { { "engDatapath.v" "regx" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngCounter AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter " "Elaborating entity \"EngCounter\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\"" {  } { { "engDatapath.v" "counter" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\"" {  } { { "engDatapath.v" "lut" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683825 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(6) " "Verilog HDL Case Statement warning at LUTExp.v(6): incomplete case statement has no default case item" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(5) " "Verilog HDL Always Construct warning at LUTExp.v(5): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(5) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(5) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(5) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(5) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(5) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(5) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(5) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(5) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(5) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(5) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(5) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(5) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(5) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(5) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683825 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(5) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683840 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(5) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683191683840 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Mux2to1:mux " "Elaborating entity \"Mux2to1\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Mux2to1:mux\"" {  } { { "engDatapath.v" "mux" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult " "Elaborating entity \"Multiplier\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\"" {  } { { "engDatapath.v" "mult" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Adder:add " "Elaborating entity \"Adder\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Adder:add\"" {  } { { "engDatapath.v" "add" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register18bit AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register18bit:rres " "Elaborating entity \"Register18bit\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register18bit:rres\"" {  } { { "engDatapath.v" "rres" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AcceleratorWrappers:inst\|Controller:cntrl " "Elaborating entity \"Controller\" for hierarchy \"AcceleratorWrappers:inst\|Controller:cntrl\"" {  } { { "accelerator&wrapper.v" "cntrl" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683950 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(33) " "Verilog HDL Case Statement information at controller.v(33): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1683191683950 "|AW|AcceleratorWrappers:inst|Controller:cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(51) " "Verilog HDL assignment warning at controller.v(51): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1683191683950 "|AW|AcceleratorWrappers:inst|Controller:cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst10 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst10\"" {  } { { "AW.bdf" "inst10" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 24 736 912 192 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191683965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo0:inst10\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "scfifo_component" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst10\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo0:inst10\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1683191684184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst10\|scfifo:scfifo_component " "Instantiated megafunction \"fifo0:inst10\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191684199 ""}  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1683191684199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_fefifo_h4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_ch31.tdf" "fifo_state" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nj7 " "Found entity 1: cntr_nj7" {  } { { "db/cntr_nj7.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/cntr_nj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nj7 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_nj7:count_usedw " "Elaborating entity \"cntr_nj7\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_nj7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_fefifo_h4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5v01 " "Found entity 1: dpram_5v01" {  } { { "db/dpram_5v01.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/dpram_5v01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5v01 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram " "Elaborating entity \"dpram_5v01\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_muj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_muj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_muj1 " "Found entity 1: altsyncram_muj1" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/altsyncram_muj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_muj1 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2 " "Elaborating entity \"altsyncram_muj1\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2\"" {  } { { "db/dpram_5v01.tdf" "altsyncram2" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/dpram_5v01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjb " "Found entity 1: cntr_bjb" {  } { { "db/cntr_bjb.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/cntr_bjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191684823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191684823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bjb fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|cntr_bjb:rd_ptr_count " "Elaborating entity \"cntr_bjb\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|cntr_bjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ch31.tdf" "rd_ptr_count" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePulser OnePulser:inst2 " "Elaborating entity \"OnePulser\" for hierarchy \"OnePulser:inst2\"" {  } { { "AW.bdf" "inst2" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 16 336 456 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683191684839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1683191686071 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1683191686071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1683191686227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683191686227 ""}  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1683191686227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683191686305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683191686305 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[12\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683191686867 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[8\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683191686867 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[6\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683191686867 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[11\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683191686867 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[9\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683191686867 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1683191686867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1683191687132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1683191687413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1683191687413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1683191687584 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1683191687584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1683191687584 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1683191687584 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1683191687584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1683191687584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683191687616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:44:47 2023 " "Processing ended: Thu May 04 13:44:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683191687616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683191687616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683191687616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191687616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683191688879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683191688879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:44:48 2023 " "Processing started: Thu May 04 13:44:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683191688879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683191688879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AW -c AW " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683191688879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1683191688988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AW EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"AW\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1683191689020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1683191689066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1683191689066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1683191690659 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1683191690690 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1683191691361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1683191691361 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1683191691361 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1683191691361 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 750 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1683191691361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 751 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1683191691361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 752 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1683191691361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1683191691361 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1683191691377 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "No exact pin location assignment(s) for 59 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_req " "Pin wr_req not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { wr_req } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 240 624 800 256 "wr_req" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { done } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 224 624 800 240 "done" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty " "Pin empty not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { empty } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 104 952 1128 120 "empty" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full " "Pin full not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { full } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 88 952 1128 104 "full" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[20\] " "Pin output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[20] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[19\] " "Pin output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[19] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[18\] " "Pin output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[18] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[17\] " "Pin output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[17] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[16\] " "Pin output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[16] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[15\] " "Pin output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[15] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[14\] " "Pin output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[14] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[13\] " "Pin output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[13] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[12\] " "Pin output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[12] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[11\] " "Pin output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[11] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[10\] " "Pin output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[10] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[9] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[8] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[7] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[6] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[5] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[4] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[3] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[2] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[1] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { output[0] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 624 800 272 "output" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[20\] " "Pin q\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[20] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[19\] " "Pin q\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[19] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[18\] " "Pin q\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[18] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[17\] " "Pin q\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[17] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[16\] " "Pin q\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[16] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[15] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[14] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[13] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[12] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[11] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[10] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[9] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[8] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[7] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[6] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[5] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[4] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[3] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[2] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[1] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { q[0] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 64 952 1128 80 "q" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[1\] " "Pin usedw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { usedw[1] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 120 952 1128 136 "usedw" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "usedw\[0\] " "Pin usedw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { usedw[0] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 120 952 1128 136 "usedw" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { usedw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 224 48 216 240 "clk" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 240 48 216 256 "rst" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { start } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 256 48 216 272 "start" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U\[0\] " "Pin U\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { U[0] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 272 32 200 288 "U" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U\[1\] " "Pin U\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { U[1] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 272 32 200 288 "U" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { U[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lp " "Pin lp not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { lp } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 72 32 200 88 "lp" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[0\] " "Pin V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { V[0] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 288 32 200 304 "V" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[1\] " "Pin V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { V[1] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 288 32 200 304 "V" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[2\] " "Pin V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { V[2] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 288 32 200 304 "V" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[3\] " "Pin V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { V[3] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 288 32 200 304 "V" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[4\] " "Pin V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { V[4] } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 288 32 200 304 "V" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1683191691455 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1683191691455 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1683191692141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AW.sdc " "Synopsys Design Constraints File file not found: 'AW.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1683191692141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1683191692141 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1683191692172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1683191692204 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 224 48 216 240 "clk" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1683191692204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "Automatically promoted node AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1683191692204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\|Selector0~0 " "Destination node AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\|Selector0~0" {  } { { "engController.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engController.v" 11 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1683191692204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|Add0~0 " "Destination node AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|Add0~0" {  } { { "engCounter.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engCounter.v" 14 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|Add0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1683191692204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\|Selector2~0 " "Destination node AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\|Selector2~0" {  } { { "engController.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engController.v" 11 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngController:control|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1683191692204 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1683191692204 ""}  } { { "engCounter.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engCounter.v" 9 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|EngCounter:counter|out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1683191692204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1683191692204 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 240 48 216 256 "rst" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1683191692204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1683191692562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1683191692594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1683191692687 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1683191692687 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1683191692687 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 9 48 0 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 9 input, 48 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1683191692687 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1683191692687 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1683191692687 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1683191692687 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1683191692687 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1683191692687 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1683191692718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1683191694606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1683191694731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1683191694746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1683191695948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1683191695948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1683191696384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/DLDLab 6/Desktop/fuck/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1683191697461 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1683191697461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1683191698225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1683191698225 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1683191698225 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1683191698256 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "48 " "Found 48 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wr_req 0 " "Pin \"wr_req\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty 0 " "Pin \"empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full 0 " "Pin \"full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[20\] 0 " "Pin \"output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[19\] 0 " "Pin \"output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[18\] 0 " "Pin \"output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[17\] 0 " "Pin \"output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[16\] 0 " "Pin \"output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[15\] 0 " "Pin \"output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[14\] 0 " "Pin \"output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[13\] 0 " "Pin \"output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[12\] 0 " "Pin \"output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[11\] 0 " "Pin \"output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[10\] 0 " "Pin \"output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[20\] 0 " "Pin \"q\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[19\] 0 " "Pin \"q\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[18\] 0 " "Pin \"q\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[17\] 0 " "Pin \"q\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[16\] 0 " "Pin \"q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[1\] 0 " "Pin \"usedw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "usedw\[0\] 0 " "Pin \"usedw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1683191698272 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1683191698272 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1683191698506 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1683191698537 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1683191698771 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1683191699099 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1683191699099 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1683191699161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLDLab 6/Desktop/fuck/output_files/AW.fit.smsg " "Generated suppressed messages file C:/Users/DLDLab 6/Desktop/fuck/output_files/AW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1683191699348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683191699582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:44:59 2023 " "Processing ended: Thu May 04 13:44:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683191699582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683191699582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683191699582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191699582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683191701532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683191701532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:45:01 2023 " "Processing started: Thu May 04 13:45:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683191701532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683191701532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AW -c AW " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683191701532 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1683191702858 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1683191702921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683191703794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:45:03 2023 " "Processing ended: Thu May 04 13:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683191703794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683191703794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683191703794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191703794 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1683191704496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683191705261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683191705261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:45:04 2023 " "Processing started: Thu May 04 13:45:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683191705261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683191705261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AW -c AW " "Command: quartus_sta AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683191705261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1683191705401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1683191705588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1683191705635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1683191705635 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1683191705760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AW.sdc " "Synopsys Design Constraints File file not found: 'AW.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1683191705776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1683191705776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1683191705791 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " "create_clock -period 1.000 -name AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1683191705791 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1683191705791 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1683191705791 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1683191705807 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1683191705807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.122 " "Worst-case setup slack is -8.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.122      -483.082 clk  " "   -8.122      -483.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723       -17.033 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "   -1.723       -17.033 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191705822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.690 " "Worst-case hold slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -6.853 clk  " "   -2.690        -6.853 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "    1.077         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191705822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1683191705822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1683191705822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -351.231 clk  " "   -2.064      -351.231 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "    0.500         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191705822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191705822 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1683191706010 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1683191706010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1683191706041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.478 " "Worst-case setup slack is -1.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478      -106.938 clk  " "   -1.478      -106.938 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217        -1.554 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "   -0.217        -1.554 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191706041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.722 " "Worst-case hold slack is -1.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722        -4.797 clk  " "   -1.722        -4.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "    0.642         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191706041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1683191706056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1683191706056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -282.926 clk  " "   -1.627      -282.926 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\]  " "    0.500         0.000 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1683191706056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1683191706056 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1683191706166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1683191706197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1683191706197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683191706368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:45:06 2023 " "Processing ended: Thu May 04 13:45:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683191706368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683191706368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683191706368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191706368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683191707771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683191707771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:45:07 2023 " "Processing started: Thu May 04 13:45:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683191707771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683191707771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AW -c AW " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683191707771 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "AW.vo\", \"AW_fast.vo AW_v.sdo AW_v_fast.sdo C:/Users/DLDLab 6/Desktop/fuck/simulation/modelsim/ simulation " "Generated files \"AW.vo\", \"AW_fast.vo\", \"AW_v.sdo\" and \"AW_v_fast.sdo\" in directory \"C:/Users/DLDLab 6/Desktop/fuck/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1683191708504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683191708535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:45:08 2023 " "Processing ended: Thu May 04 13:45:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683191708535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683191708535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683191708535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191708535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683191709222 ""}
