<stg><name>wrapper</name>


<trans_list>

<trans id="350" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="39" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="41" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="49" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="51" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="54" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="61" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %iter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iter)

]]></Node>
<StgValue><ssdm name="iter_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %coef_tj_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tj)

]]></Node>
<StgValue><ssdm name="coef_tj_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %coef_ti_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_ti)

]]></Node>
<StgValue><ssdm name="coef_ti_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %coef_tij_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tij)

]]></Node>
<StgValue><ssdm name="coef_tij_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %bondary_e_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_e)

]]></Node>
<StgValue><ssdm name="bondary_e_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %bondary_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_w)

]]></Node>
<StgValue><ssdm name="bondary_w_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %bondary_s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_s)

]]></Node>
<StgValue><ssdm name="bondary_s_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %bondary_n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_n)

]]></Node>
<StgValue><ssdm name="bondary_n_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %initial_array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %initial_array)

]]></Node>
<StgValue><ssdm name="initial_array_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %bondary_e9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_e_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="bondary_e9"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="30">
<![CDATA[
:10  %empty = zext i30 %bondary_e9 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:11  %gmem_addr = getelementptr float* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %bondary_w7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_w_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="bondary_w7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="30">
<![CDATA[
:13  %empty_9 = zext i30 %bondary_w7 to i64

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %gmem_addr_1 = getelementptr float* %gmem, i64 %empty_9

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %bondary_s5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_s_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="bondary_s5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="30">
<![CDATA[
:16  %empty_10 = zext i30 %bondary_s5 to i64

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %gmem_addr_2 = getelementptr float* %gmem, i64 %empty_10

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %bondary_n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_n_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="bondary_n3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="30">
<![CDATA[
:19  %empty_11 = zext i30 %bondary_n3 to i64

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:20  %gmem_addr_3 = getelementptr float* %gmem, i64 %empty_11

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %initial_array_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="30">
<![CDATA[
:22  %p_cast = zext i30 %tmp_10 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tij) nounwind, !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(float %coef_ti) nounwind, !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tj) nounwind, !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iter) nounwind, !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @wrapper_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:29  %array_buffer_0_0 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:30  %array_buffer_0_1 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:31  %array_buffer_1_0 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:32  %array_buffer_1_1 = alloca [1024 x float], align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:33  %bondary_n_buffer_0 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:34  %bondary_n_buffer_1 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:35  %bondary_s_buffer_0 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:36  %bondary_s_buffer_1 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:37  %bondary_w_buffer_0 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:38  %bondary_w_buffer_1 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:39  %bondary_e_buffer_0 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:40  %bondary_e_buffer_1 = alloca [32 x float], align 4

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32 %iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(float %coef_tj, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(float %coef_ti, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(float %coef_tij, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln19"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_e, [10 x i8]* @mode10, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle11, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln20"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_w, [10 x i8]* @mode8, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle9, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln21"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_s, [10 x i8]* @mode6, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle7, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln22"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_n, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle5, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln23"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [5 x i8]* @p_str312, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln24"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i32 %initial_array, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [1 x i8]* @bundle, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln24"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader5:0  %indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln33, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:1  %i_0 = phi i7 [ 0, %0 ], [ %select_ln38_1, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:2  %j_0 = phi i7 [ 0, %0 ], [ %j, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader5:3  %icmp_ln33 = icmp eq i13 %indvar_flatten, -4096

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader5:4  %add_ln33 = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln33, label %.preheader4.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:0  %i_2 = add i7 1, %i_0

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:2  %icmp_ln35 = icmp eq i7 %j_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0_begin:3  %select_ln38 = select i1 %icmp_ln35, i7 0, i7 %j_0

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0_begin:4  %select_ln38_1 = select i1 %icmp_ln35, i7 %i_2, i7 %i_0

]]></Node>
<StgValue><ssdm name="select_ln38_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
hls_label_0_begin:5  %tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln38_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="13">
<![CDATA[
hls_label_0_begin:6  %zext_ln38 = zext i13 %tmp_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7">
<![CDATA[
hls_label_0_begin:7  %trunc_ln38 = trunc i7 %select_ln38_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:8  %zext_ln38_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38_1, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="zext_ln38_2_mid2_v"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_0_begin:9  %tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln38_2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="11">
<![CDATA[
hls_label_0_begin:10  %zext_ln36 = zext i11 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str514) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:13  %zext_ln38_1 = zext i7 %select_ln38 to i14

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:14  %add_ln38 = add i14 %zext_ln38, %zext_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="14">
<![CDATA[
hls_label_0_begin:15  %zext_ln38_2 = zext i14 %add_ln38 to i31

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0_begin:16  %add_ln38_1 = add i31 %p_cast, %zext_ln38_2

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="7">
<![CDATA[
hls_label_0_begin:21  %trunc_ln38_1 = trunc i7 %select_ln38 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:22  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="6">
<![CDATA[
hls_label_0_begin:23  %zext_ln38_4 = zext i6 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln38_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:24  %add_ln38_2 = add i12 %zext_ln36, %zext_ln38_4

]]></Node>
<StgValue><ssdm name="add_ln38_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:30  br i1 %trunc_ln38, label %branch11, label %branch10

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="trunc_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch10:0  br i1 %trunc_ln38_1, label %branch13, label %branch12

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="trunc_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch1056:0  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="trunc_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch11:0  br i1 %trunc_ln38_1, label %branch17, label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="trunc_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch1172:0  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str514, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_end:1  %j = add i7 %select_ln38, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="31">
<![CDATA[
hls_label_0_begin:17  %zext_ln38_3 = zext i31 %add_ln38_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0_begin:18  %gmem_addr_4 = getelementptr float* %gmem, i64 %zext_ln38_3

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:19  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0_begin:20  %gmem_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
hls_label_0_begin:25  %zext_ln38_5 = zext i12 %add_ln38_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_5"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:26  %array_buffer_0_0_a = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:27  %array_buffer_0_1_a = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:28  %array_buffer_1_0_a = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:29  %array_buffer_1_1_a = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln38_5

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
<literal name="trunc_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch12:0  store float %gmem_addr_4_read, float* %array_buffer_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
<literal name="trunc_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch1056

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
<literal name="trunc_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch13:0  store float %gmem_addr_4_read, float* %array_buffer_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="0"/>
<literal name="trunc_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch1056

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
<literal name="trunc_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch16:0  store float %gmem_addr_4_read, float* %array_buffer_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
<literal name="trunc_ln38_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch1172

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
<literal name="trunc_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch17:0  store float %gmem_addr_4_read, float* %array_buffer_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln38" val="1"/>
<literal name="trunc_ln38_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch1172

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="177" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="179" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.preheader:0  %gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_rd_req"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0  %i1_0 = phi i7 [ %i, %hls_label_1_end ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:1  %icmp_ln42 = icmp eq i7 %i1_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:3  %i = add i7 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln42, label %.preheader3.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str615) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="7">
<![CDATA[
hls_label_1_begin:3  %trunc_ln45 = trunc i7 %i1_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1_begin:4  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i1_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:8  br i1 %trunc_ln45, label %branch5, label %branch4

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str615, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:1  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="193" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_1_begin:2  %gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1_begin:5  %zext_ln45 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:6  %bondary_n_buffer_0_s = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_0_s"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:7  %bondary_n_buffer_1_s = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="bondary_n_buffer_1_s"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0  store float %gmem_addr_3_read, float* %bondary_n_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0  store float %gmem_addr_3_read, float* %bondary_n_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="205" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
.preheader3.preheader:0  %gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_rd_req"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %i2_0 = phi i7 [ %i_3, %hls_label_2_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1  %icmp_ln48 = icmp eq i7 %i2_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %i_3 = add i7 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln48, label %.preheader2.preheader, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="7">
<![CDATA[
hls_label_2_begin:3  %trunc_ln51 = trunc i7 %i2_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:4  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i2_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:8  br i1 %trunc_ln51, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="221" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
hls_label_2_begin:2  %gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2_begin:5  %zext_ln51 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2_begin:6  %bondary_s_buffer_0_s = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_0_s"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2_begin:7  %bondary_s_buffer_1_s = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="bondary_s_buffer_1_s"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0  store float %gmem_addr_2_read, float* %bondary_s_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0  store float %gmem_addr_2_read, float* %bondary_s_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="230" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="231" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="232" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="233" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="234" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="235" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="236" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
.preheader2.preheader:0  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>

<operation id="237" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="238" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %i3_0 = phi i7 [ %i_4, %hls_label_3_end ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="239" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1  %icmp_ln54 = icmp eq i7 %i3_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="240" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="241" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3  %i_4 = add i7 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="242" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln54, label %.preheader1.preheader, label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="243" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="244" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="7">
<![CDATA[
hls_label_3_begin:3  %trunc_ln57 = trunc i7 %i3_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="245" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:4  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i3_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="246" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:8  br i1 %trunc_ln57, label %branch3, label %branch2

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="247" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="248" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:1  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="249" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3_begin:2  %gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3_begin:5  %zext_ln57 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3_begin:6  %bondary_w_buffer_0_s = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_0_s"/></StgValue>
</operation>

<operation id="253" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3_begin:7  %bondary_w_buffer_1_s = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="bondary_w_buffer_1_s"/></StgValue>
</operation>

<operation id="254" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0  store float %gmem_addr_1_read, float* %bondary_w_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="255" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="256" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0  store float %gmem_addr_1_read, float* %bondary_w_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="257" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="258" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="259" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="260" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="261" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="262" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="263" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="264" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
.preheader1.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="265" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %i4_0 = phi i7 [ %i_7, %hls_label_4_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:1  %icmp_ln60 = icmp eq i7 %i4_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="268" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:3  %i_7 = add i7 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="270" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln60, label %1, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="271" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str916) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="7">
<![CDATA[
hls_label_4_begin:3  %trunc_ln63 = trunc i7 %i4_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="273" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:4  %lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i4_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="274" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:8  br i1 %trunc_ln63, label %branch1, label %branch0

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="275" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str916, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="276" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="277" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
hls_label_4_begin:2  %gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="278" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:5  %zext_ln63 = zext i6 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:6  %bondary_e_buffer_0_s = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_0_s"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:7  %bondary_e_buffer_1_s = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="bondary_e_buffer_1_s"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0  store float %gmem_addr_read, float* %bondary_e_buffer_0_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0  store float %gmem_addr_read, float* %bondary_e_buffer_1_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="286" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="287" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
:0  call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>

<operation id="288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="289" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten6 = phi i13 [ 0, %1 ], [ %add_ln78, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="290" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:1  %i5_0 = phi i7 [ 0, %1 ], [ %select_ln83_4, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="291" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:2  %j6_0 = phi i7 [ 0, %1 ], [ %j_1, %hls_label_5 ]

]]></Node>
<StgValue><ssdm name="j6_0"/></StgValue>
</operation>

<operation id="292" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %icmp_ln78 = icmp eq i13 %indvar_flatten6, -4096

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="293" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:4  %add_ln78 = add i13 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="294" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln78, label %2, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="295" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:0  %i_6 = add i7 1, %i5_0

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:2  %icmp_ln80 = icmp eq i7 %j6_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_5:3  %select_ln83_3 = select i1 %icmp_ln80, i7 0, i7 %j6_0

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="298" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_5:4  %select_ln83_4 = select i1 %icmp_ln80, i7 %i_6, i7 %i5_0

]]></Node>
<StgValue><ssdm name="select_ln83_4"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
hls_label_5:5  %tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln83_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="300" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="13">
<![CDATA[
hls_label_5:6  %zext_ln83 = zext i13 %tmp_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="301" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="7">
<![CDATA[
hls_label_5:7  %trunc_ln83 = trunc i7 %select_ln83_4 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="302" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:8  %zext_ln83_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_4, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="zext_ln83_2_mid2_v"/></StgValue>
</operation>

<operation id="303" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_5:9  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln83_2_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="304" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="11">
<![CDATA[
hls_label_5:10  %zext_ln83_1 = zext i11 %tmp_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="305" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="7">
<![CDATA[
hls_label_5:14  %zext_ln83_2 = zext i7 %select_ln83_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="306" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_5:15  %add_ln83 = add i14 %zext_ln83, %zext_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="307" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="14">
<![CDATA[
hls_label_5:16  %zext_ln83_3 = zext i14 %add_ln83 to i31

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="308" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_5:17  %add_ln83_1 = add i31 %p_cast, %zext_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="7">
<![CDATA[
hls_label_5:20  %trunc_ln83_1 = trunc i7 %select_ln83_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5:21  %tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_3, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="6">
<![CDATA[
hls_label_5:22  %zext_ln83_5 = zext i6 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln83_5"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_5:23  %add_ln83_2 = add i12 %zext_ln83_1, %zext_ln83_5

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
hls_label_5:24  %zext_ln83_6 = zext i12 %add_ln83_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_6"/></StgValue>
</operation>

<operation id="314" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:25  %array_buffer_0_0_a_1 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_a_1"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:26  %array_buffer_0_1_a_1 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_a_1"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:27  %array_buffer_1_0_a_1 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_a_1"/></StgValue>
</operation>

<operation id="317" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:28  %array_buffer_1_1_a_1 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_a_1"/></StgValue>
</operation>

<operation id="318" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:29  %array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l"/></StgValue>
</operation>

<operation id="319" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:30  %array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l"/></StgValue>
</operation>

<operation id="320" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:31  %array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l"/></StgValue>
</operation>

<operation id="321" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:32  %array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l"/></StgValue>
</operation>

<operation id="322" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:44  %j_1 = add i7 1, %select_ln83_3

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="323" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5:11  %xor_ln83 = xor i1 %trunc_ln83, true

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="324" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="31">
<![CDATA[
hls_label_5:18  %zext_ln83_4 = zext i31 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="325" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_5:19  %gmem_addr_5 = getelementptr float* %gmem, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:29  %array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_1_l"/></StgValue>
</operation>

<operation id="327" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:30  %array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_1_0_l"/></StgValue>
</operation>

<operation id="328" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:31  %array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_1_l"/></StgValue>
</operation>

<operation id="329" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="10">
<![CDATA[
hls_label_5:32  %array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4

]]></Node>
<StgValue><ssdm name="array_buffer_0_0_l"/></StgValue>
</operation>

<operation id="330" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5:33  %and_ln83 = and i1 %trunc_ln83_1, %xor_ln83

]]></Node>
<StgValue><ssdm name="and_ln83"/></StgValue>
</operation>

<operation id="331" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:34  %select_ln83 = select i1 %and_ln83, float %array_buffer_0_1_l, float %array_buffer_0_0_l

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="332" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5:35  %xor_ln83_1 = xor i1 %trunc_ln83_1, true

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5:36  %and_ln83_1 = and i1 %trunc_ln83, %xor_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_1"/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:37  %select_ln83_1 = select i1 %and_ln83_1, float %array_buffer_1_0_l, float %select_ln83

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="335" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5:38  %and_ln83_2 = and i1 %trunc_ln83, %trunc_ln83_1

]]></Node>
<StgValue><ssdm name="and_ln83_2"/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:39  %select_ln83_2 = select i1 %and_ln83_2, float %array_buffer_1_1_l, float %select_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="337" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5:40  %gmem_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="338" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_5:41  call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_5, float %select_ln83_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="339" st_id="57" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_5:42  %gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="340" st_id="58" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_5:42  %gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="341" st_id="59" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_5:42  %gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="342" st_id="60" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_5:42  %gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="343" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="344" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:12  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="345" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln82"/></StgValue>
</operation>

<operation id="346" st_id="61" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_5:42  %gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="347" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:43  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="348" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:45  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="349" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
