C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder_if.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling interface adder_if

Top level modules:
	--none--

} {} {}} C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv {1 {vlog -work work -vopt -sv -stats=none C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
** Note: (vlog-2286) C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/tb18.sv(1): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package tb18_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module tb

Top level modules:
	tb

} {} {}} C:/Users/ANA/Desktop/UVM-SystemVerilog/03_UVM_Testbenches_for_Newbie/18_ResourceSharing-UVM_CONFIG_DB/adder.v {1 {vlog -work work -vopt -stats=none {C:\Users\ANA\Desktop\UVM-SystemVerilog\03_UVM_Testbenches_for_Newbie\18_ResourceSharing-UVM_CONFIG_DB\adder.v}
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module adder

Top level modules:
	adder

} {} {}}
