

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
================================================================
* Date:           Fri Feb 20 14:42:55 2026

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_174_8  |       14|       14|         2|          1|          1|    14|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     59|    -|
|Register         |        -|   -|     10|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     10|     85|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln174_fu_321_p2   |         +|   0|  0|  13|           4|           1|
    |ap_block_state2_io    |       and|   0|  0|   2|           1|           1|
    |ap_condition_358      |       and|   0|  0|   2|           1|           1|
    |icmp_ln174_fu_315_p2  |      icmp|   0|  0|   9|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          10|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                   |  14|          3|    2|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_outpix_1         |   9|          2|    4|          8|
    |out_V_TDATA_blk_n                 |   9|          2|    1|          2|
    |outpix_fu_72                      |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  59|         13|   13|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_iter0_fsm                   |  1|   0|    1|          0|
    |ap_CS_iter1_fsm                   |  2|   0|    2|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln174_reg_396                |  1|   0|    1|          0|
    |outpix_fu_72                      |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 10|   0|   10|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8|  return value|
|out_V_TREADY       |   in|    1|        axis|                                                 out_V|       pointer|
|out_V_TDATA        |  out|   64|        axis|                                                 out_V|       pointer|
|out_V_TVALID       |  out|    1|        axis|                                                 out_V|       pointer|
|buf_V_address0     |  out|    4|   ap_memory|                                                 buf_V|         array|
|buf_V_ce0          |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_we0          |  out|    1|   ap_memory|                                                 buf_V|         array|
|buf_V_d0           |  out|    4|   ap_memory|                                                 buf_V|         array|
|buf_V_q0           |   in|    4|   ap_memory|                                                 buf_V|         array|
|buf_V_1_address0   |  out|    4|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_ce0        |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_we0        |  out|    1|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_d0         |  out|    4|   ap_memory|                                               buf_V_1|         array|
|buf_V_1_q0         |   in|    4|   ap_memory|                                               buf_V_1|         array|
|buf_V_2_address0   |  out|    4|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_ce0        |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_we0        |  out|    1|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_d0         |  out|    4|   ap_memory|                                               buf_V_2|         array|
|buf_V_2_q0         |   in|    4|   ap_memory|                                               buf_V_2|         array|
|buf_V_3_address0   |  out|    4|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_ce0        |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_we0        |  out|    1|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_d0         |  out|    4|   ap_memory|                                               buf_V_3|         array|
|buf_V_3_q0         |   in|    4|   ap_memory|                                               buf_V_3|         array|
|buf_V_4_address0   |  out|    4|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_ce0        |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_we0        |  out|    1|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_d0         |  out|    4|   ap_memory|                                               buf_V_4|         array|
|buf_V_4_q0         |   in|    4|   ap_memory|                                               buf_V_4|         array|
|buf_V_5_address0   |  out|    4|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_ce0        |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_we0        |  out|    1|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_d0         |  out|    4|   ap_memory|                                               buf_V_5|         array|
|buf_V_5_q0         |   in|    4|   ap_memory|                                               buf_V_5|         array|
|buf_V_6_address0   |  out|    4|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_ce0        |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_we0        |  out|    1|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_d0         |  out|    4|   ap_memory|                                               buf_V_6|         array|
|buf_V_6_q0         |   in|    4|   ap_memory|                                               buf_V_6|         array|
|buf_V_7_address0   |  out|    4|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_ce0        |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_we0        |  out|    1|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_d0         |  out|    4|   ap_memory|                                               buf_V_7|         array|
|buf_V_7_q0         |   in|    4|   ap_memory|                                               buf_V_7|         array|
|buf_V_8_address0   |  out|    4|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_ce0        |  out|    1|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_we0        |  out|    1|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_d0         |  out|    4|   ap_memory|                                               buf_V_8|         array|
|buf_V_8_q0         |   in|    4|   ap_memory|                                               buf_V_8|         array|
|buf_V_9_address0   |  out|    4|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_ce0        |  out|    1|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_we0        |  out|    1|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_d0         |  out|    4|   ap_memory|                                               buf_V_9|         array|
|buf_V_9_q0         |   in|    4|   ap_memory|                                               buf_V_9|         array|
|buf_V_10_address0  |  out|    4|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_ce0       |  out|    1|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_we0       |  out|    1|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_d0        |  out|    4|   ap_memory|                                              buf_V_10|         array|
|buf_V_10_q0        |   in|    4|   ap_memory|                                              buf_V_10|         array|
|buf_V_11_address0  |  out|    4|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_ce0       |  out|    1|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_we0       |  out|    1|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_d0        |  out|    4|   ap_memory|                                              buf_V_11|         array|
|buf_V_11_q0        |   in|    4|   ap_memory|                                              buf_V_11|         array|
|buf_V_12_address0  |  out|    4|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_ce0       |  out|    1|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_we0       |  out|    1|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_d0        |  out|    4|   ap_memory|                                              buf_V_12|         array|
|buf_V_12_q0        |   in|    4|   ap_memory|                                              buf_V_12|         array|
|buf_V_13_address0  |  out|    4|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_ce0       |  out|    1|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_we0       |  out|    1|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_d0        |  out|    4|   ap_memory|                                              buf_V_13|         array|
|buf_V_13_q0        |   in|    4|   ap_memory|                                              buf_V_13|         array|
|buf_V_14_address0  |  out|    4|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_ce0       |  out|    1|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_we0       |  out|    1|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_d0        |  out|    4|   ap_memory|                                              buf_V_14|         array|
|buf_V_14_q0        |   in|    4|   ap_memory|                                              buf_V_14|         array|
|buf_V_15_address0  |  out|    4|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_ce0       |  out|    1|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_we0       |  out|    1|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_d0        |  out|    4|   ap_memory|                                              buf_V_15|         array|
|buf_V_15_q0        |   in|    4|   ap_memory|                                              buf_V_15|         array|
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1"   --->   Operation 5 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %outpix"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix_1 = load i4 %outpix" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 9 'load' 'outpix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln174 = icmp_eq  i4 %outpix_1, i4 14" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 11 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln174 = add i4 %outpix_1, i4 1" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 13 'add' 'add_ln174' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 14 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outpix_cast = zext i4 %outpix_1" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 15 'zext' 'outpix_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_V_addr = getelementptr i4 %buf_V, i64 0, i64 %outpix_cast"   --->   Operation 16 'getelementptr' 'buf_V_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%buf_V_load = load i4 %buf_V_addr"   --->   Operation 17 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 18 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i4 %buf_V_1, i64 0, i64 %outpix_cast"   --->   Operation 19 'getelementptr' 'buf_V_1_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%buf_V_1_load = load i4 %buf_V_1_addr"   --->   Operation 20 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_1_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 21 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i4 %buf_V_2, i64 0, i64 %outpix_cast"   --->   Operation 22 'getelementptr' 'buf_V_2_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%buf_V_2_load = load i4 %buf_V_2_addr"   --->   Operation 23 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_2_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 24 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_V_3_addr = getelementptr i4 %buf_V_3, i64 0, i64 %outpix_cast"   --->   Operation 25 'getelementptr' 'buf_V_3_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%buf_V_3_load = load i4 %buf_V_3_addr"   --->   Operation 26 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_3_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 27 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_V_4_addr = getelementptr i4 %buf_V_4, i64 0, i64 %outpix_cast"   --->   Operation 28 'getelementptr' 'buf_V_4_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%buf_V_4_load = load i4 %buf_V_4_addr"   --->   Operation 29 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_4_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 30 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_5_addr = getelementptr i4 %buf_V_5, i64 0, i64 %outpix_cast"   --->   Operation 31 'getelementptr' 'buf_V_5_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%buf_V_5_load = load i4 %buf_V_5_addr"   --->   Operation 32 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_5_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 33 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_V_6_addr = getelementptr i4 %buf_V_6, i64 0, i64 %outpix_cast"   --->   Operation 34 'getelementptr' 'buf_V_6_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%buf_V_6_load = load i4 %buf_V_6_addr"   --->   Operation 35 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_6_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 36 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_7_addr = getelementptr i4 %buf_V_7, i64 0, i64 %outpix_cast"   --->   Operation 37 'getelementptr' 'buf_V_7_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%buf_V_7_load = load i4 %buf_V_7_addr"   --->   Operation 38 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_7_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 39 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_V_8_addr = getelementptr i4 %buf_V_8, i64 0, i64 %outpix_cast"   --->   Operation 40 'getelementptr' 'buf_V_8_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%buf_V_8_load = load i4 %buf_V_8_addr"   --->   Operation 41 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_8_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 42 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_V_9_addr = getelementptr i4 %buf_V_9, i64 0, i64 %outpix_cast"   --->   Operation 43 'getelementptr' 'buf_V_9_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%buf_V_9_load = load i4 %buf_V_9_addr"   --->   Operation 44 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_9_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 45 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_V_10_addr = getelementptr i4 %buf_V_10, i64 0, i64 %outpix_cast"   --->   Operation 46 'getelementptr' 'buf_V_10_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%buf_V_10_load = load i4 %buf_V_10_addr"   --->   Operation 47 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_10_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 48 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_V_11_addr = getelementptr i4 %buf_V_11, i64 0, i64 %outpix_cast"   --->   Operation 49 'getelementptr' 'buf_V_11_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%buf_V_11_load = load i4 %buf_V_11_addr"   --->   Operation 50 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_11_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_V_12_addr = getelementptr i4 %buf_V_12, i64 0, i64 %outpix_cast"   --->   Operation 52 'getelementptr' 'buf_V_12_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%buf_V_12_load = load i4 %buf_V_12_addr"   --->   Operation 53 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_12_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 54 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_V_13_addr = getelementptr i4 %buf_V_13, i64 0, i64 %outpix_cast"   --->   Operation 55 'getelementptr' 'buf_V_13_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%buf_V_13_load = load i4 %buf_V_13_addr"   --->   Operation 56 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_13_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 57 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_V_14_addr = getelementptr i4 %buf_V_14, i64 0, i64 %outpix_cast"   --->   Operation 58 'getelementptr' 'buf_V_14_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%buf_V_14_load = load i4 %buf_V_14_addr"   --->   Operation 59 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_14_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 60 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_V_15_addr = getelementptr i4 %buf_V_15, i64 0, i64 %outpix_cast"   --->   Operation 61 'getelementptr' 'buf_V_15_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%buf_V_15_load = load i4 %buf_V_15_addr"   --->   Operation 62 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln181 = store i4 0, i4 %buf_V_15_addr" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:181]   --->   Operation 63 'store' 'store_ln181' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln174 = store i4 %add_ln174, i4 %outpix" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 64 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 65 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%buf_V_load = load i4 %buf_V_addr"   --->   Operation 66 'load' 'buf_V_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%buf_V_1_load = load i4 %buf_V_1_addr"   --->   Operation 67 'load' 'buf_V_1_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%buf_V_2_load = load i4 %buf_V_2_addr"   --->   Operation 68 'load' 'buf_V_2_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%buf_V_3_load = load i4 %buf_V_3_addr"   --->   Operation 69 'load' 'buf_V_3_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%buf_V_4_load = load i4 %buf_V_4_addr"   --->   Operation 70 'load' 'buf_V_4_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%buf_V_5_load = load i4 %buf_V_5_addr"   --->   Operation 71 'load' 'buf_V_5_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%buf_V_6_load = load i4 %buf_V_6_addr"   --->   Operation 72 'load' 'buf_V_6_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%buf_V_7_load = load i4 %buf_V_7_addr"   --->   Operation 73 'load' 'buf_V_7_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%buf_V_8_load = load i4 %buf_V_8_addr"   --->   Operation 74 'load' 'buf_V_8_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%buf_V_9_load = load i4 %buf_V_9_addr"   --->   Operation 75 'load' 'buf_V_9_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%buf_V_10_load = load i4 %buf_V_10_addr"   --->   Operation 76 'load' 'buf_V_10_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%buf_V_11_load = load i4 %buf_V_11_addr"   --->   Operation 77 'load' 'buf_V_11_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%buf_V_12_load = load i4 %buf_V_12_addr"   --->   Operation 78 'load' 'buf_V_12_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%buf_V_13_load = load i4 %buf_V_13_addr"   --->   Operation 79 'load' 'buf_V_13_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%buf_V_14_load = load i4 %buf_V_14_addr"   --->   Operation 80 'load' 'buf_V_14_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%buf_V_15_load = load i4 %buf_V_15_addr"   --->   Operation 81 'load' 'buf_V_15_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 14> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4, i4 %buf_V_15_load, i4 %buf_V_14_load, i4 %buf_V_13_load, i4 %buf_V_12_load, i4 %buf_V_11_load, i4 %buf_V_10_load, i4 %buf_V_9_load, i4 %buf_V_8_load, i4 %buf_V_7_load, i4 %buf_V_6_load, i4 %buf_V_5_load, i4 %buf_V_4_load, i4 %buf_V_3_load, i4 %buf_V_2_load, i4 %buf_V_1_load, i4 %buf_V_load"   --->   Operation 82 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln183 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_V, i64 %p_Result_s" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:183]   --->   Operation 83 'write' 'write_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc87" [/home/robotics/Documents/bharat-ai-soc-student-challenge/New_Train/new_res_brevitas/finn/deps/finn-hlslib/maxpool.h:174]   --->   Operation 84 'br' 'br_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ buf_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outpix             (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
outpix_1           (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln174         (icmp             ) [ 011]
empty              (speclooptripcount) [ 000]
add_ln174          (add              ) [ 000]
br_ln174           (br               ) [ 000]
outpix_cast        (zext             ) [ 000]
buf_V_addr         (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_1_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_2_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_3_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_4_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_5_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_6_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_7_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_8_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_9_addr       (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_10_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_11_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_12_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_13_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_14_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
buf_V_15_addr      (getelementptr    ) [ 011]
store_ln181        (store            ) [ 000]
store_ln174        (store            ) [ 000]
specloopname_ln174 (specloopname     ) [ 000]
buf_V_load         (load             ) [ 000]
buf_V_1_load       (load             ) [ 000]
buf_V_2_load       (load             ) [ 000]
buf_V_3_load       (load             ) [ 000]
buf_V_4_load       (load             ) [ 000]
buf_V_5_load       (load             ) [ 000]
buf_V_6_load       (load             ) [ 000]
buf_V_7_load       (load             ) [ 000]
buf_V_8_load       (load             ) [ 000]
buf_V_9_load       (load             ) [ 000]
buf_V_10_load      (load             ) [ 000]
buf_V_11_load      (load             ) [ 000]
buf_V_12_load      (load             ) [ 000]
buf_V_13_load      (load             ) [ 000]
buf_V_14_load      (load             ) [ 000]
buf_V_15_load      (load             ) [ 000]
p_Result_s         (bitconcatenate   ) [ 000]
write_ln183        (write            ) [ 000]
br_ln174           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_V_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="outpix_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln183_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln183/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="buf_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buf_V_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_1_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_V_2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_2_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_2_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_V_3_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_3_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_3_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_V_4_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_4_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_4_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_V_5_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_5_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_5_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_V_6_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_6_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_6_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_V_7_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_7_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_7_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buf_V_8_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_8_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_8_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buf_V_9_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_9_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_9_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_V_10_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_10_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_10_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="buf_V_11_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_11_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_11_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buf_V_12_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_12_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_12_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="buf_V_13_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_13_addr/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_13_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="buf_V_14_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_14_addr/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_14_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="buf_V_15_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_V_15_addr/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_V_15_load/1 store_ln181/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="outpix_1_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln174_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln174_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="outpix_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outpix_cast/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln174_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Result_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="0" index="3" bw="4" slack="0"/>
<pin id="357" dir="0" index="4" bw="4" slack="0"/>
<pin id="358" dir="0" index="5" bw="4" slack="0"/>
<pin id="359" dir="0" index="6" bw="4" slack="0"/>
<pin id="360" dir="0" index="7" bw="4" slack="0"/>
<pin id="361" dir="0" index="8" bw="4" slack="0"/>
<pin id="362" dir="0" index="9" bw="4" slack="0"/>
<pin id="363" dir="0" index="10" bw="4" slack="0"/>
<pin id="364" dir="0" index="11" bw="4" slack="0"/>
<pin id="365" dir="0" index="12" bw="4" slack="0"/>
<pin id="366" dir="0" index="13" bw="4" slack="0"/>
<pin id="367" dir="0" index="14" bw="4" slack="0"/>
<pin id="368" dir="0" index="15" bw="4" slack="0"/>
<pin id="369" dir="0" index="16" bw="4" slack="0"/>
<pin id="370" dir="1" index="17" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="outpix_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln174_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="400" class="1005" name="buf_V_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="1"/>
<pin id="402" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="buf_V_1_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_1_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="buf_V_2_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_2_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="buf_V_3_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_3_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="buf_V_4_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_4_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="buf_V_5_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_5_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="buf_V_6_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="1"/>
<pin id="432" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_6_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="buf_V_7_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_7_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="buf_V_8_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_8_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="buf_V_9_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_9_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="buf_V_10_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_10_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="buf_V_11_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_11_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="buf_V_12_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_12_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="buf_V_13_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_13_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="buf_V_14_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="1"/>
<pin id="472" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_14_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="buf_V_15_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_V_15_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="70" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="62" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="62" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="312" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="312" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="340"><net_src comp="327" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="341"><net_src comp="327" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="342"><net_src comp="327" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="343"><net_src comp="327" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="344"><net_src comp="327" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="345"><net_src comp="327" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="346"><net_src comp="327" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="351"><net_src comp="321" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="372"><net_src comp="300" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="373"><net_src comp="286" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="374"><net_src comp="272" pin="3"/><net_sink comp="352" pin=3"/></net>

<net id="375"><net_src comp="258" pin="3"/><net_sink comp="352" pin=4"/></net>

<net id="376"><net_src comp="244" pin="3"/><net_sink comp="352" pin=5"/></net>

<net id="377"><net_src comp="230" pin="3"/><net_sink comp="352" pin=6"/></net>

<net id="378"><net_src comp="216" pin="3"/><net_sink comp="352" pin=7"/></net>

<net id="379"><net_src comp="202" pin="3"/><net_sink comp="352" pin=8"/></net>

<net id="380"><net_src comp="188" pin="3"/><net_sink comp="352" pin=9"/></net>

<net id="381"><net_src comp="174" pin="3"/><net_sink comp="352" pin=10"/></net>

<net id="382"><net_src comp="160" pin="3"/><net_sink comp="352" pin=11"/></net>

<net id="383"><net_src comp="146" pin="3"/><net_sink comp="352" pin=12"/></net>

<net id="384"><net_src comp="132" pin="3"/><net_sink comp="352" pin=13"/></net>

<net id="385"><net_src comp="118" pin="3"/><net_sink comp="352" pin=14"/></net>

<net id="386"><net_src comp="104" pin="3"/><net_sink comp="352" pin=15"/></net>

<net id="387"><net_src comp="90" pin="3"/><net_sink comp="352" pin=16"/></net>

<net id="388"><net_src comp="352" pin="17"/><net_sink comp="76" pin=2"/></net>

<net id="392"><net_src comp="72" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="399"><net_src comp="315" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="83" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="408"><net_src comp="97" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="413"><net_src comp="111" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="418"><net_src comp="125" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="423"><net_src comp="139" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="428"><net_src comp="153" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="433"><net_src comp="167" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="438"><net_src comp="181" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="443"><net_src comp="195" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="448"><net_src comp="209" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="453"><net_src comp="223" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="458"><net_src comp="237" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="463"><net_src comp="251" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="468"><net_src comp="265" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="473"><net_src comp="279" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="478"><net_src comp="293" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_V | {1 }
	Port: buf_V_1 | {1 }
	Port: buf_V_2 | {1 }
	Port: buf_V_3 | {1 }
	Port: buf_V_4 | {1 }
	Port: buf_V_5 | {1 }
	Port: buf_V_6 | {1 }
	Port: buf_V_7 | {1 }
	Port: buf_V_8 | {1 }
	Port: buf_V_9 | {1 }
	Port: buf_V_10 | {1 }
	Port: buf_V_11 | {1 }
	Port: buf_V_12 | {1 }
	Port: buf_V_13 | {1 }
	Port: buf_V_14 | {1 }
	Port: buf_V_15 | {1 }
	Port: out_V | {2 }
 - Input state : 
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_1 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_2 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_3 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_4 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_5 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_6 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_7 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_8 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_9 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_10 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_11 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_12 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_13 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_14 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : buf_V_15 | {1 2 }
	Port: StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 : out_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		outpix_1 : 1
		icmp_ln174 : 2
		add_ln174 : 2
		br_ln174 : 3
		outpix_cast : 2
		buf_V_addr : 3
		buf_V_load : 4
		store_ln181 : 4
		buf_V_1_addr : 3
		buf_V_1_load : 4
		store_ln181 : 4
		buf_V_2_addr : 3
		buf_V_2_load : 4
		store_ln181 : 4
		buf_V_3_addr : 3
		buf_V_3_load : 4
		store_ln181 : 4
		buf_V_4_addr : 3
		buf_V_4_load : 4
		store_ln181 : 4
		buf_V_5_addr : 3
		buf_V_5_load : 4
		store_ln181 : 4
		buf_V_6_addr : 3
		buf_V_6_load : 4
		store_ln181 : 4
		buf_V_7_addr : 3
		buf_V_7_load : 4
		store_ln181 : 4
		buf_V_8_addr : 3
		buf_V_8_load : 4
		store_ln181 : 4
		buf_V_9_addr : 3
		buf_V_9_load : 4
		store_ln181 : 4
		buf_V_10_addr : 3
		buf_V_10_load : 4
		store_ln181 : 4
		buf_V_11_addr : 3
		buf_V_11_load : 4
		store_ln181 : 4
		buf_V_12_addr : 3
		buf_V_12_load : 4
		store_ln181 : 4
		buf_V_13_addr : 3
		buf_V_13_load : 4
		store_ln181 : 4
		buf_V_14_addr : 3
		buf_V_14_load : 4
		store_ln181 : 4
		buf_V_15_addr : 3
		buf_V_15_load : 4
		store_ln181 : 4
		store_ln174 : 3
	State 2
		p_Result_s : 1
		write_ln183 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln174_fu_321    |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln174_fu_315    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   write  | write_ln183_write_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    outpix_cast_fu_327   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_352    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    22   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|buf_V_10_addr_reg_450|    4   |
|buf_V_11_addr_reg_455|    4   |
|buf_V_12_addr_reg_460|    4   |
|buf_V_13_addr_reg_465|    4   |
|buf_V_14_addr_reg_470|    4   |
|buf_V_15_addr_reg_475|    4   |
| buf_V_1_addr_reg_405|    4   |
| buf_V_2_addr_reg_410|    4   |
| buf_V_3_addr_reg_415|    4   |
| buf_V_4_addr_reg_420|    4   |
| buf_V_5_addr_reg_425|    4   |
| buf_V_6_addr_reg_430|    4   |
| buf_V_7_addr_reg_435|    4   |
| buf_V_8_addr_reg_440|    4   |
| buf_V_9_addr_reg_445|    4   |
|  buf_V_addr_reg_400 |    4   |
|  icmp_ln174_reg_396 |    1   |
|    outpix_reg_389   |    4   |
+---------------------+--------+
|        Total        |   69   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_300 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   69   |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   69   |   166  |
+-----------+--------+--------+--------+
