INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:29:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 fork11/control/generateBlocks[4].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            load4/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.603ns (16.943%)  route 2.956ns (83.057%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=867, unset)          0.508     0.508    fork11/control/generateBlocks[4].regblock/clk
                         FDSE                                         r  fork11/control/generateBlocks[4].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork11/control/generateBlocks[4].regblock/transmitValue_reg/Q
                         net (fo=11, unplaced)        0.434     1.168    buffer21/control/transmitValue_4
                         LUT4 (Prop_lut4_I1_O)        0.119     1.287 r  buffer21/control/q_storeEn_INST_0_i_1/O
                         net (fo=4, unplaced)         0.729     2.016    buffer21/control/outputValid_reg_4
                         LUT6 (Prop_lut6_I1_O)        0.043     2.059 f  buffer21/control/q_storeEn_INST_0/O
                         net (fo=42, unplaced)        0.300     2.359    buffer21/control/transmitValue_reg_4
                         LUT3 (Prop_lut3_I0_O)        0.043     2.402 f  buffer21/control/outs[31]_i_8/O
                         net (fo=1, unplaced)         0.377     2.779    buffer21/control/outs[31]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.822 r  buffer21/control/outs[31]_i_7/O
                         net (fo=1, unplaced)         0.244     3.066    buffer21/control/outs[31]_i_7_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     3.109 r  buffer21/control/outs[31]_i_3/O
                         net (fo=7, unplaced)         0.279     3.388    control_merge1/fork_valid/generateBlocks[1].regblock/outputValid_reg_2
                         LUT4 (Prop_lut4_I3_O)        0.043     3.431 r  control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_i_2__7/O
                         net (fo=6, unplaced)         0.276     3.707    load4/data_tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.750 r  load4/data_tehb/control/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     4.067    load4/data_tehb/regEnable
                         FDRE                                         r  load4/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=867, unset)          0.483     3.183    load4/data_tehb/clk
                         FDRE                                         r  load4/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     2.955    load4/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                 -1.112    




