#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12f5b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12f5cf0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x13010f0 .functor NOT 1, L_0x132bb20, C4<0>, C4<0>, C4<0>;
L_0x132b880 .functor XOR 1, L_0x132b720, L_0x132b7e0, C4<0>, C4<0>;
L_0x132ba10 .functor XOR 1, L_0x132b880, L_0x132b940, C4<0>, C4<0>;
v0x1327b40_0 .net *"_ivl_10", 0 0, L_0x132b940;  1 drivers
v0x1327c40_0 .net *"_ivl_12", 0 0, L_0x132ba10;  1 drivers
v0x1327d20_0 .net *"_ivl_2", 0 0, L_0x1329c00;  1 drivers
v0x1327de0_0 .net *"_ivl_4", 0 0, L_0x132b720;  1 drivers
v0x1327ec0_0 .net *"_ivl_6", 0 0, L_0x132b7e0;  1 drivers
v0x1327ff0_0 .net *"_ivl_8", 0 0, L_0x132b880;  1 drivers
v0x13280d0_0 .net "a", 0 0, v0x1324a00_0;  1 drivers
v0x1328170_0 .net "b", 0 0, v0x1324aa0_0;  1 drivers
v0x1328210_0 .net "c", 0 0, v0x1324b40_0;  1 drivers
v0x13282b0_0 .var "clk", 0 0;
v0x1328350_0 .net "d", 0 0, v0x1324c80_0;  1 drivers
v0x13283f0_0 .net "q_dut", 0 0, L_0x132b5c0;  1 drivers
v0x1328490_0 .net "q_ref", 0 0, L_0x1328b30;  1 drivers
v0x1328530_0 .var/2u "stats1", 159 0;
v0x13285d0_0 .var/2u "strobe", 0 0;
v0x1328670_0 .net "tb_match", 0 0, L_0x132bb20;  1 drivers
v0x1328730_0 .net "tb_mismatch", 0 0, L_0x13010f0;  1 drivers
v0x13287f0_0 .net "wavedrom_enable", 0 0, v0x1324d70_0;  1 drivers
v0x1328890_0 .net "wavedrom_title", 511 0, v0x1324e10_0;  1 drivers
L_0x1329c00 .concat [ 1 0 0 0], L_0x1328b30;
L_0x132b720 .concat [ 1 0 0 0], L_0x1328b30;
L_0x132b7e0 .concat [ 1 0 0 0], L_0x132b5c0;
L_0x132b940 .concat [ 1 0 0 0], L_0x1328b30;
L_0x132bb20 .cmp/eeq 1, L_0x1329c00, L_0x132ba10;
S_0x12f5e80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x12f5cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x12e1ea0 .functor NOT 1, v0x1324a00_0, C4<0>, C4<0>, C4<0>;
L_0x12f65e0 .functor XOR 1, L_0x12e1ea0, v0x1324aa0_0, C4<0>, C4<0>;
L_0x1301160 .functor XOR 1, L_0x12f65e0, v0x1324b40_0, C4<0>, C4<0>;
L_0x1328b30 .functor XOR 1, L_0x1301160, v0x1324c80_0, C4<0>, C4<0>;
v0x1301360_0 .net *"_ivl_0", 0 0, L_0x12e1ea0;  1 drivers
v0x1301400_0 .net *"_ivl_2", 0 0, L_0x12f65e0;  1 drivers
v0x12e1ff0_0 .net *"_ivl_4", 0 0, L_0x1301160;  1 drivers
v0x12e2090_0 .net "a", 0 0, v0x1324a00_0;  alias, 1 drivers
v0x1323dc0_0 .net "b", 0 0, v0x1324aa0_0;  alias, 1 drivers
v0x1323ed0_0 .net "c", 0 0, v0x1324b40_0;  alias, 1 drivers
v0x1323f90_0 .net "d", 0 0, v0x1324c80_0;  alias, 1 drivers
v0x1324050_0 .net "q", 0 0, L_0x1328b30;  alias, 1 drivers
S_0x13241b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x12f5cf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1324a00_0 .var "a", 0 0;
v0x1324aa0_0 .var "b", 0 0;
v0x1324b40_0 .var "c", 0 0;
v0x1324be0_0 .net "clk", 0 0, v0x13282b0_0;  1 drivers
v0x1324c80_0 .var "d", 0 0;
v0x1324d70_0 .var "wavedrom_enable", 0 0;
v0x1324e10_0 .var "wavedrom_title", 511 0;
E_0x12f0ac0/0 .event negedge, v0x1324be0_0;
E_0x12f0ac0/1 .event posedge, v0x1324be0_0;
E_0x12f0ac0 .event/or E_0x12f0ac0/0, E_0x12f0ac0/1;
E_0x12f0d10 .event posedge, v0x1324be0_0;
E_0x12da9f0 .event negedge, v0x1324be0_0;
S_0x1324500 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13241b0;
 .timescale -12 -12;
v0x1324700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1324800 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13241b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1324f70 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x12f5cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1328c60 .functor NOT 1, v0x1324a00_0, C4<0>, C4<0>, C4<0>;
L_0x1328cd0 .functor NOT 1, v0x1324aa0_0, C4<0>, C4<0>, C4<0>;
L_0x1328d60 .functor AND 1, L_0x1328c60, L_0x1328cd0, C4<1>, C4<1>;
L_0x1328e20 .functor NOT 1, v0x1324b40_0, C4<0>, C4<0>, C4<0>;
L_0x1328ec0 .functor AND 1, L_0x1328d60, L_0x1328e20, C4<1>, C4<1>;
L_0x1328fd0 .functor NOT 1, v0x1324c80_0, C4<0>, C4<0>, C4<0>;
L_0x1329080 .functor AND 1, L_0x1328ec0, L_0x1328fd0, C4<1>, C4<1>;
L_0x1329190 .functor NOT 1, v0x1324a00_0, C4<0>, C4<0>, C4<0>;
L_0x1329250 .functor NOT 1, v0x1324aa0_0, C4<0>, C4<0>, C4<0>;
L_0x13292c0 .functor AND 1, L_0x1329190, L_0x1329250, C4<1>, C4<1>;
L_0x1329430 .functor AND 1, L_0x13292c0, v0x1324b40_0, C4<1>, C4<1>;
L_0x13294a0 .functor AND 1, L_0x1329430, v0x1324c80_0, C4<1>, C4<1>;
L_0x13295d0 .functor OR 1, L_0x1329080, L_0x13294a0, C4<0>, C4<0>;
L_0x13296e0 .functor NOT 1, v0x1324a00_0, C4<0>, C4<0>, C4<0>;
L_0x1329560 .functor AND 1, L_0x13296e0, v0x1324aa0_0, C4<1>, C4<1>;
L_0x1329820 .functor AND 1, L_0x1329560, v0x1324c80_0, C4<1>, C4<1>;
L_0x1329970 .functor OR 1, L_0x13295d0, L_0x1329820, C4<0>, C4<0>;
L_0x1329a80 .functor NOT 1, v0x1324a00_0, C4<0>, C4<0>, C4<0>;
L_0x1329ca0 .functor AND 1, L_0x1329a80, v0x1324aa0_0, C4<1>, C4<1>;
L_0x1329e70 .functor AND 1, L_0x1329ca0, v0x1324b40_0, C4<1>, C4<1>;
L_0x1329fe0 .functor NOT 1, v0x1324c80_0, C4<0>, C4<0>, C4<0>;
L_0x132a160 .functor AND 1, L_0x1329e70, L_0x1329fe0, C4<1>, C4<1>;
L_0x132a330 .functor OR 1, L_0x1329970, L_0x132a160, C4<0>, C4<0>;
L_0x132a440 .functor NOT 1, v0x1324aa0_0, C4<0>, C4<0>, C4<0>;
L_0x132a580 .functor AND 1, v0x1324a00_0, L_0x132a440, C4<1>, C4<1>;
L_0x132a640 .functor AND 1, L_0x132a580, v0x1324c80_0, C4<1>, C4<1>;
L_0x132a7e0 .functor OR 1, L_0x132a330, L_0x132a640, C4<0>, C4<0>;
L_0x132a8f0 .functor NOT 1, v0x1324aa0_0, C4<0>, C4<0>, C4<0>;
L_0x132aa50 .functor AND 1, v0x1324a00_0, L_0x132a8f0, C4<1>, C4<1>;
L_0x132ab10 .functor AND 1, L_0x132aa50, v0x1324b40_0, C4<1>, C4<1>;
L_0x132ade0 .functor NOT 1, v0x1324c80_0, C4<0>, C4<0>, C4<0>;
L_0x132ae50 .functor AND 1, L_0x132ab10, L_0x132ade0, C4<1>, C4<1>;
L_0x132b070 .functor OR 1, L_0x132a7e0, L_0x132ae50, C4<0>, C4<0>;
L_0x132b180 .functor AND 1, v0x1324a00_0, v0x1324aa0_0, C4<1>, C4<1>;
L_0x132b310 .functor AND 1, L_0x132b180, v0x1324b40_0, C4<1>, C4<1>;
L_0x132b3d0 .functor AND 1, L_0x132b310, v0x1324c80_0, C4<1>, C4<1>;
L_0x132b5c0 .functor OR 1, L_0x132b070, L_0x132b3d0, C4<0>, C4<0>;
v0x1325260_0 .net *"_ivl_0", 0 0, L_0x1328c60;  1 drivers
v0x1325340_0 .net *"_ivl_10", 0 0, L_0x1328fd0;  1 drivers
v0x1325420_0 .net *"_ivl_12", 0 0, L_0x1329080;  1 drivers
v0x1325510_0 .net *"_ivl_14", 0 0, L_0x1329190;  1 drivers
v0x13255f0_0 .net *"_ivl_16", 0 0, L_0x1329250;  1 drivers
v0x1325720_0 .net *"_ivl_18", 0 0, L_0x13292c0;  1 drivers
v0x1325800_0 .net *"_ivl_2", 0 0, L_0x1328cd0;  1 drivers
v0x13258e0_0 .net *"_ivl_20", 0 0, L_0x1329430;  1 drivers
v0x13259c0_0 .net *"_ivl_22", 0 0, L_0x13294a0;  1 drivers
v0x1325aa0_0 .net *"_ivl_24", 0 0, L_0x13295d0;  1 drivers
v0x1325b80_0 .net *"_ivl_26", 0 0, L_0x13296e0;  1 drivers
v0x1325c60_0 .net *"_ivl_28", 0 0, L_0x1329560;  1 drivers
v0x1325d40_0 .net *"_ivl_30", 0 0, L_0x1329820;  1 drivers
v0x1325e20_0 .net *"_ivl_32", 0 0, L_0x1329970;  1 drivers
v0x1325f00_0 .net *"_ivl_34", 0 0, L_0x1329a80;  1 drivers
v0x1325fe0_0 .net *"_ivl_36", 0 0, L_0x1329ca0;  1 drivers
v0x13260c0_0 .net *"_ivl_38", 0 0, L_0x1329e70;  1 drivers
v0x13261a0_0 .net *"_ivl_4", 0 0, L_0x1328d60;  1 drivers
v0x1326280_0 .net *"_ivl_40", 0 0, L_0x1329fe0;  1 drivers
v0x1326360_0 .net *"_ivl_42", 0 0, L_0x132a160;  1 drivers
v0x1326440_0 .net *"_ivl_44", 0 0, L_0x132a330;  1 drivers
v0x1326520_0 .net *"_ivl_46", 0 0, L_0x132a440;  1 drivers
v0x1326600_0 .net *"_ivl_48", 0 0, L_0x132a580;  1 drivers
v0x13266e0_0 .net *"_ivl_50", 0 0, L_0x132a640;  1 drivers
v0x13267c0_0 .net *"_ivl_52", 0 0, L_0x132a7e0;  1 drivers
v0x13268a0_0 .net *"_ivl_54", 0 0, L_0x132a8f0;  1 drivers
v0x1326980_0 .net *"_ivl_56", 0 0, L_0x132aa50;  1 drivers
v0x1326a60_0 .net *"_ivl_58", 0 0, L_0x132ab10;  1 drivers
v0x1326b40_0 .net *"_ivl_6", 0 0, L_0x1328e20;  1 drivers
v0x1326c20_0 .net *"_ivl_60", 0 0, L_0x132ade0;  1 drivers
v0x1326d00_0 .net *"_ivl_62", 0 0, L_0x132ae50;  1 drivers
v0x1326de0_0 .net *"_ivl_64", 0 0, L_0x132b070;  1 drivers
v0x1326ec0_0 .net *"_ivl_66", 0 0, L_0x132b180;  1 drivers
v0x13271b0_0 .net *"_ivl_68", 0 0, L_0x132b310;  1 drivers
v0x1327290_0 .net *"_ivl_70", 0 0, L_0x132b3d0;  1 drivers
v0x1327370_0 .net *"_ivl_8", 0 0, L_0x1328ec0;  1 drivers
v0x1327450_0 .net "a", 0 0, v0x1324a00_0;  alias, 1 drivers
v0x13274f0_0 .net "b", 0 0, v0x1324aa0_0;  alias, 1 drivers
v0x13275e0_0 .net "c", 0 0, v0x1324b40_0;  alias, 1 drivers
v0x13276d0_0 .net "d", 0 0, v0x1324c80_0;  alias, 1 drivers
v0x13277c0_0 .net "q", 0 0, L_0x132b5c0;  alias, 1 drivers
S_0x1327920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12f5cf0;
 .timescale -12 -12;
E_0x12f0860 .event anyedge, v0x13285d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13285d0_0;
    %nor/r;
    %assign/vec4 v0x13285d0_0, 0;
    %wait E_0x12f0860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13241b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1324c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324aa0_0, 0;
    %assign/vec4 v0x1324a00_0, 0;
    %wait E_0x12da9f0;
    %wait E_0x12f0d10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1324c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324aa0_0, 0;
    %assign/vec4 v0x1324a00_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f0ac0;
    %load/vec4 v0x1324a00_0;
    %load/vec4 v0x1324aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1324b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1324c80_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1324c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324aa0_0, 0;
    %assign/vec4 v0x1324a00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1324800;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f0ac0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1324c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1324aa0_0, 0;
    %assign/vec4 v0x1324a00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12f5cf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13282b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13285d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12f5cf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13282b0_0;
    %inv;
    %store/vec4 v0x13282b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12f5cf0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1324be0_0, v0x1328730_0, v0x13280d0_0, v0x1328170_0, v0x1328210_0, v0x1328350_0, v0x1328490_0, v0x13283f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12f5cf0;
T_7 ;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1328530_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12f5cf0;
T_8 ;
    %wait E_0x12f0ac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1328530_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1328530_0, 4, 32;
    %load/vec4 v0x1328670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1328530_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1328530_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1328530_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1328490_0;
    %load/vec4 v0x1328490_0;
    %load/vec4 v0x13283f0_0;
    %xor;
    %load/vec4 v0x1328490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1328530_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1328530_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1328530_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response14/top_module.sv";
