=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01 results\llama3.2_3b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01.sv dataset_code-complete-iccad2023/Prob044_vectorgates_test.sv dataset_code-complete-iccad2023/Prob044_vectorgates_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out_or_bitwise' has no mismatches.
Hint: Output 'out_or_logical' has 210 mismatches. First mismatch occurred at time 5.
Hint: Output 'out_not' has no mismatches.
Hint: Total mismatched samples is 210 out of 261 samples

Simulation finished at 1306 ps
Mismatches: 210 in 261 samples


--- stderr ---
