 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s386
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:42 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s386               ForQA                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  v0 (in)                                  0.00       2.00 r
  U95/Y (AND4X1_RVT)                       0.83       2.83 r
  U75/Y (AND2X1_RVT)                       0.24       3.07 r
  U107/Y (AND2X1_RVT)                      0.79       3.86 r
  U108/Y (AO22X1_RVT)                      0.08       3.93 r
  v13_D_6 (out)                            0.01       3.94 r
  data arrival time                                   3.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -3.94
  -----------------------------------------------------------
  slack (MET)                                         4.01


1
