# Build directory for compiled Verilog
# Generated by iverilog during test runs

*.vvp
*.vcd
*.lxt
*.out
