# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENCODER_4_2.srcs/sources_1/new/ENCODER_4_2.vhd" \
"../../../../ENCODER_4_2.srcs/sim_1/new/tb_ENCODER_4_2.vhd" \

# Do not sort compile order
nosort
