{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358331001149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358331001149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:40:00 2013 " "Processing started: Wed Jan 16 15:40:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358331001149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358331001149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_map --read_settings_files=on --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358331001149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1358331001930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_analog_proto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_analog_proto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP_Analog_Proto-main " "Found design unit 1: IOP_Analog_Proto-main" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1358331003367 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_Analog_Proto " "Found entity 1: IOP_Analog_Proto" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358331003367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358331003367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_fifo_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ai_fifo_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ai_fifo_s-SYN " "Found design unit 1: ai_fifo_s-SYN" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1358331003367 ""} { "Info" "ISGN_ENTITY_NAME" "1 AI_FIFO_S " "Found entity 1: AI_FIFO_S" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358331003367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358331003367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP_Analog_Proto " "Elaborating entity \"IOP_Analog_Proto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1358331003523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AICommandReg IOP_Analog_Proto.vhd(165) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(165): object \"AICommandReg\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358331003523 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegFlag IOP_Analog_Proto.vhd(226) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(226): object \"WriteRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358331003523 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ReadRegFlag IOP_Analog_Proto.vhd(227) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(227): object \"ReadRegFlag\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358331003523 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bit_cnt2 IOP_Analog_Proto.vhd(235) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(235): object \"Bit_cnt2\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358331003523 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDTrigger IOP_Analog_Proto.vhd(579) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(579): signal \"LEDTrigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358331003555 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputEnb IOP_Analog_Proto.vhd(870) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(870): signal \"InputEnb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 870 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358331003555 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AIFifoAdvance IOP_Analog_Proto.vhd(946) " "VHDL Process Statement warning at IOP_Analog_Proto.vhd(946): signal \"AIFifoAdvance\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1358331003570 "|IOP_Analog_Proto"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADCShot IOP_Analog_Proto.vhd(982) " "Verilog HDL or VHDL warning at IOP_Analog_Proto.vhd(982): object \"ADCShot\" assigned a value but never read" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 982 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1358331003570 "|IOP_Analog_Proto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AI_FIFO_S AI_FIFO_S:AI_FIFO_S_inst " "Elaborating entity \"AI_FIFO_S\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\"" {  } { { "IOP_Analog_Proto.vhd" "AI_FIFO_S_inst" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331003961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "scfifo_component" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331004914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1358331004914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Instantiated megafunction \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX II " "Parameter \"intended_device_family\" = \"MAX II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1358331004945 ""}  } { { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1358331004945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331004976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331004976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] " "Elaborating entity \"lpm_ff\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[31\]" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\] AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_ff:last_data_node\[31\]\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rcc " "Found entity 1: mux_rcc" {  } { { "db/mux_rcc.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/mux_rcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358331005242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358331005242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rcc AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rcc:auto_generated " "Elaborating entity \"mux_rcc\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rcc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpe " "Found entity 1: cntr_bpe" {  } { { "db/cntr_bpe.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cntr_bpe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358331005398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358331005398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bpe AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated " "Elaborating entity \"cntr_bpe\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_bpe:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_htf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_htf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_htf " "Found entity 1: cmpr_htf" {  } { { "db/cmpr_htf.tdf" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/db/cmpr_htf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1358331005539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1358331005539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_htf AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated " "Elaborating entity \"cmpr_htf\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_htf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1358331005554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"AI_FIFO_S:AI_FIFO_S_inst\|scfifo:scfifo_component\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "AI_FIFO_S.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/AI_FIFO_S.vhd" 94 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1358331005554 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDIN_ADC " "Inserted always-enabled tri-state buffer between \"SDIN_ADC\" and its non-tri-state driver." {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1358331011616 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1358331011616 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SDIN_ADC " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SDIN_ADC\" is moved to its source" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1358331011647 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1358331011647 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDIN_ADC~synth " "Node \"SDIN_ADC~synth\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1358331013475 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1358331013475 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 57 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 67 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 65 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 70 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 88 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 90 -1 0 } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 219 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1358331013725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1358331015787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[0\] " "No output dependent on input pin \"ADC_D\[0\]\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|ADC_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC1 " "No output dependent on input pin \"SDO_DAC1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|SDO_DAC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC2 " "No output dependent on input pin \"SDO_DAC2\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|SDO_DAC2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC3 " "No output dependent on input pin \"SDO_DAC3\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|SDO_DAC3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC4 " "No output dependent on input pin \"SDO_DAC4\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|SDO_DAC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_WE1 " "No output dependent on input pin \"P_WE1\"" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1358331015959 "|IOP_Analog_Proto|P_WE1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1358331015959 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2463 " "Implemented 2463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1358331015959 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1358331015959 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1358331015959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2341 " "Implemented 2341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1358331015959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1358331015959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358331016475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 15:40:16 2013 " "Processing ended: Wed Jan 16 15:40:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358331016475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358331016475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358331016475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331016475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358331018443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358331018443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:40:18 2013 " "Processing started: Wed Jan 16 15:40:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358331018443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358331018443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358331018443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1358331018615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IOP_Analog_Proto EPM2210F256I5 " "Selected device EPM2210F256I5 for design \"IOP_Analog_Proto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1358331018725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1358331018896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1358331018896 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1358331020990 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1358331021006 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C5 " "Device EPM570F256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256I5 " "Device EPM570F256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256C5 " "Device EPM1270F256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256I5 " "Device EPM1270F256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270F256A5 " "Device EPM1270F256A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C5 " "Device EPM2210F256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256A5 " "Device EPM2210F256A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1358331021630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1358331021630 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 122 " "No exact pin location assignment(s) for 1 pins of 122 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H5 " "Pin H5 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { H5 } } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 62 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { H5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 0 { 0 ""} 0 3003 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1358331021709 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1358331021709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IOP_Analog_Proto.sdc " "Synopsys Design Constraints File file not found: 'IOP_Analog_Proto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1358331022162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1358331022162 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1358331022255 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1358331022255 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1358331022255 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1358331022255 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        AICLK " "   1.000        AICLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1358331022255 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    SerialCLK " "   1.000    SerialCLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1358331022255 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1358331022255 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1358331022318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1358331022318 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1358331022365 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "AICLK Global clock in PIN H5 " "Automatically promoted signal \"AICLK\" to use Global clock in PIN H5" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SerialCLK Global clock " "Automatically promoted some destinations of signal \"SerialCLK\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "P_CLOCK~reg0 " "Destination \"P_CLOCK~reg0\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 513 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCK_ADC~reg0 " "Destination \"SCK_ADC~reg0\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 513 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SerialCLK " "Destination \"SerialCLK\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SCK_DAC1~0 " "Destination \"SCK_DAC1~0\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 69 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""}  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 199 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RST_INn Global clock " "Automatically promoted some destinations of signal \"RST_INn\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAIFIFO:ADCMachineState\[1\] " "Destination \"\\UpdateAIFIFO:ADCMachineState\[1\]\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAIFIFO:ADCMachineState\[2\] " "Destination \"\\UpdateAIFIFO:ADCMachineState\[2\]\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAIFIFO:ADCMachineState\[0\] " "Destination \"\\UpdateAIFIFO:ADCMachineState\[0\]\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SDIN_DAC2~2 " "Destination \"SDIN_DAC2~2\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 72 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AICommandStart " "Destination \"AICommandStart\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 213 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MUX_A3~1 " "Destination \"MUX_A3~1\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 90 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "CNV2~0 " "Destination \"CNV2~0\" may be non-global or may not use global clock" {  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 96 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAIFIFO:ADCMuxState\[0\]~1 " "Destination \"\\UpdateAIFIFO:ADCMuxState\[0\]~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAIFIFO:ADCTimer\[14\]~0 " "Destination \"\\UpdateAIFIFO:ADCTimer\[14\]~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "\\UpdateAODACs:DACBitIndex\[0\]~0 " "Destination \"\\UpdateAODACs:DACBitIndex\[0\]~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1358331022552 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1 1358331022552 ""}  } { { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 49 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RST_INn " "Pin \"RST_INn\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { RST_INn } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_INn" } } } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 49 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_INn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 0 { 0 ""} 0 3047 6720 7625 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "\\UpdateAIFIFO:ADCMuxState\[0\]~1 Global clock " "Automatically promoted signal \"\\UpdateAIFIFO:ADCMuxState\[0\]~1\" to use Global clock" {  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { \UpdateAIFIFO:ADCMuxState[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 0 { 0 ""} 0 5423 6720 7625 0}  }  } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1358331022552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1358331022583 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1358331022818 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1358331022818 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1358331023302 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1358331023302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1358331023302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1358331023302 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1358331023333 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1358331023333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1358331023333 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 29 20 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1358331023333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 28 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1358331023333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 31 22 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1358331023333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 13 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1358331023333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1358331023333 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1358331023333 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA01 " "Node \"EXTRA01\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA01" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA02 " "Node \"EXTRA02\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA02" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA03 " "Node \"EXTRA03\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA03" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA04 " "Node \"EXTRA04\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA04" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA05 " "Node \"EXTRA05\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA05" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA06 " "Node \"EXTRA06\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA06" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA09 " "Node \"EXTRA09\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA09" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA10 " "Node \"EXTRA10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA11 " "Node \"EXTRA11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA12 " "Node \"EXTRA12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA13 " "Node \"EXTRA13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA14 " "Node \"EXTRA14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA15 " "Node \"EXTRA15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA16 " "Node \"EXTRA16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA17 " "Node \"EXTRA17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA18 " "Node \"EXTRA18\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA19 " "Node \"EXTRA19\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA20 " "Node \"EXTRA20\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA21 " "Node \"EXTRA21\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA_CLK1 " "Node \"EXTRA_CLK1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA_CLK1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXTRA_CLK2 " "Node \"EXTRA_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXTRA_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IOP_SPARE1 " "Node \"IOP_SPARE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOP_SPARE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IOP_SPARE2 " "Node \"IOP_SPARE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOP_SPARE2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IOP_SPARE3 " "Node \"IOP_SPARE3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOP_SPARE3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1358331023505 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1358331023505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1358331023505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1358331023896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1358331028364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1358331028380 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1358331036566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1358331036566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1358331036894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Router estimated average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X11_Y0 X21_Y14 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } { { "loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14"} 11 0 11 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1358331039066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1358331039066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1358331043690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0 -1 1358331043690 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1358331043956 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IRQ a permanently disabled " "Pin IRQ has a permanently disabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { IRQ } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRQ" } } } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 52 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 0 { 0 ""} 0 2672 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1358331043956 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIN_ADC a permanently enabled " "Pin SDIN_ADC has a permanently enabled output enable" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { SDIN_ADC } } } { "c:/altera/12.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDIN_ADC" } } } } { "IOP_Analog_Proto.vhd" "" { Text "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/IOP_Analog_Proto.vhd" 101 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIN_ADC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/CCC/ADC_softwaretest/Release2/IOP_Analog_Proto_RevA/" { { 0 { 0 ""} 0 2851 6720 7625 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1358331043956 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1358331043956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358331044362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 15:40:44 2013 " "Processing ended: Wed Jan 16 15:40:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358331044362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358331044362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358331044362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331044362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358331047080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358331047080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:40:45 2013 " "Processing started: Wed Jan 16 15:40:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358331047080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358331047080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_sta IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358331047096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1358331048361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1358331048627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1358331048814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1358331048814 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1358331048986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358331049393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358331049393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:40:49 2013 " "Processing started: Wed Jan 16 15:40:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358331049393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358331049393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358331049393 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1358331050486 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1358331050502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358331050986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 15:40:50 2013 " "Processing ended: Wed Jan 16 15:40:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358331050986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358331050986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358331050986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331050986 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1358331053751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IOP_Analog_Proto.sdc " "Synopsys Design Constraints File file not found: 'IOP_Analog_Proto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1358331054111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1358331054111 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AICLK AICLK " "create_clock -period 1.000 -name AICLK AICLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1358331054126 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialCLK SerialCLK " "create_clock -period 1.000 -name SerialCLK SerialCLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1358331054126 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1358331054126 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1358331054173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1358331054314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.033 " "Worst-case setup slack is -13.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.033     -5261.966 AICLK  " "  -13.033     -5261.966 AICLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.937     -3072.815 SerialCLK  " "  -10.937     -3072.815 SerialCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1358331054345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.387 " "Worst-case hold slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387        -7.705 AICLK  " "   -2.387        -7.705 AICLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078         0.000 SerialCLK  " "    1.078         0.000 SerialCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1358331054376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.181 " "Worst-case recovery slack is -14.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.181      -351.942 AICLK  " "  -14.181      -351.942 AICLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.081      -147.553 SerialCLK  " "   -6.081      -147.553 SerialCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1358331054376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.905 " "Worst-case removal slack is 2.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.905         0.000 AICLK  " "    2.905         0.000 AICLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.584         0.000 SerialCLK  " "    3.584         0.000 SerialCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1358331054376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 AICLK  " "   -2.289        -2.289 AICLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 SerialCLK  " "    0.234         0.000 SerialCLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1358331054423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1358331054423 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1358331054861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1358331054954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1358331054970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358331055220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 15:40:55 2013 " "Processing ended: Wed Jan 16 15:40:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358331055220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358331055220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358331055220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331055220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1358331057954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1358331057954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 15:40:57 2013 " "Processing started: Wed Jan 16 15:40:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1358331057954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1358331057954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IOP_Analog_Proto -c IOP_Analog_Proto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1358331057954 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "" 0 -1 1358331058532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1358331058594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 15:40:58 2013 " "Processing ended: Wed Jan 16 15:40:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1358331058594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1358331058594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1358331058594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331058594 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1358331059407 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1358331059407 ""}
