/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[15] & in_data[57]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z & celloutsig_1_9z[1]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[20] | celloutsig_0_4z[1]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[4] | _00_);
  assign celloutsig_0_17z = ~(celloutsig_0_12z[3] | celloutsig_0_16z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_5z[4]) & celloutsig_1_5z[1]);
  assign celloutsig_1_8z = ~((in_data[97] | celloutsig_1_4z[5]) & celloutsig_1_2z);
  assign celloutsig_1_2z = ~((in_data[154] | celloutsig_1_0z) & (celloutsig_1_1z | in_data[157]));
  assign celloutsig_1_19z = celloutsig_1_13z[1] | celloutsig_1_2z;
  assign celloutsig_1_0z = in_data[147] | in_data[104];
  assign celloutsig_1_7z = celloutsig_1_1z | celloutsig_1_3z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[43]);
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 4'h0;
    else _18_ <= in_data[35:32];
  assign { _01_[3:2], _00_, _01_[0] } = _18_;
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z } / { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_9z };
  assign celloutsig_1_5z = celloutsig_1_4z / { 1'h1, celloutsig_1_4z[2:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_5z[12:11], celloutsig_0_1z } <= { celloutsig_0_5z[3], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_12z = ~ { celloutsig_0_11z[2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_9z = { in_data[137:124], celloutsig_1_4z } >> in_data[171:152];
  assign celloutsig_1_11z = { celloutsig_1_5z[4:0], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z } >> { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_13z = { in_data[139:138], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> celloutsig_1_11z[5:0];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_2z[5:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[64], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z } >> { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_18z = { _01_[2], _00_, _01_[0], celloutsig_0_9z } >> { celloutsig_0_8z[9:8], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[36:33], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> { in_data[35:31], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[170:168], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } >> { in_data[167:163], celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_5z[15:4], celloutsig_0_6z } - { in_data[32:29], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = ~((celloutsig_1_13z[3] & celloutsig_1_8z) | celloutsig_1_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_8z[11]) | celloutsig_0_0z);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
