Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2825
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00024640673655085266
power__switching__total,0.00011587059270823374
power__leakage__total,8.878851645022223E-7
power__total,0.0003631652216427028
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25587782616993365
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2555219164137486
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12099441235838133
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.272327390568366
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120994
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2587543308413637
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2586702869560226
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6327465952511985
timing__setup__ws__corner:nom_slow_1p08V_125C,10.357066608609403
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632747
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.475383
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2569852181571652
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25674674224473115
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30828718228608026
timing__setup__ws__corner:nom_typ_1p20V_25C,11.01639877169362
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.308287
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25587782616993365
clock__skew__worst_setup,0.2555219164137486
timing__hold__ws,0.12099441235838133
timing__setup__ws,10.357066608609403
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120994
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.475383
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1374
design__instance__area__stdcell,17343.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.599273
design__instance__utilization__stdcell,0.599273
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,58
design__instance__area__class:inverter,406.426
design__instance__count__class:sequential_cell,54
design__instance__area__class:sequential_cell,2717.97
design__instance__count__class:multi_input_combinational_cell,1023
design__instance__area__class:multi_input_combinational_cell,9935.65
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,215
design__instance__area__class:timing_repair_buffer,3966.28
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,41078.1
design__violations,0
design__instance__count__class:clock_buffer,14
design__instance__area__class:clock_buffer,248.573
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,63
global_route__vias,10945
global_route__wirelength,68600
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1386
route__net__special,2
route__drc_errors__iter:0,829
route__wirelength__iter:0,47965
route__drc_errors__iter:1,425
route__wirelength__iter:1,47389
route__drc_errors__iter:2,382
route__wirelength__iter:2,47225
route__drc_errors__iter:3,8
route__wirelength__iter:3,47101
route__drc_errors__iter:4,0
route__wirelength__iter:4,47095
route__drc_errors,0
route__wirelength,47095
route__vias,10347
route__vias__singlecut,10347
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,290.185
design__instance__count__class:fill_cell,1451
design__instance__area__class:fill_cell,11597.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,8
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,8
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,8
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,8
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19986
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19994
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000143831
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000159291
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000543049
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000159291
design_powergrid__voltage__worst,0.000159291
design_powergrid__voltage__worst__net:VPWR,1.19986
design_powergrid__drop__worst,0.000159291
design_powergrid__drop__worst__net:VPWR,0.000143831
design_powergrid__voltage__worst__net:VGND,0.000159291
design_powergrid__drop__worst__net:VGND,0.000159291
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000576999999999999998241857757097506009813514538109302520751953125
ir__drop__worst,0.00014400000000000000364812346997922531954827718436717987060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
