// Seed: 4020539338
module module_0;
  wire id_1;
  assign module_1.id_33 = 0;
  id_2(
      -1 - id_2
  ); timeprecision 1ps;
  assign id_2[1] = id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd84,
    parameter id_22 = 32'd21
) (
    input wor id_0,
    input tri1 void id_1,
    input tri id_2,
    output tri id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7
    , id_41,
    output tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wire id_11,
    input wor id_12,
    input tri1 id_13,
    output uwire id_14[id_22 : id_15],
    input wor _id_15,
    output supply1 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input uwire id_19,
    output tri0 id_20,
    input tri id_21,
    input tri _id_22,
    input supply0 id_23,
    input wor id_24,
    output tri0 id_25,
    output logic id_26,
    input supply1 id_27,
    input supply0 id_28,
    input wire id_29,
    output wire id_30,
    input uwire id_31,
    input supply0 id_32,
    output wand id_33,
    output wor id_34,
    input supply0 id_35,
    input wand id_36,
    output wor id_37,
    input tri1 id_38,
    input tri1 id_39
);
  final id_26 <= 1;
  module_0 modCall_1 ();
  wire id_42;
endmodule
