Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 20 20:48:47 2018
| Host         : DESKTOP-92OHQE2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file whole_wrapper_control_sets_placed.rpt
| Design       : whole_wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            2 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+---------------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+---------------------------+------------------+----------------+
|  cp_IBUF_BUFG                            |               |                           |                1 |              2 |
|  whole_i/two_three_0/inst/d0_reg_i_2_n_0 |               | whole_i/decoder_0/inst/d1 |                1 |              3 |
|  whole_i/two_three_1/inst/d0_reg_i_2_n_0 |               | whole_i/decoder_0/inst/d2 |                2 |              3 |
|  whole_i/Clock_0/inst/cp                 |               |                           |                1 |              4 |
|  cp_IBUF_BUFG                            |               | whole_i/Clock_0/inst/cp_1 |                8 |             31 |
+------------------------------------------+---------------+---------------------------+------------------+----------------+


