-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Wed Sep 23 19:31:39 2020  page 1  

Digital Incircuit      Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Sat Sep 19 20:39:17 2020

Number of test runs (in config.bdg): 10
Number of tests: 41

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

pwr_check,P2V5_VPP_2
                      N/A   2.38   2.63   2.50  1.19m   34.5   35.1    0     ...
pwr_check,P3V3        N/A   3.14   3.47   3.30   992u   55.2   55.4    0     ...
pwr_check,P12V        N/A   11.4   12.6   12.0  7.33m   25.6   27.3    0     ...
pwr_check,P1V05_COMBINED
                      N/A   945m   1.16   1.05  1.42m   24.2   24.7    0     ...
pwr_check,P3V3_PCH_2
                      N/A   3.14   3.47   3.30   937u   58.4   58.7    0     ...
pwr_check,VP3P3_SATA
                      N/A   3.14   3.47   3.30  1.01m   54.3   54.6    0     ...
pwr_check,P12V_STBY
                      N/A   11.4   12.6   12.0   877u    224    228    0     ...
pwr_check,P5V         N/A   4.75   5.28   4.97  1.18m   63.3   74.7    0     ...
pwr_check,A3P3V       N/A   3.14   3.47   3.32  1.11m   44.8   49.6    0     ...
pwr_check,A2_5V       N/A   2.38   2.63   2.50  1.23m   32.6   33.9    0     ...
pwr_check,A1_2V       N/A   1.14   1.29   1.20  1.16m   17.5   21.5    0     ...
pwr_check,P1V5_PCH_2
                      N/A   1.45   1.60   1.50  1.28m   14.1   19.6    0     ...
pwr_check,P1V2_VDDQ
                      N/A   1.14   1.28   1.20  1.32m   15.6   17.6    0     ...
pwr_check,P1V15_BMC
                      N/A   1.03   1.26   1.15  1.18m   32.2   32.6    0     ...
pwr_check,PVCCSCFUSESUS
                      N/A   1.61   1.89   1.69  1.33m   20.8   35.0    0     ...
pwr_check,PVCCKRHV    N/A   1.23   1.49   1.30  1.39m   17.7   31.2    0     ...
pwr_check,PVCCIN      N/A   1.64   1.89   1.80   763u   39.0   54.6    0     ...
pwr_check,P1V05_VCCSUS
                      N/A   945m   1.16   1.06  4.34m   7.62   8.06    0  C  ...
pwr_check,P0V6_VTT_2
                      N/A   540m   690m   598m  1.29m   15.1   19.4    0     ...
pwr_check,DDR4_VTT    N/A   480m   720m   601m  1.17m   33.8   34.2    0     ...
pwr_check,DDR4_VREF
                      N/A   480m   720m   602m  1.17m   33.5   34.2    0     ...

Designator                                                        Num  Num Com
                                                                 Pass Fail Ref

a_u139                                                             10    0 ...
a_u149                                                             10    0 ...
fc_u4                                                              10    0 ...
u38                                                                10    0 ...
u43                                                                10    0 ...
u49                                                                10    0 ...
u57                                                                10    0 ...
u64                                                                10    0 ...
u66                                                                10    0 ...
u69                                                                10    0 ...
u72                                                                10    0 ...
u74                                                                10    0 ...
u78                                                                10    0 ...
u83_c                                                              10    0 ...
u116                                                               10    0 ...
u125_c                                                             10    0 ...
u136_c                                                             10    0 ...
u137_c                                                             10    0 ...
u158                                                               10    0 ...
u46                                                                10    0 ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: dig_inc_qua.dat
