{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721246176613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721246176613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:56:16 2024 " "Processing started: Wed Jul 17 16:56:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721246176613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246176613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246176613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721246176736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721246176736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_9to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_9to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9to0 " "Found entity 1: counter_9to0" {  } { { "counter_9to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_9to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_counter_1s.v " "Can't analyze file -- file bcd_counter_1s.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721246181712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721246181713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl1 " "Found entity 1: pbl1" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_5to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_5to0 " "Found entity 1: counter_5to0" {  } { { "counter_5to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_5to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_3to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3to0 " "Found entity 1: counter_3to0" {  } { { "counter_3to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_3to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1to0 " "Found entity 1: counter_1to0" {  } { { "counter_1to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_1to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1bit " "Found entity 1: mux_4x1bit" {  } { { "mux_4x1bit.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/mux_4x1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721246181717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decoder_7seg.v(6) " "Verilog HDL Implicit Net warning at decoder_7seg.v(6): created implicit net for \"a\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decoder_7seg.v(7) " "Verilog HDL Implicit Net warning at decoder_7seg.v(7): created implicit net for \"b\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decoder_7seg.v(8) " "Verilog HDL Implicit Net warning at decoder_7seg.v(8): created implicit net for \"c\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decoder_7seg.v(9) " "Verilog HDL Implicit Net warning at decoder_7seg.v(9): created implicit net for \"d\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_7seg pbl2.v(14) " "Verilog HDL Implicit Net warning at pbl2.v(14): created implicit net for \"clock_7seg\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd_in pbl2.v(48) " "Verilog HDL Implicit Net warning at pbl2.v(48): created implicit net for \"bcd_in\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd10_in pbl2.v(49) " "Verilog HDL Implicit Net warning at pbl2.v(49): created implicit net for \"bcd10_in\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(50) " "Verilog HDL Instantiation warning at pbl2.v(50): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721246181718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(51) " "Verilog HDL Instantiation warning at pbl2.v(51): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721246181718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(57) " "Verilog HDL Instantiation warning at pbl2.v(57): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721246181718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(58) " "Verilog HDL Instantiation warning at pbl2.v(58): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721246181718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl1 " "Elaborating entity \"pbl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721246181754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pbl2 pbl2:part2 " "Elaborating entity \"pbl2\" for hierarchy \"pbl2:part2\"" {  } { { "pbl1.v" "part2" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd_in pbl2.v(48) " "Verilog HDL or VHDL warning at pbl2.v(48): object \"bcd_in\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721246181756 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd10_in pbl2.v(49) " "Verilog HDL or VHDL warning at pbl2.v(49): object \"bcd10_in\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721246181756 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pbl2.v(48) " "Verilog HDL assignment warning at pbl2.v(48): truncated value with size 4 to match size of target (1)" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721246181756 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pbl2.v(49) " "Verilog HDL assignment warning at pbl2.v(49): truncated value with size 4 to match size of target (1)" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721246181756 "|pbl1|pbl2:part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_50mhz_to_1hz pbl2:part2\|from_50mhz_to_1hz:d0 " "Elaborating entity \"from_50mhz_to_1hz\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\"" {  } { { "pbl2.v" "d0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0 " "Elaborating entity \"clock_divisor\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\"" {  } { { "from_50mhz_to_1hz.v" "d0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/from_50mhz_to_1hz.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter pbl2:part2\|bcd_counter:comb_44 " "Elaborating entity \"bcd_counter\" for hierarchy \"pbl2:part2\|bcd_counter:comb_44\"" {  } { { "pbl2.v" "comb_44" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter.v(29) " "Verilog HDL assignment warning at bcd_counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721246181764 "|pbl1|pbl2:part2|bcd_counter:comb_44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_digit_alt pbl2:part2\|seven_seg_digit_alt:alt1 " "Elaborating entity \"seven_seg_digit_alt\" for hierarchy \"pbl2:part2\|seven_seg_digit_alt:alt1\"" {  } { { "pbl2.v" "alt1" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg pbl2:part2\|decoder_7seg:comb_46 " "Elaborating entity \"decoder_7seg\" for hierarchy \"pbl2:part2\|decoder_7seg:comb_46\"" {  } { { "pbl2.v" "comb_46" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_column_alternator pbl2:part2\|led_column_alternator:alt0 " "Elaborating entity \"led_column_alternator\" for hierarchy \"pbl2:part2\|led_column_alternator:alt0\"" {  } { { "pbl2.v" "alt0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721246181765 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721246181974 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lines\[3\] VCC " "Pin \"lines\[3\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721246181992 "|pbl1|lines[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_of\[0\] VCC " "Pin \"seven_seg_digit_of\[0\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721246181992 "|pbl1|seven_seg_digit_of[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_of\[1\] VCC " "Pin \"seven_seg_digit_of\[1\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721246181992 "|pbl1|seven_seg_digit_of[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721246181992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721246182004 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721246182004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721246182004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721246182004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721246182028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:56:22 2024 " "Processing ended: Wed Jul 17 16:56:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721246182028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721246182028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721246182028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721246182028 ""}
