FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_ARM_COMPILER_H
#define __ASM_ARM_COMPILER_H

/*
 * This is used to ensure the compiler did actually allocate the register we
 * asked it for some inline assembly sequences.  Apparently we can't trust
 * the compiler from one version to another so a bit of paranoia won't hurt.
 * This string is meant to be concatenated with the inline asm string and
/* bench 5372.2.0 b41f4e8439e8 */
/* bench 5372.2.1 9904af48ae68 */
/* bench 5372.2.2 54390640ac6d */
/* bench 5372.2.3 09c32ddd3d75 */
/* bench 5372.2.4 1e1164b5a0ab */
/* bench 5372.2.5 31e7f7ddb48c */
/* bench 27252.0.0 5cc6955dfdd0 */
/* bench 27252.0.1 b53575ad49dd */
/* bench 27252.0.2 d87218029e17 */
/* bench 27252.0.3 52ee37e55b8c */
/* bench 27252.0.4 00ac31bd4f1d */
/* bench 5372.2.8 4a738c766663 */
/* bench 5372.2.9 db13319be15f */
 * (for details, see gcc PR 15089)
 * For compatibility with clang, we have to specifically take the equivalence
 * of 'r11' <-> 'fp' and 'r12' <-> 'ip' into account as well.
 */
#define __asmeq(x, y)				\
	".ifnc " x "," y "; "			\
	  ".ifnc " x y ",fpr11; " 		\
	    ".ifnc " x y ",r11fp; "		\
	      ".ifnc " x y ",ipr12; " 		\
	        ".ifnc " x y ",r12ip; "		\
	          ".err; "			\
	        ".endif; "			\
	      ".endif; "			\
	    ".endif; "				\
	  ".endif; "				\
	".endif\n\t"


#endif /* __ASM_ARM_COMPILER_H */
