{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608491982652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608491982665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 20 21:19:42 2020 " "Processing started: Sun Dec 20 21:19:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608491982665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608491982665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SoCKit_DCC -c SoCKit_DCC " "Command: quartus_sta SoCKit_DCC -c SoCKit_DCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608491982666 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608491982974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608491984846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608491984846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491984898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491984899 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491987392 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1608491987392 ""}
{ "Info" "ISTA_SDC_FOUND" "SoCKit_DCC.sdc " "Reading SDC File: 'SoCKit_DCC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608491987418 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491987421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491987421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 180.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 180.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491987421 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491987421 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491987421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608491987421 ""}
{ "Info" "ISTA_SDC_FOUND" "V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc " "Reading SDC File: 'V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608491987437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_3MHZ_low_0002.sdc 3 clk port " "Ignored filter at FIR_3MHZ_low_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608491987440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIR_3MHZ_low_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at FIR_3MHZ_low_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"100 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"100 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608491987442 ""}  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608491987442 ""}
{ "Warning" "WSTA_SCC_LOOP" "153 " "Found combinational loop of 153 nodes" { { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~5\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~5\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datad " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|combout " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datac " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|dataf " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|dataf " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|dataa " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491987470 ""}  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 155 -1 0 } } { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 157 -1 0 } } { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 131 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1608491987470 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "153 " "Design contains combinational loop of 153 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1608491987474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] ADA_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491987478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491987478 "|SoCKit_DCC|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADB_DCO " "Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] ADB_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] is being clocked by ADB_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491987478 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491987478 "|SoCKit_DCC|ADB_DCO"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491987482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491987482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491987482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491987482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491987482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608491987482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491987487 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608491987588 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608491987777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.686 " "Worst-case setup slack is 3.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.686               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.686               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.442               0.000 altera_reserved_tck  " "    5.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491987952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.418 " "Worst-case hold slack is 0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.418               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 altera_reserved_tck  " "    0.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491987973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.181 " "Worst-case recovery slack is 29.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.181               0.000 altera_reserved_tck  " "   29.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491987982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.183 " "Worst-case removal slack is 1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 altera_reserved_tck  " "    1.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491987993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.353               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.353               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.812               0.000 OSC_50_B3B  " "    9.812               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.347               0.000 altera_reserved_tck  " "   15.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491987997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491987997 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1608491988013 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.571 ns " "Worst Case Available Settling Time: 7.571 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491988098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491988098 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608491988104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608491988204 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1608491988204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608491994473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] ADA_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491994765 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491994765 "|SoCKit_DCC|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADB_DCO " "Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] ADB_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] is being clocked by ADB_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491994765 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491994765 "|SoCKit_DCC|ADB_DCO"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491994769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491994769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491994769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491994769 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491994769 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608491994769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491994770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.702 " "Worst-case setup slack is 3.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.702               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.702               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.685               0.000 altera_reserved_tck  " "    5.685               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491994806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.409               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491994821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.328 " "Worst-case recovery slack is 29.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.328               0.000 altera_reserved_tck  " "   29.328               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491994826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491994835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.330               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.807               0.000 OSC_50_B3B  " "    9.807               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.199               0.000 altera_reserved_tck  " "   15.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491994845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491994845 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1608491994846 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.730 ns " "Worst Case Available Settling Time: 7.730 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491994883 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491994883 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608491994889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608491995216 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1608491995216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608491998972 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] ADA_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491999160 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491999160 "|SoCKit_DCC|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADB_DCO " "Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] ADB_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] is being clocked by ADB_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491999160 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491999160 "|SoCKit_DCC|ADB_DCO"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608491999168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491999169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.288 " "Worst-case setup slack is 7.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.288               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.288               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.939               0.000 altera_reserved_tck  " "   11.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 altera_reserved_tck  " "    0.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.088 " "Worst-case recovery slack is 31.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.088               0.000 altera_reserved_tck  " "   31.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.876               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.876               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.907               0.000 OSC_50_B3B  " "    9.907               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.857               0.000 altera_reserved_tck  " "   14.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999259 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1608491999259 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.771 ns " "Worst Case Available Settling Time: 8.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491999299 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608491999351 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] ADA_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[13\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491999673 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491999673 "|SoCKit_DCC|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADB_DCO " "Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] ADB_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[10\] is being clocked by ADB_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491999673 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608491999673 "|SoCKit_DCC|ADB_DCO"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999677 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491999677 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608491999677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491999678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.396 " "Worst-case setup slack is 7.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.396               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.396               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.660               0.000 altera_reserved_tck  " "   12.660               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.162               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 altera_reserved_tck  " "    0.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.343 " "Worst-case recovery slack is 31.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.343               0.000 altera_reserved_tck  " "   31.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 altera_reserved_tck  " "    0.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.880               0.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.912               0.000 OSC_50_B3B  " "    9.912               0.000 OSC_50_B3B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.819               0.000 altera_reserved_tck  " "   14.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608491999790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608491999790 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1608491999790 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 45 synchronizer chains. " "Report Metastability: Found 45 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 45 " "Number of Synchronizer Chains Found: 45" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.930 ns " "Worst Case Available Settling Time: 8.930 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608491999820 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608491999820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608492001726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608492001736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 172 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608492001834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 21:20:01 2020 " "Processing ended: Sun Dec 20 21:20:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608492001834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608492001834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608492001834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608492001834 ""}
