#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022327216bd0 .scope module, "atrasa_clk_3x1" "atrasa_clk_3x1" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_out";
L_0000022327266a00 .functor BUFZ 1, v0000022327216ea0_0, C4<0>, C4<0>, C4<0>;
o0000022327266fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022327266960_0 .net "clk", 0 0, o0000022327266fd8;  0 drivers
v0000022327216d60_0 .net "clk_out", 0 0, L_0000022327266a00;  1 drivers
v0000022327216e00_0 .var "counter", 1 0;
v0000022327216ea0_0 .var "out", 0 0;
E_00000223272182e0 .event posedge, v0000022327266960_0;
    .scope S_0000022327216bd0;
T_0 ;
    %wait E_00000223272182e0;
    %load/vec4 v0000022327216e00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022327216ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022327216ea0_0, 0;
T_0.1 ;
    %load/vec4 v0000022327216e00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022327216e00_0, 0;
T_0.2 ;
    %load/vec4 v0000022327216e00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000022327216e00_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\atrasa_clk_3x1.v";
