{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 01:19:33 2024 " "Info: Processing started: Sun Jun 16 01:19:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "yima2to4:yima_mode\|Decoder0~19 " "Info: Detected gated clock \"yima2to4:yima_mode\|Decoder0~19\" as buffer" {  } { { "yima2to4.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "yima2to4:yima_mode\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~38 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~39 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~47 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~47\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~45 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~45\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~46 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~46\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~36 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~39 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~39\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~44 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~44\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~37 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~37\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~38 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~38\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~43 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~43\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "m " "Info: No valid register-to-register data paths exist for clock \"m\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a1 register passwd_register:set_password4\|register:r6\|q\[3\] register error_counter:error_cnt\|error_count\[0\] 93.23 MHz 10.726 ns Internal " "Info: Clock \"a1\" has Internal fmax of 93.23 MHz between source register \"passwd_register:set_password4\|register:r6\|q\[3\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 10.726 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.960 ns + Longest register register " "Info: + Longest register to register delay is 3.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password4\|register:r6\|q\[3\] 1 REG LC_X19_Y25_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y25_N7; Fanout = 2; REG Node = 'passwd_register:set_password4\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.075 ns) 0.911 ns res~1148 2 COMB LC_X21_Y25_N8 1 " "Info: 2: + IC(0.836 ns) + CELL(0.075 ns) = 0.911 ns; Loc. = LC_X21_Y25_N8; Fanout = 1; COMB Node = 'res~1148'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.911 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.366 ns) 1.611 ns res~1152 3 COMB LC_X21_Y25_N1 1 " "Info: 3: + IC(0.334 ns) + CELL(0.366 ns) = 1.611 ns; Loc. = LC_X21_Y25_N1; Fanout = 1; COMB Node = 'res~1152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res~1148 res~1152 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.366 ns) 2.782 ns res~1158 4 COMB LC_X18_Y25_N5 1 " "Info: 4: + IC(0.805 ns) + CELL(0.366 ns) = 2.782 ns; Loc. = LC_X18_Y25_N5; Fanout = 1; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.171 ns" { res~1152 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.183 ns) 3.308 ns res~1159 5 COMB LC_X18_Y25_N7 3 " "Info: 5: + IC(0.343 ns) + CELL(0.183 ns) = 3.308 ns; Loc. = LC_X18_Y25_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.526 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.319 ns) 3.960 ns error_counter:error_cnt\|error_count\[0\] 6 REG LC_X18_Y25_N1 3 " "Info: 6: + IC(0.333 ns) + CELL(0.319 ns) = 3.960 ns; Loc. = LC_X18_Y25_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.652 ns" { res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 33.06 % ) " "Info: Total cell delay = 1.309 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.651 ns ( 66.94 % ) " "Info: Total interconnect delay = 2.651 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.960 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.960 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 error_counter:error_cnt|error_count[0] } { 0.000ns 0.836ns 0.334ns 0.805ns 0.343ns 0.333ns } { 0.000ns 0.075ns 0.366ns 0.366ns 0.183ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.600 ns - Smallest " "Info: - Smallest clock skew is -6.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 destination 4.315 ns + Shortest register " "Info: + Shortest clock path from clock \"a1\" to destination register is 4.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 10; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.183 ns) 3.429 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X18_Y25_N2 2 " "Info: 2: + IC(2.012 ns) + CELL(0.183 ns) = 3.429 ns; Loc. = LC_X18_Y25_N2; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.195 ns" { a1 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.542 ns) 4.315 ns error_counter:error_cnt\|error_count\[0\] 3 REG LC_X18_Y25_N1 3 " "Info: 3: + IC(0.344 ns) + CELL(0.542 ns) = 4.315 ns; Loc. = LC_X18_Y25_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.886 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 45.40 % ) " "Info: Total cell delay = 1.959 ns ( 45.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.356 ns ( 54.60 % ) " "Info: Total interconnect delay = 2.356 ns ( 54.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.315 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.315 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.012ns 0.344ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 source 10.915 ns - Longest register " "Info: - Longest clock path from clock \"a1\" to source register is 10.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 10; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.183 ns) 3.609 ns passwd_register:set_password1\|comb~43 2 COMB LC_X27_Y4_N0 8 " "Info: 2: + IC(2.192 ns) + CELL(0.183 ns) = 3.609 ns; Loc. = LC_X27_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:set_password1\|comb~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.375 ns" { a1 passwd_register:set_password1|comb~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(0.280 ns) 6.080 ns passwd_register:set_password4\|comb~39 3 COMB LC_X28_Y29_N6 8 " "Info: 3: + IC(2.191 ns) + CELL(0.280 ns) = 6.080 ns; Loc. = LC_X28_Y29_N6; Fanout = 8; COMB Node = 'passwd_register:set_password4\|comb~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.471 ns" { passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.293 ns) + CELL(0.542 ns) 10.915 ns passwd_register:set_password4\|register:r6\|q\[3\] 4 REG LC_X19_Y25_N7 2 " "Info: 4: + IC(4.293 ns) + CELL(0.542 ns) = 10.915 ns; Loc. = LC_X19_Y25_N7; Fanout = 2; REG Node = 'passwd_register:set_password4\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.835 ns" { passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 20.51 % ) " "Info: Total cell delay = 2.239 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.676 ns ( 79.49 % ) " "Info: Total interconnect delay = 8.676 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.915 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.915 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } { 0.000ns 0.000ns 2.192ns 2.191ns 4.293ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.315 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.315 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.012ns 0.344ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.915 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.915 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } { 0.000ns 0.000ns 2.192ns 2.191ns 4.293ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.960 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.960 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 error_counter:error_cnt|error_count[0] } { 0.000ns 0.836ns 0.334ns 0.805ns 0.343ns 0.333ns } { 0.000ns 0.075ns 0.366ns 0.366ns 0.183ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.315 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.315 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 2.012ns 0.344ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.915 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.915 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } { 0.000ns 0.000ns 2.192ns 2.191ns 4.293ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register passwd_register:cin_password\|register:r2\|q\[3\] register error_counter:error_cnt\|error_count\[0\] 106.16 MHz 9.42 ns Internal " "Info: Clock \"a0\" has Internal fmax of 106.16 MHz between source register \"passwd_register:cin_password\|register:r2\|q\[3\]\" and destination register \"error_counter:error_cnt\|error_count\[0\]\" (period= 9.42 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.702 ns + Longest register register " "Info: + Longest register to register delay is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r2\|q\[3\] 1 REG LC_X18_Y26_N6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y26_N6; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r2|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.366 ns) 1.689 ns res~1127 2 COMB LC_X19_Y24_N3 1 " "Info: 2: + IC(1.323 ns) + CELL(0.366 ns) = 1.689 ns; Loc. = LC_X19_Y24_N3; Fanout = 1; COMB Node = 'res~1127'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.689 ns" { passwd_register:cin_password|register:r2|q[3] res~1127 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.183 ns) 2.205 ns res~1131 3 COMB LC_X19_Y24_N5 1 " "Info: 3: + IC(0.333 ns) + CELL(0.183 ns) = 2.205 ns; Loc. = LC_X19_Y24_N5; Fanout = 1; COMB Node = 'res~1131'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.516 ns" { res~1127 res~1131 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.183 ns) 3.342 ns res~1142 4 COMB LC_X18_Y25_N4 1 " "Info: 4: + IC(0.954 ns) + CELL(0.183 ns) = 3.342 ns; Loc. = LC_X18_Y25_N4; Fanout = 1; COMB Node = 'res~1142'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.137 ns" { res~1131 res~1142 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.366 ns) 4.050 ns res~1159 5 COMB LC_X18_Y25_N7 3 " "Info: 5: + IC(0.342 ns) + CELL(0.366 ns) = 4.050 ns; Loc. = LC_X18_Y25_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.708 ns" { res~1142 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.319 ns) 4.702 ns error_counter:error_cnt\|error_count\[0\] 6 REG LC_X18_Y25_N1 3 " "Info: 6: + IC(0.333 ns) + CELL(0.319 ns) = 4.702 ns; Loc. = LC_X18_Y25_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.652 ns" { res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 30.14 % ) " "Info: Total cell delay = 1.417 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 69.86 % ) " "Info: Total interconnect delay = 3.285 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.702 ns" { passwd_register:cin_password|register:r2|q[3] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.702 ns" { passwd_register:cin_password|register:r2|q[3] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[0] } { 0.000ns 1.323ns 0.333ns 0.954ns 0.342ns 0.333ns } { 0.000ns 0.366ns 0.183ns 0.183ns 0.366ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.552 ns - Smallest " "Info: - Smallest clock skew is -4.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 4.066 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 4.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_J21 17 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_J21; Fanout = 17; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.075 ns) 3.180 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X18_Y25_N2 2 " "Info: 2: + IC(1.871 ns) + CELL(0.075 ns) = 3.180 ns; Loc. = LC_X18_Y25_N2; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.946 ns" { a0 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.542 ns) 4.066 ns error_counter:error_cnt\|error_count\[0\] 3 REG LC_X18_Y25_N1 3 " "Info: 3: + IC(0.344 ns) + CELL(0.542 ns) = 4.066 ns; Loc. = LC_X18_Y25_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.886 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 45.52 % ) " "Info: Total cell delay = 1.851 ns ( 45.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 54.48 % ) " "Info: Total interconnect delay = 2.215 ns ( 54.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.066 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.066 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.871ns 0.344ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.618 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 8.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_J21 17 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_J21; Fanout = 17; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(0.366 ns) 4.068 ns passwd_register:cin_password\|comb~36 2 COMB LC_X27_Y4_N8 8 " "Info: 2: + IC(2.468 ns) + CELL(0.366 ns) = 4.068 ns; Loc. = LC_X27_Y4_N8; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.834 ns" { a0 passwd_register:cin_password|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.008 ns) + CELL(0.542 ns) 8.618 ns passwd_register:cin_password\|register:r2\|q\[3\] 3 REG LC_X18_Y26_N6 5 " "Info: 3: + IC(4.008 ns) + CELL(0.542 ns) = 8.618 ns; Loc. = LC_X18_Y26_N6; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.550 ns" { passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 24.85 % ) " "Info: Total cell delay = 2.142 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.476 ns ( 75.15 % ) " "Info: Total interconnect delay = 6.476 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.618 ns" { a0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.618 ns" { a0 a0~out0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } { 0.000ns 0.000ns 2.468ns 4.008ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.066 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.066 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.871ns 0.344ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.618 ns" { a0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.618 ns" { a0 a0~out0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } { 0.000ns 0.000ns 2.468ns 4.008ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.702 ns" { passwd_register:cin_password|register:r2|q[3] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.702 ns" { passwd_register:cin_password|register:r2|q[3] res~1127 res~1131 res~1142 res~1159 error_counter:error_cnt|error_count[0] } { 0.000ns 1.323ns 0.333ns 0.954ns 0.342ns 0.333ns } { 0.000ns 0.366ns 0.183ns 0.183ns 0.366ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.066 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.066 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[0] } { 0.000ns 0.000ns 1.871ns 0.344ns } { 0.000ns 1.234ns 0.075ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.618 ns" { a0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.618 ns" { a0 a0~out0 passwd_register:cin_password|comb~36 passwd_register:cin_password|register:r2|q[3] } { 0.000ns 0.000ns 2.468ns 4.008ns } { 0.000ns 1.234ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register timer:tm\|count\[15\] register timer:tm\|tick 294.29 MHz 3.398 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 294.29 MHz between source register \"timer:tm\|count\[15\]\" and destination register \"timer:tm\|tick\" (period= 3.398 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.365 ns + Longest register register " "Info: + Longest register to register delay is 3.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:tm\|count\[15\] 1 REG LC_X8_Y20_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y20_N8; Fanout = 4; REG Node = 'timer:tm\|count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { timer:tm|count[15] } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.183 ns) 0.971 ns timer:tm\|Equal0~259 2 COMB LC_X9_Y20_N5 1 " "Info: 2: + IC(0.788 ns) + CELL(0.183 ns) = 0.971 ns; Loc. = LC_X9_Y20_N5; Fanout = 1; COMB Node = 'timer:tm\|Equal0~259'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.971 ns" { timer:tm|count[15] timer:tm|Equal0~259 } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.183 ns) 2.123 ns timer:tm\|Equal0~260 3 COMB LC_X8_Y21_N0 1 " "Info: 3: + IC(0.969 ns) + CELL(0.183 ns) = 2.123 ns; Loc. = LC_X8_Y21_N0; Fanout = 1; COMB Node = 'timer:tm\|Equal0~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.152 ns" { timer:tm|Equal0~259 timer:tm|Equal0~260 } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.223 ns) 3.365 ns timer:tm\|tick 4 REG LC_X8_Y19_N7 8 " "Info: 4: + IC(1.019 ns) + CELL(0.223 ns) = 3.365 ns; Loc. = LC_X8_Y19_N7; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.242 ns" { timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.589 ns ( 17.50 % ) " "Info: Total cell delay = 0.589 ns ( 17.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.776 ns ( 82.50 % ) " "Info: Total interconnect delay = 2.776 ns ( 82.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.365 ns" { timer:tm|count[15] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.365 ns" { timer:tm|count[15] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.788ns 0.969ns 1.019ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.133 ns - Smallest " "Info: - Smallest clock skew is 0.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 3.002 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 3.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.542 ns) 3.002 ns timer:tm\|tick 2 REG LC_X8_Y19_N7 8 " "Info: 2: + IC(1.735 ns) + CELL(0.542 ns) = 3.002 ns; Loc. = LC_X8_Y19_N7; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.277 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 42.21 % ) " "Info: Total cell delay = 1.267 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.735 ns ( 57.79 % ) " "Info: Total interconnect delay = 1.735 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.002 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.002 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.735ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 2.869 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 2.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.542 ns) 2.869 ns timer:tm\|count\[15\] 2 REG LC_X8_Y20_N8 4 " "Info: 2: + IC(1.602 ns) + CELL(0.542 ns) = 2.869 ns; Loc. = LC_X8_Y20_N8; Fanout = 4; REG Node = 'timer:tm\|count\[15\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.144 ns" { true_clk timer:tm|count[15] } "NODE_NAME" } } { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.16 % ) " "Info: Total cell delay = 1.267 ns ( 44.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.602 ns ( 55.84 % ) " "Info: Total interconnect delay = 1.602 ns ( 55.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.869 ns" { true_clk timer:tm|count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.869 ns" { true_clk true_clk~out0 timer:tm|count[15] } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.002 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.002 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.735ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.869 ns" { true_clk timer:tm|count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.869 ns" { true_clk true_clk~out0 timer:tm|count[15] } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "timer.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.365 ns" { timer:tm|count[15] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.365 ns" { timer:tm|count[15] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.788ns 0.969ns 1.019ns } { 0.000ns 0.183ns 0.183ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.002 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.002 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.735ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.869 ns" { true_clk timer:tm|count[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.869 ns" { true_clk true_clk~out0 timer:tm|count[15] } { 0.000ns 0.000ns 1.602ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out4_reg\[0\] inB\[2\] clk 6.629 ns register " "Info: tsu for register \"out4_reg\[0\]\" (data pin = \"inB\[2\]\", clock pin = \"clk\") is 6.629 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.605 ns + Longest pin register " "Info: + Longest pin to register delay is 9.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns inB\[2\] 1 PIN PIN_G9 10 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_G9; Fanout = 10; PIN Node = 'inB\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.692 ns) + CELL(0.366 ns) 6.145 ns checked_inB\[0\]~36 2 COMB LC_X18_Y28_N5 16 " "Info: 2: + IC(4.692 ns) + CELL(0.366 ns) = 6.145 ns; Loc. = LC_X18_Y28_N5; Fanout = 16; COMB Node = 'checked_inB\[0\]~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.058 ns" { inB[2] checked_inB[0]~36 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.075 ns) 7.657 ns out2_reg~95 3 COMB LC_X23_Y22_N7 2 " "Info: 3: + IC(1.437 ns) + CELL(0.075 ns) = 7.657 ns; Loc. = LC_X23_Y22_N7; Fanout = 2; COMB Node = 'out2_reg~95'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.512 ns" { checked_inB[0]~36 out2_reg~95 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.085 ns) 9.605 ns out4_reg\[0\] 4 REG LC_X25_Y4_N6 1 " "Info: 4: + IC(1.863 ns) + CELL(0.085 ns) = 9.605 ns; Loc. = LC_X25_Y4_N6; Fanout = 1; REG Node = 'out4_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.948 ns" { out2_reg~95 out4_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 16.79 % ) " "Info: Total cell delay = 1.613 ns ( 16.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.992 ns ( 83.21 % ) " "Info: Total interconnect delay = 7.992 ns ( 83.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.605 ns" { inB[2] checked_inB[0]~36 out2_reg~95 out4_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.605 ns" { inB[2] inB[2]~out0 checked_inB[0]~36 out2_reg~95 out4_reg[0] } { 0.000ns 0.000ns 4.692ns 1.437ns 1.863ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 166 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.986 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.542 ns) 2.986 ns out4_reg\[0\] 2 REG LC_X25_Y4_N6 1 " "Info: 2: + IC(1.616 ns) + CELL(0.542 ns) = 2.986 ns; Loc. = LC_X25_Y4_N6; Fanout = 1; REG Node = 'out4_reg\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.158 ns" { clk out4_reg[0] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.88 % ) " "Info: Total cell delay = 1.370 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.616 ns ( 54.12 % ) " "Info: Total interconnect delay = 1.616 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.986 ns" { clk out4_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.986 ns" { clk clk~out0 out4_reg[0] } { 0.000ns 0.000ns 1.616ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.605 ns" { inB[2] checked_inB[0]~36 out2_reg~95 out4_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.605 ns" { inB[2] inB[2]~out0 checked_inB[0]~36 out2_reg~95 out4_reg[0] } { 0.000ns 0.000ns 4.692ns 1.437ns 1.863ns } { 0.000ns 1.087ns 0.366ns 0.075ns 0.085ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.986 ns" { clk out4_reg[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.986 ns" { clk clk~out0 out4_reg[0] } { 0.000ns 0.000ns 1.616ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a1 res passwd_register:set_password4\|register:r6\|q\[3\] 18.836 ns register " "Info: tco from clock \"a1\" to destination pin \"res\" through register \"passwd_register:set_password4\|register:r6\|q\[3\]\" is 18.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 source 10.915 ns + Longest register " "Info: + Longest clock path from clock \"a1\" to source register is 10.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 10; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.183 ns) 3.609 ns passwd_register:set_password1\|comb~43 2 COMB LC_X27_Y4_N0 8 " "Info: 2: + IC(2.192 ns) + CELL(0.183 ns) = 3.609 ns; Loc. = LC_X27_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:set_password1\|comb~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.375 ns" { a1 passwd_register:set_password1|comb~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(0.280 ns) 6.080 ns passwd_register:set_password4\|comb~39 3 COMB LC_X28_Y29_N6 8 " "Info: 3: + IC(2.191 ns) + CELL(0.280 ns) = 6.080 ns; Loc. = LC_X28_Y29_N6; Fanout = 8; COMB Node = 'passwd_register:set_password4\|comb~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.471 ns" { passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.293 ns) + CELL(0.542 ns) 10.915 ns passwd_register:set_password4\|register:r6\|q\[3\] 4 REG LC_X19_Y25_N7 2 " "Info: 4: + IC(4.293 ns) + CELL(0.542 ns) = 10.915 ns; Loc. = LC_X19_Y25_N7; Fanout = 2; REG Node = 'passwd_register:set_password4\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.835 ns" { passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 20.51 % ) " "Info: Total cell delay = 2.239 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.676 ns ( 79.49 % ) " "Info: Total interconnect delay = 8.676 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.915 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.915 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } { 0.000ns 0.000ns 2.192ns 2.191ns 4.293ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.765 ns + Longest register pin " "Info: + Longest register to pin delay is 7.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:set_password4\|register:r6\|q\[3\] 1 REG LC_X19_Y25_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y25_N7; Fanout = 2; REG Node = 'passwd_register:set_password4\|register:r6\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.075 ns) 0.911 ns res~1148 2 COMB LC_X21_Y25_N8 1 " "Info: 2: + IC(0.836 ns) + CELL(0.075 ns) = 0.911 ns; Loc. = LC_X21_Y25_N8; Fanout = 1; COMB Node = 'res~1148'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.911 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.366 ns) 1.611 ns res~1152 3 COMB LC_X21_Y25_N1 1 " "Info: 3: + IC(0.334 ns) + CELL(0.366 ns) = 1.611 ns; Loc. = LC_X21_Y25_N1; Fanout = 1; COMB Node = 'res~1152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { res~1148 res~1152 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.366 ns) 2.782 ns res~1158 4 COMB LC_X18_Y25_N5 1 " "Info: 4: + IC(0.805 ns) + CELL(0.366 ns) = 2.782 ns; Loc. = LC_X18_Y25_N5; Fanout = 1; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.171 ns" { res~1152 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.183 ns) 3.308 ns res~1159 5 COMB LC_X18_Y25_N7 3 " "Info: 5: + IC(0.343 ns) + CELL(0.183 ns) = 3.308 ns; Loc. = LC_X18_Y25_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.526 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(2.404 ns) 7.765 ns res 6 PIN PIN_E18 0 " "Info: 6: + IC(2.053 ns) + CELL(2.404 ns) = 7.765 ns; Loc. = PIN_E18; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.457 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.394 ns ( 43.71 % ) " "Info: Total cell delay = 3.394 ns ( 43.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 56.29 % ) " "Info: Total interconnect delay = 4.371 ns ( 56.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.765 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.765 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 res } { 0.000ns 0.836ns 0.334ns 0.805ns 0.343ns 2.053ns } { 0.000ns 0.075ns 0.366ns 0.366ns 0.183ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.915 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.915 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password4|comb~39 passwd_register:set_password4|register:r6|q[3] } { 0.000ns 0.000ns 2.192ns 2.191ns 4.293ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.765 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.765 ns" { passwd_register:set_password4|register:r6|q[3] res~1148 res~1152 res~1158 res~1159 res } { 0.000ns 0.836ns 0.334ns 0.805ns 0.343ns 2.053ns } { 0.000ns 0.075ns 0.366ns 0.366ns 0.183ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "m res 14.209 ns Longest " "Info: Longest tpd from source pin \"m\" to destination pin \"res\" is 14.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_K21 30 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 30; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.973 ns) + CELL(0.075 ns) 6.282 ns res~1107 2 COMB LC_X17_Y27_N8 4 " "Info: 2: + IC(4.973 ns) + CELL(0.075 ns) = 6.282 ns; Loc. = LC_X17_Y27_N8; Fanout = 4; COMB Node = 'res~1107'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.048 ns" { m res~1107 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.366 ns) 7.854 ns res~1108 3 COMB LC_X19_Y26_N4 1 " "Info: 3: + IC(1.206 ns) + CELL(0.366 ns) = 7.854 ns; Loc. = LC_X19_Y26_N4; Fanout = 1; COMB Node = 'res~1108'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.572 ns" { res~1107 res~1108 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.366 ns) 9.171 ns res~1110 4 COMB LC_X18_Y25_N9 1 " "Info: 4: + IC(0.951 ns) + CELL(0.366 ns) = 9.171 ns; Loc. = LC_X18_Y25_N9; Fanout = 1; COMB Node = 'res~1110'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.317 ns" { res~1108 res~1110 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.280 ns) 9.752 ns res~1159 5 COMB LC_X18_Y25_N7 3 " "Info: 5: + IC(0.301 ns) + CELL(0.280 ns) = 9.752 ns; Loc. = LC_X18_Y25_N7; Fanout = 3; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.581 ns" { res~1110 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(2.404 ns) 14.209 ns res 6 PIN PIN_E18 0 " "Info: 6: + IC(2.053 ns) + CELL(2.404 ns) = 14.209 ns; Loc. = PIN_E18; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.457 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.725 ns ( 33.25 % ) " "Info: Total cell delay = 4.725 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.484 ns ( 66.75 % ) " "Info: Total interconnect delay = 9.484 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "14.209 ns" { m res~1107 res~1108 res~1110 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "14.209 ns" { m m~out0 res~1107 res~1108 res~1110 res~1159 res } { 0.000ns 0.000ns 4.973ns 1.206ns 0.951ns 0.301ns 2.053ns } { 0.000ns 1.234ns 0.075ns 0.366ns 0.366ns 0.280ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password3\|register:r2\|q\[3\] inB\[2\] a1 4.793 ns register " "Info: th for register \"passwd_register:set_password3\|register:r2\|q\[3\]\" (data pin = \"inB\[2\]\", clock pin = \"a1\") is 4.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 destination 10.950 ns + Longest register " "Info: + Longest clock path from clock \"a1\" to destination register is 10.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a1 1 CLK PIN_K20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 10; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.183 ns) 3.609 ns passwd_register:set_password1\|comb~43 2 COMB LC_X27_Y4_N0 8 " "Info: 2: + IC(2.192 ns) + CELL(0.183 ns) = 3.609 ns; Loc. = LC_X27_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:set_password1\|comb~43'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.375 ns" { a1 passwd_register:set_password1|comb~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.179 ns) + CELL(0.280 ns) 6.068 ns passwd_register:set_password3\|comb~34 3 COMB LC_X28_Y29_N5 8 " "Info: 3: + IC(2.179 ns) + CELL(0.280 ns) = 6.068 ns; Loc. = LC_X28_Y29_N5; Fanout = 8; COMB Node = 'passwd_register:set_password3\|comb~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.459 ns" { passwd_register:set_password1|comb~43 passwd_register:set_password3|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.340 ns) + CELL(0.542 ns) 10.950 ns passwd_register:set_password3\|register:r2\|q\[3\] 4 REG LC_X17_Y26_N8 2 " "Info: 4: + IC(4.340 ns) + CELL(0.542 ns) = 10.950 ns; Loc. = LC_X17_Y26_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r2\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.882 ns" { passwd_register:set_password3|comb~34 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 20.45 % ) " "Info: Total cell delay = 2.239 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.711 ns ( 79.55 % ) " "Info: Total interconnect delay = 8.711 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.950 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password3|comb~34 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.950 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password3|comb~34 passwd_register:set_password3|register:r2|q[3] } { 0.000ns 0.000ns 2.192ns 2.179ns 4.340ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.257 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns inB\[2\] 1 PIN PIN_G9 10 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_G9; Fanout = 10; PIN Node = 'inB\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inB[2] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.374 ns) + CELL(0.075 ns) 5.536 ns passwd_register:cin_password\|d2_checked\[3\]~39 2 COMB LC_X18_Y26_N6 14 " "Info: 2: + IC(4.374 ns) + CELL(0.075 ns) = 5.536 ns; Loc. = LC_X18_Y26_N6; Fanout = 14; COMB Node = 'passwd_register:cin_password\|d2_checked\[3\]~39'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.449 ns" { inB[2] passwd_register:cin_password|d2_checked[3]~39 } "NODE_NAME" } } { "passwd_register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.085 ns) 6.257 ns passwd_register:set_password3\|register:r2\|q\[3\] 3 REG LC_X17_Y26_N8 2 " "Info: 3: + IC(0.636 ns) + CELL(0.085 ns) = 6.257 ns; Loc. = LC_X17_Y26_N8; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r2\|q\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.721 ns" { passwd_register:cin_password|d2_checked[3]~39 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 19.93 % ) " "Info: Total cell delay = 1.247 ns ( 19.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.010 ns ( 80.07 % ) " "Info: Total interconnect delay = 5.010 ns ( 80.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.257 ns" { inB[2] passwd_register:cin_password|d2_checked[3]~39 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.257 ns" { inB[2] inB[2]~out0 passwd_register:cin_password|d2_checked[3]~39 passwd_register:set_password3|register:r2|q[3] } { 0.000ns 0.000ns 4.374ns 0.636ns } { 0.000ns 1.087ns 0.075ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.950 ns" { a1 passwd_register:set_password1|comb~43 passwd_register:set_password3|comb~34 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.950 ns" { a1 a1~out0 passwd_register:set_password1|comb~43 passwd_register:set_password3|comb~34 passwd_register:set_password3|register:r2|q[3] } { 0.000ns 0.000ns 2.192ns 2.179ns 4.340ns } { 0.000ns 1.234ns 0.183ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.257 ns" { inB[2] passwd_register:cin_password|d2_checked[3]~39 passwd_register:set_password3|register:r2|q[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.257 ns" { inB[2] inB[2]~out0 passwd_register:cin_password|d2_checked[3]~39 passwd_register:set_password3|register:r2|q[3] } { 0.000ns 0.000ns 4.374ns 0.636ns } { 0.000ns 1.087ns 0.075ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 01:19:33 2024 " "Info: Processing ended: Sun Jun 16 01:19:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
