
---------- Begin Simulation Statistics ----------
final_tick                                 1094776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184483                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   320310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.27                       # Real time elapsed on the host
host_tick_rate                               97131410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2079306                       # Number of instructions simulated
sim_ops                                       3610237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1094776000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438472                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24627                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240844                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197628                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491930                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11696                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12440                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2371799                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1956210                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24686                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     345549                       # Number of branches committed
system.cpu.commit.bw_lim_events                598698                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892447                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2079306                       # Number of instructions committed
system.cpu.commit.committedOps                3610237                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2343335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.540641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1159203     49.47%     49.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184111      7.86%     57.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172635      7.37%     64.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228688      9.76%     74.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       598698     25.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2343335                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9844                       # Number of function calls committed.
system.cpu.commit.int_insts                   3555773                       # Number of committed integer instructions.
system.cpu.commit.loads                        492228                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20276      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2843933     78.77%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2299      0.06%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.05%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.17%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.31%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.33%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          473130     13.11%     94.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         160467      4.44%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3610237                       # Class of committed instruction
system.cpu.commit.refs                         664764                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2079306                       # Number of Instructions Simulated
system.cpu.committedOps                       3610237                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316276                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316276                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7857                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33897                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49246                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4254                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1031581                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4723832                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   294569                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1145299                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24751                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90896                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      576743                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2184                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      191926                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           156                       # TLB misses on write requests
system.cpu.fetch.Branches                      491930                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    245491                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2229467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4616                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2855823                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           465                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49502                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179737                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             332323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252540                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043436                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2587096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1230503     47.56%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74024      2.86%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61017      2.36%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78218      3.02%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143334     44.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2587096                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118192                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64856                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218474800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218474400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8839600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       552000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       552000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       551600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       551600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4434000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4325600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4414000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4528800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78425200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78339200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78392400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78402400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1661995200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29142                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   376258                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514851                       # Inst execution rate
system.cpu.iew.exec_refs                       770473                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     191915                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692791                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                609468                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                931                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               503                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202404                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4502618                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                578558                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35244                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4146059                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3358                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24751                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14386                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40417                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117238                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29867                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20695                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8447                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5823188                       # num instructions consuming a value
system.cpu.iew.wb_count                       4122935                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566362                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3298034                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506403                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4130326                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6428020                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3567927                       # number of integer regfile writes
system.cpu.ipc                               0.759719                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759719                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26315      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3277118     78.38%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2341      0.06%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41858      1.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4294      0.10%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6794      0.16%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14703      0.35%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13716      0.33%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7028      0.17%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2015      0.05%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               564456     13.50%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181355      4.34%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24788      0.59%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13301      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4181306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88835                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178979                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85374                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127942                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4066156                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10789290                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4037561                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5267125                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4501490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4181306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1128                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18564                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1335650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2587096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616216                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1171324     45.28%     45.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178383      6.90%     52.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301607     11.66%     63.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              343419     13.27%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              592363     22.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2587096                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.527730                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      245566                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13426                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4795                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               609468                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202404                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1560550                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2736941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  842326                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4960027                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              274                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49185                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   346283                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14561                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5007                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12135218                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4646844                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6367869                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1175861                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76981                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24751                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178373                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1407819                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151834                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7387110                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19502                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212630                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            910                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6247321                       # The number of ROB reads
system.cpu.rob.rob_writes                     9250046                       # The number of ROB writes
system.cpu.timesIdled                            1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37906                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              417                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          722                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            722                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              102                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12061                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1334                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7984                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1378                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12061                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       945472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       945472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  945472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13439                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11266443                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29167257                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17487                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4122                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23592                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                990                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2106                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2106                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17487                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7560                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49937                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57497                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1265600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1432256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10393                       # Total snoops (count)
system.l2bus.snoopTraffic                       85504                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29984                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014208                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118348                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29558     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      426      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29984                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20384799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18809150                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3127200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242217                       # number of overall hits
system.cpu.icache.overall_hits::total          242217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3273                       # number of overall misses
system.cpu.icache.overall_misses::total          3273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166107200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166107200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166107200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166107200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       245490                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       245490                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       245490                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       245490                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50750.748549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50750.748549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50750.748549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50750.748549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          667                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          667                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          667                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          667                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2606                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2606                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2606                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2606                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132932800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132932800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132932800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132932800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010616                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51010.283960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51010.283960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51010.283960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51010.283960                       # average overall mshr miss latency
system.cpu.icache.replacements                   2350                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166107200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166107200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       245490                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       245490                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50750.748549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50750.748549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          667                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          667                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2606                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132932800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132932800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51010.283960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51010.283960                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.469414                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.994043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.469414                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990115                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            493586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           493586                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       672422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           672422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       672422                       # number of overall hits
system.cpu.dcache.overall_hits::total          672422                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35187                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35187                       # number of overall misses
system.cpu.dcache.overall_misses::total         35187                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1712409200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1712409200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1712409200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1712409200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       707609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       707609                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       707609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       707609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049727                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48665.961861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48665.961861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48665.961861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48665.961861                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29751                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.615180                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1818                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2788                       # number of writebacks
system.cpu.dcache.writebacks::total              2788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22513                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12674                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12674                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16987                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583082800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583082800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583082800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    245446644                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828529444                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46006.217453                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46006.217453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46006.217453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56908.565732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48774.324130                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       502025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          502025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1605068800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1605068800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48576.623691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48576.623691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478727600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478727600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45299.735049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45299.735049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       170397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         170397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107340400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107340400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50042.144522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50042.144522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104355200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104355200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49551.377018                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49551.377018                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4313                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4313                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    245446644                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    245446644                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56908.565732                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56908.565732                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.010732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15963                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.750423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   750.728604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.282127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.733133                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1432205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1432205                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             794                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4979                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          937                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6710                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            794                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4979                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          937                       # number of overall hits
system.l2cache.overall_hits::total               6710                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7695                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3376                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12881                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7695                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3376                       # number of overall misses
system.l2cache.overall_misses::total            12881                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123108400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525763200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    235174939                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    884046539                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123108400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525763200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    235174939                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    884046539                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2604                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12674                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4313                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19591                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2604                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12674                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4313                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19591                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.695084                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607148                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657496                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.695084                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607148                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657496                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68015.690608                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68325.302144                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69660.823164                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68631.825091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68015.690608                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68325.302144                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69660.823164                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68631.825091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    8                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1334                       # number of writebacks
system.l2cache.writebacks::total                 1334                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7687                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12854                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7687                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13439                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108628400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463949600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    207598561                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    780176561                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108628400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463949600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    207598561                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34467422                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    814643983                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.695084                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606517                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778345                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656118                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.695084                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606517                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778345                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685978                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60015.690608                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60355.093014                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.500745                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60695.235802                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60015.690608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60355.093014                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.500745                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58918.670085                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60617.901853                       # average overall mshr miss latency
system.l2cache.replacements                      9401                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2788                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2788                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2788                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2788                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          585                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          585                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34467422                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34467422                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58918.670085                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58918.670085                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          727                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              727                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1379                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1379                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95664000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95664000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2106                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2106                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.654796                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.654796                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69372.008702                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69372.008702                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1378                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1378                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84622000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84622000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.654321                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.654321                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61409.288824                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61409.288824                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          794                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4252                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          937                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5983                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6316                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3376                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11502                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123108400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430099200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    235174939                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788382539                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2604                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.695084                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597653                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657821                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68015.690608                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68096.770108                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69660.823164                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68543.082855                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6309                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3357                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11476                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108628400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379327600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    207598561                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695554561                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.695084                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596991                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778345                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656334                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60015.690608                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60124.837534                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.500745                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60609.494685                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.872914                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25602                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9401                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.723327                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.447100                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   279.316043                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2378.371680                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   906.182918                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.555173                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068192                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.580657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221236                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034559                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907684                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1156                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2940                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          151                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          869                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1968                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282227                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               316665                       # Number of tag accesses
system.l2cache.tags.data_accesses              316665                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1094776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          491968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       214848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              860096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7687                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3357                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105811600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449377772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196248365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34198777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              785636514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105811600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105811600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77984903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77984903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77984903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105811600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449377772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196248365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34198777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             863621417                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1410425200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 935111                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                  1526452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.22                       # Real time elapsed on the host
host_tick_rate                               98177409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3006396                       # Number of instructions simulated
sim_ops                                       4907659                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000316                       # Number of seconds simulated
sim_ticks                                   315649200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               251                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29355                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28793                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           29394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              601                       # Number of indirect misses.
system.cpu.branchPred.lookups                   29492                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      51                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2931739                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   785893                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               251                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      28907                       # Number of branches committed
system.cpu.commit.bw_lim_events                115468                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4119                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               927090                       # Number of instructions committed
system.cpu.commit.committedOps                1297422                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       786223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.650196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.265373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        82946     10.55%     10.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       450745     57.33%     67.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26387      3.36%     71.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       110677     14.08%     85.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       115468     14.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       786223                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   1297090                       # Number of committed integer instructions.
system.cpu.commit.loads                         85127                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          195      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1155459     89.06%     89.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           85011      6.55%     95.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          56318      4.34%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1297422                       # Class of committed instruction
system.cpu.commit.refs                         141517                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      927090                       # Number of Instructions Simulated
system.cpu.committedOps                       1297422                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.851183                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.851183                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            6                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                394017                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1304071                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65800                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    174818                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    256                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                152471                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       85410                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       56470                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       29492                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     85616                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        700824                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    57                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         933825                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     512                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.037373                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              86282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              28844                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.183371                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             787362                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.661658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.839917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   403750     51.28%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    28732      3.65%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    56055      7.12%     62.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27816      3.53%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   271009     34.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               787362                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       810                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      482                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     77149200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     14191600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     14192400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     14191200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     14192800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      519832000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  289                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    29070                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.647055                       # Inst execution rate
system.cpu.iew.exec_refs                       141874                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      56470                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1693                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 85689                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                95                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                56510                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1301541                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 85404                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               145                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1299729                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    256                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    17                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3123                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          562                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          121                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3440882                       # num instructions consuming a value
system.cpu.iew.wb_count                       1299669                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.338640                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1165221                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.646979                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1299688                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2821121                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1213511                       # number of integer regfile writes
system.cpu.ipc                               1.174836                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.174836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               294      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1157239     89.03%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.00%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  41      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   81      0.01%     89.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   92      0.01%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  42      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 41      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                85241      6.56%     95.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               56388      4.34%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             202      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             88      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1299874                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1340                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          642                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1122                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1298915                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3385884                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1299027                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1304544                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1301520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1299874                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               114                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        787362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.650923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.992822                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              103636     13.16%     13.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              231439     29.39%     42.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              319525     40.58%     83.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101663     12.91%     96.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               31099      3.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          787362                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.647239                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       85616                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             55433                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55274                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                85689                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               56510                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  200016                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           789123                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   94757                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1997135                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 274047                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   144845                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5965807                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1303131                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2004660                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    245160                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    107                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    256                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                301999                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1115                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2827678                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    489428                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1972296                       # The number of ROB reads
system.cpu.rob.rob_writes                     2604223                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            130                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           29                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            58                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 29                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            29                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                29                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      29    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  29                       # Request fanout histogram
system.membus.reqLayer2.occupancy               26400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              61900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                81                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             65                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                29                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 94                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021277                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.145079                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       92     97.87%     97.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   94                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62394                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       315649200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        85583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            85583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        85583                       # number of overall hits
system.cpu.icache.overall_hits::total           85583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1422400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1422400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1422400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1422400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        85616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        85616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        85616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        85616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43103.030303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43103.030303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43103.030303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43103.030303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1304000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000350                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000350                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000350                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43466.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43466.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        85583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           85583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1422400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1422400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        85616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        85616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43103.030303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43103.030303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            475.266667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            171262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           171262                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138608                       # number of overall hits
system.cpu.dcache.overall_hits::total          138608                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           67                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           67                       # number of overall misses
system.cpu.dcache.overall_misses::total            67                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2058000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2058000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000483                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30716.417910                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30716.417910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30716.417910                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30716.417910                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           36                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       919600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       919600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       919600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        38394                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       957994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000224                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000224                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29664.516129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29664.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29664.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27371.257143                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        82218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           82218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        82285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        82285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30716.417910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30716.417910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       919600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       919600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29664.516129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29664.516129                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        56390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        38394                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        38394                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.885714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   809.633811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   214.366189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.790658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.209342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          811                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            277385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           277385                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  36                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 36                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            11                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                29                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           11                       # number of overall misses
system.l2cache.overall_misses::total               29                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1167200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       714400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1881600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1167200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       714400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1881600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              65                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             65                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.354839                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.446154                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.354839                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.446154                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64844.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64945.454545                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64882.758621                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64844.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64945.454545                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64882.758621                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1023200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       626400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1649600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1023200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       626400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1649600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.354839                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.446154                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.354839                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.446154                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56844.444444                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56945.454545                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56882.758621                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56844.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56945.454545                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56882.758621                       # average overall mshr miss latency
system.l2cache.replacements                        29                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           36                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1167200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       714400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1881600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.354839                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.446154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64844.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64945.454545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64882.758621                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1023200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       626400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1649600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.354839                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.446154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56844.444444                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56945.454545                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56882.758621                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    128                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   29                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.413793                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.013202                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   920.890054                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1992.079046                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   995.017698                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          155                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008060                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.224827                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486347                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242924                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2677                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1069                       # Number of tag accesses
system.l2cache.tags.data_accesses                1069                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    315649200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3649621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2230324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                5879945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3649621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3649621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          405513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                405513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          405513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3649621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2230324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6285459                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1629618800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1252679                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                  2110308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.82                       # Real time elapsed on the host
host_tick_rate                               77775744                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3529991                       # Number of instructions simulated
sim_ops                                       5947328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000219                       # Number of seconds simulated
sim_ticks                                   219193600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               115012                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            111284                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51494                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          115012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            63518                       # Number of indirect misses.
system.cpu.branchPred.lookups                  128785                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8643                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4016                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    602448                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   327642                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5069                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     107651                       # Number of branches committed
system.cpu.commit.bw_lim_events                163651                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          100735                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               523595                       # Number of instructions committed
system.cpu.commit.committedOps                1039669                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       481341                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.159943                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.613748                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       116860     24.28%     24.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        80181     16.66%     40.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        57063     11.86%     52.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63586     13.21%     66.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       163651     34.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       481341                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      42234                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8027                       # Number of function calls committed.
system.cpu.commit.int_insts                   1006628                       # Number of committed integer instructions.
system.cpu.commit.loads                        136076                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4267      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           776569     74.69%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3792      0.36%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.03%     75.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1742      0.17%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.03%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.02%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6416      0.62%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6524      0.63%     76.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14099      1.36%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.01%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          130274     12.53%     90.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          86853      8.35%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5802      0.56%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2358      0.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1039669                       # Class of committed instruction
system.cpu.commit.refs                         225287                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      523595                       # Number of Instructions Simulated
system.cpu.committedOps                       1039669                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046580                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046580                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          126                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          237                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          449                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            39                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 43131                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1180617                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   132225                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    323311                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5092                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5889                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      145073                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           113                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       92714                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      128785                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     94843                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        371795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   892                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         603056                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           364                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   10184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.235016                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             132328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              60137                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.100499                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             509648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.357078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.850320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   170966     33.55%     33.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32901      6.46%     40.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17099      3.36%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20547      4.03%     47.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   268135     52.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               509648                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     69739                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    36961                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     55061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     55061600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     55061600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     55061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     55061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     55061200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       839200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       226400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       226400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       226800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2695200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2828800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     24187200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     24156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     24190000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     24168400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      440770400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6218                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   112550                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.004916                       # Inst execution rate
system.cpu.iew.exec_refs                       237672                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      92600                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   31373                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                151621                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                301                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                48                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                97202                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1140394                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                145072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9308                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1098662                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     59                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    10                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   104                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10028                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          185                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        15547                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7991                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5637                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            581                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1229276                       # num instructions consuming a value
system.cpu.iew.wb_count                       1095031                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622758                       # average fanout of values written-back
system.cpu.iew.wb_producers                    765542                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.998290                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1096247                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1631251                       # number of integer regfile reads
system.cpu.int_regfile_writes                  854161                       # number of integer regfile writes
system.cpu.ipc                               0.955493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6044      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                825918     74.54%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3795      0.34%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   403      0.04%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1854      0.17%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 412      0.04%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  210      0.02%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6582      0.59%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6621      0.60%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14138      1.28%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                236      0.02%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               141844     12.80%     90.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               91222      8.23%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6181      0.56%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2507      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1107967                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   43408                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               86868                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        43139                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              45768                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1058515                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2642500                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1051892                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1195386                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1139941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1107967                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          100735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3783                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            259                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       133216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        509648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.173985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.536028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              122003     23.94%     23.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54897     10.77%     34.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               88872     17.44%     52.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100178     19.66%     71.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143698     28.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          509648                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.021897                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       94906                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5517                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3011                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               151621                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               97202                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  473040                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           547984                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   33615                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1163569                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1207                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   136595                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    466                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2972291                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1167601                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1294327                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    324459                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3037                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5092                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5996                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   130782                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             71548                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1742568                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3891                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6763                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            247                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1458094                       # The number of ROB reads
system.cpu.rob.rob_writes                     2309299                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           67                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4356                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               67                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              5                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                638                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::CleanEvict              606                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           638                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        47872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        47872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 695                       # Request fanout histogram
system.membus.reqLayer2.occupancy              626860                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1501840                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2106                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           219                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2660                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 71                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                71                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2107                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5065                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1468                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    6533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       107968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   149824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               710                       # Total snoops (count)
system.l2bus.snoopTraffic                        3520                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2888                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.027008                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.162136                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2810     97.30%     97.30% # Request fanout histogram
system.l2bus.snoop_fanout::1                       78      2.70%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2888                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              586799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1901121                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2027598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       219193600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        92986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            92986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        92986                       # number of overall hits
system.cpu.icache.overall_hits::total           92986                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1857                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1857                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1857                       # number of overall misses
system.cpu.icache.overall_misses::total          1857                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49744800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49744800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49744800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49744800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        94843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        94843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        94843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        94843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019580                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019580                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26787.722132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26787.722132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26787.722132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26787.722132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40906800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40906800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40906800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40906800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017819                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017819                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017819                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017819                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24205.207101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24205.207101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24205.207101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24205.207101                       # average overall mshr miss latency
system.cpu.icache.replacements                   1688                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        92986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           92986                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1857                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1857                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49744800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49744800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        94843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        94843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26787.722132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26787.722132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40906800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40906800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24205.207101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24205.207101                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.973070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.918766                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.973070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            191375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           191375                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       223508                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223508                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       223508                       # number of overall hits
system.cpu.dcache.overall_hits::total          223508                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          782                       # number of overall misses
system.cpu.dcache.overall_misses::total           782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     32291600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32291600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     32291600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32291600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       224290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       224290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       224290                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       224290                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41293.606138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41293.606138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41293.606138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41293.606138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                48                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           79                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16400000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4307518                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20707518                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39902.676399                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39902.676399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39902.676399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54525.544304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42260.240816                       # average overall mshr miss latency
system.cpu.dcache.replacements                    488                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       134257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          134257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39861.581921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39861.581921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12392400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12392400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36663.905325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36663.905325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89251                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4069600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4069600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54994.594595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54994.594595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4007600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4007600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54898.630137                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54898.630137                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           79                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           79                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4307518                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4307518                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54525.544304                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54525.544304                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              417308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1512                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            275.997354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.387342                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.612658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199817                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          687                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            449068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           449068                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1270                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             195                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1482                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1270                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            195                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           17                       # number of overall hits
system.l2cache.overall_hits::total               1482                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           418                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           214                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               694                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          418                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          214                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           62                       # number of overall misses
system.l2cache.overall_misses::total              694                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     28201200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     14235200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4119139                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     46555539                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     28201200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     14235200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4119139                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     46555539                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1688                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           79                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2176                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1688                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           79                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2176                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.247630                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.523227                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784810                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.318934                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.247630                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.523227                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784810                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.318934                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67466.985646                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66519.626168                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66437.725806                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67082.909222                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67466.985646                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66519.626168                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66437.725806                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67082.909222                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             53                       # number of writebacks
system.l2cache.writebacks::total                   53                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          418                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          213                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           62                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          693                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          418                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          213                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           62                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24865200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12474800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3623139                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40963139                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24865200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12474800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3623139                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     41142335                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.247630                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520782                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.784810                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.318474                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.247630                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520782                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.784810                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.319853                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59486.124402                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58567.136150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58437.725806                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59109.868687                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59486.124402                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58567.136150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58437.725806                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59112.550287                       # average overall mshr miss latency
system.l2cache.replacements                       703                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       179196                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59732                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           14                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               14                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           57                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             57                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3784000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3784000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           71                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.802817                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.802817                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66385.964912                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66385.964912                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           57                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           57                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3328000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3328000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.802817                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.802817                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58385.964912                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58385.964912                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1270                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          181                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1468                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          418                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          637                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28201200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10451200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4119139                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42771539                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           79                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.247630                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.464497                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784810                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.302613                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67466.985646                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66568.152866                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66437.725806                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67145.273155                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          418                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           62                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          636                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24865200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9146800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3623139                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37635139                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.247630                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.784810                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.302138                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59486.124402                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58633.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58437.725806                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59174.746855                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16844                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4799                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.509898                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.582884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1122.984902                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1893.724297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   900.182381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.525537                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008687                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274166                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462335                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219771                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          957                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          896                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2668                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.233643                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.766357                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                35487                       # Number of tag accesses
system.l2cache.tags.data_accesses               35487                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    219193600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              417                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              213                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           62                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  695                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            53                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  53                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          121755380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           62191597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     18102718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       875938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              202925633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     121755380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         121755380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        15474904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              15474904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        15474904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         121755380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          62191597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     18102718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       875938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             218400537                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
