----------------------------------------------------------------------------
LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
For technical issues, please contact: support@legupcomputing.com
For general inquiries, please contact: info@legupcomputing.com
Date: Fri Jul 31 17:24:43 2020
----------------------------------------------------------------------------
Info: You are using the trial version of LegUp (trial days remaining: 305).
      The trial version can only be used for non-commercial evaluation purposes.
      Run LegUp LicenseActivation to activate the full version of LegUp with a valid product key.
Info: LegUp is starting.
Info: Adding no_inline attribute to the user-specified function: test
Info: Running Allocation.
Info: Target FPGA: INTEL Arria10.
Info: Clock period constraint: 5.00 ns (200.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: test.
Info: Done Scheduling.
Info: Generating RTL for function: test.
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: test.
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Printing VHDL wrapper to file: example3.vhd
Info: Printing legup type VHDL packages to file: legup_types_pkg.vhd
Info: Outputting VHDL wrapper for top-level module: test_top.
Info: Printing RTL to file.
Info: Outputting top-level module: test_top.
Info: Outputting module: test.
Info: Verilog output file: example3.v.
Info: LegUp summary report: ./reports/summary.legup.rpt.
