
---------- Begin Simulation Statistics ----------
final_tick                               1389425008500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102216                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                   102515                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14096.78                       # Real time elapsed on the host
host_tick_rate                               98563318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440921493                       # Number of instructions simulated
sim_ops                                    1445126507                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.389425                       # Number of seconds simulated
sim_ticks                                1389425008500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.022979                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167853298                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190692589                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14561043                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259127445                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21631870                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22272176                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          640306                       # Number of indirect misses.
system.cpu0.branchPred.lookups              328705618                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148320                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050458                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8935045                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654932                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31374150                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44240386                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250517772                       # Number of instructions committed
system.cpu0.commit.committedOps            1251571526                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2019210584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.619832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371371                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1412853579     69.97%     69.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    362177694     17.94%     87.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83722515      4.15%     92.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82459130      4.08%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26599546      1.32%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9068530      0.45%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4850702      0.24%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6104738      0.30%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31374150      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2019210584                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112862                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209817802                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697237                       # Number of loads committed
system.cpu0.commit.membars                    2104073                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104079      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530388     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833128      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747687     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256359     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251571526                       # Class of committed instruction
system.cpu0.commit.refs                     536004074                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250517772                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251571526                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.213889                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.213889                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            293650016                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5648345                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166511628                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1313878185                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               813609246                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                912212907                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8941887                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13436803                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3518588                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  328705618                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232059769                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1221589727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5817515                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1335998319                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          151                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29135818                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.118730                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         795774725                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189485168                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.482570                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2031932644                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.658020                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1088700309     53.58%     53.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               700440338     34.47%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124179186      6.11%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97423496      4.79%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16453208      0.81%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2456394      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  174399      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     428      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104886      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2031932644                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      736574755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9009137                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319253623                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466358                       # Inst execution rate
system.cpu0.iew.exec_refs                   561392345                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 150763640                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              220893062                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408235624                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056766                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5045209                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           151136316                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1295777146                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410628705                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4723695                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1291116410                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1014179                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5578918                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8941887                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7839224                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       223913                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22182341                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76412                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5730                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4884592                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19538387                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3829479                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5730                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       401114                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8608023                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                592287517                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1282520686                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839509                       # average fanout of values written-back
system.cpu0.iew.wb_producers                497230592                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.463253                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1282592518                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1584082101                       # number of integer regfile reads
system.cpu0.int_regfile_writes              822707509                       # number of integer regfile writes
system.cpu0.ipc                              0.451694                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.451694                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106134      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            716654681     55.30%     55.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842003      0.91%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100408      0.16%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413341450     31.90%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          149795378     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1295840105                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1708651                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001319                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 351385     20.57%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1083671     63.42%     83.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               273580     16.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1295442567                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4625454262                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1282520635                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1339988181                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1292616143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1295840105                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161003                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44205617                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           132863                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           376                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12808105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2031932644                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.637738                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1126780660     55.45%     55.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          613228971     30.18%     85.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          207734996     10.22%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73759933      3.63%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8153085      0.40%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             933472      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             942620      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             265333      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             133574      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2031932644                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.468065                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9697282                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1199180                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408235624                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          151136316                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2062                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2768507399                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10342647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              237091131                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543277                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7833709                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               824051895                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17049861                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16528                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1606414477                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1309423371                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          845195664                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                904625889                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31975378                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8941887                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             57051955                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44652383                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1606414433                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169887                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6227                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16673065                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6208                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3283622086                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2604361830                       # The number of ROB writes
system.cpu0.timesIdled                       25199223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2029                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.503235                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12338844                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13941687                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1798735                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18030516                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668615                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683059                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14444                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21060962                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41898                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050223                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1329695                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228222                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2055476                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11086960                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67676739                       # Number of instructions committed
system.cpu1.commit.committedOps              68727190                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    306177580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224468                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.940957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277540967     90.65%     90.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14409108      4.71%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5176910      1.69%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4015932      1.31%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1116946      0.36%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       492960      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1044893      0.34%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       324388      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2055476      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    306177580                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074779                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65711769                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751506                       # Number of loads committed
system.cpu1.commit.membars                    2100540                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100540      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600220     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801729     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224557      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68727190                       # Class of committed instruction
system.cpu1.commit.refs                      23026298                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67676739                       # Number of Instructions Simulated
system.cpu1.committedOps                     68727190                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.571990                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.571990                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            247946663                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498025                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11665455                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84355428                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16510216                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40150266                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331124                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1233087                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2527887                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21060962                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14691057                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289806852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               327210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      88382002                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3600328                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068067                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16859105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13007459                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285640                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308466156                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.711210                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               251153992     81.42%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36322841     11.78%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12081981      3.92%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7289989      2.36%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1181861      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  265096      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  169474      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     914      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308466156                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         951214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1394375                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17816178                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246986                       # Inst execution rate
system.cpu1.iew.exec_refs                    25976490                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6632808                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203949270                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19717012                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051133                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1379869                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6984659                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79789549                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19343682                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1315775                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76421654                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                908520                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3892205                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331124                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5972865                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        95837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          722686                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32599                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1967                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10767                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2965506                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       709867                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1967                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405160                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989215                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43918281                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75240302                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820821                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36049063                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243168                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75292242                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97064184                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50414673                       # number of integer regfile writes
system.cpu1.ipc                              0.218723                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218723                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100757      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49249633     63.35%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20733404     26.67%     92.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5653479      7.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77737429                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1577811                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020297                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 329250     20.87%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                981041     62.18%     83.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               267516     16.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77214467                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         465658200                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75240290                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         90853291                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76637780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77737429                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151769                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11062358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           139403                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4992867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308466156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252013                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726518                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260566913     84.47%     84.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30728917      9.96%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10261240      3.33%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3573178      1.16%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2067945      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             493066      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             507575      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             154638      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             112684      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308466156                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251238                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7374179                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          900173                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19717012                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6984659                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu1.numCycles                       309417370                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2469414302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217762873                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45686496                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7331261                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18680296                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3009943                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                24152                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105761600                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82797821                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55401392                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39956732                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20222963                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331124                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30704872                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9714896                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105761588                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30259                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               900                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14358708                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           898                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   383935136                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161923099                       # The number of ROB writes
system.cpu1.timesIdled                          67368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.761521                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11436666                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12463466                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1653036                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16742121                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617089                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         631335                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           14246                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19487437                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31423                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050211                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1212012                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101301                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1930803                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151343                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10266753                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64188511                       # Number of instructions committed
system.cpu2.commit.committedOps              65238923                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292101859                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223343                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.939051                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264987188     90.72%     90.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13562289      4.64%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4937696      1.69%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3881246      1.33%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978560      0.34%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465441      0.16%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1040817      0.36%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       317819      0.11%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1930803      0.66%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292101859                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013646                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62339868                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861764                       # Number of loads committed
system.cpu2.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100497      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41195353     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16911975     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5030954      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65238923                       # Class of committed instruction
system.cpu2.commit.refs                      21942941                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64188511                       # Number of Instructions Simulated
system.cpu2.committedOps                     65238923                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.598395                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.598395                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            237728713                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               465006                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10816146                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              79607672                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15550335                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37210857                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1213284                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1156546                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2501668                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19487437                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13919503                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    276504412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               301088                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83208963                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3308616                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.066022                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16046136                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12053755                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.281907                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294204857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.286402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.707339                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               240180201     81.64%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34278165     11.65%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11343988      3.86%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6875226      2.34%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1129393      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  236323      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  161344      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294204857                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         959303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1270764                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16572561                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.245205                       # Inst execution rate
system.cpu2.iew.exec_refs                    24654884                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6410079                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              193213442                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18557651                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051092                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1258151                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6749305                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75483467                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18244805                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1233074                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72375732                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                970723                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3882275                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1213284                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6028487                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        92662                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          629326                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27671                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1844                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12789                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2695887                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       668128                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1844                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       359613                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        911151                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41972765                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71314704                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.821499                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34480583                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.241610                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71362872                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92091772                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47923218                       # number of integer regfile writes
system.cpu2.ipc                              0.217467                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217467                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100710      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46470062     63.13%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19602278     26.63%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5435608      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73608806                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1540385                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020927                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 327062     21.23%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                952664     61.85%     83.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               260655     16.92%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73048465                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         443088504                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71314692                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85729258                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72331783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73608806                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151684                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10244543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           125678                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           341                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4566850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294204857                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.250196                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.725167                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248854640     84.59%     84.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29213754      9.93%     94.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9548875      3.25%     97.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3354663      1.14%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2021633      0.69%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             472350      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             489235      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             148035      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101672      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294204857                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.249383                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7211400                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          913205                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18557651                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6749305                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    213                       # number of misc regfile reads
system.cpu2.numCycles                       295164160                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2483668016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              207080643                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43492938                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7043306                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17557114                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2774126                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                26489                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100083125                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78208755                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52455358                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37128882                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              21179863                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1213284                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             31194598                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8962420                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100083113                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30336                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               878                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14026038                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           875                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   365675666                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153119369                       # The number of ROB writes
system.cpu2.timesIdled                          67692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.612407                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10066986                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12185804                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325273                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14834213                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            514328                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         526658                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12330                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17073382                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18853                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050191                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           940264                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568027                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1885539                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8169203                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58538471                       # Number of instructions committed
system.cpu3.commit.committedOps              59588868                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    264293594                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.225465                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.957390                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    240034487     90.82%     90.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12126698      4.59%     95.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4310423      1.63%     97.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3363211      1.27%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       821016      0.31%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       423944      0.16%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034337      0.39%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293939      0.11%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1885539      0.71%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    264293594                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865318                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56837727                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14730977                       # Number of loads committed
system.cpu3.commit.membars                    2100475                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100475      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37244741     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781168     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462340      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59588868                       # Class of committed instruction
system.cpu3.commit.refs                      20243520                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58538471                       # Number of Instructions Simulated
system.cpu3.committedOps                     59588868                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.557746                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.557746                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            217818995                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               404788                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9538571                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70899779                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12893303                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31898226                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                941197                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1024817                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2406048                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17073382                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12359155                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    250763097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               232252                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73797134                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2652412                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.063992                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13868435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10581314                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.276597                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         265957769                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.281432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700035                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               217749931     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30742298     11.56%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10087231      3.79%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6088510      2.29%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  934096      0.35%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  204346      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151129      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           265957769                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         845713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              987512                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14747343                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.244934                       # Inst execution rate
system.cpu3.iew.exec_refs                    22472940                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5726670                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172881502                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16889359                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051103                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           978850                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5959143                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67738267                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16746270                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           959812                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65349261                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                923062                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4198655                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                941197                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6333198                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        89815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          525312                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22949                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1117                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10857                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2158382                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       446600                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1117                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       253920                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        733592                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38733509                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64465622                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824952                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31953304                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.241622                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64506640                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82895807                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43484084                       # number of integer regfile writes
system.cpu3.ipc                              0.219407                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.219407                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100689      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41448924     62.51%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18030854     27.19%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4728456      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66309073                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1525400                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023004                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 329743     21.62%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                941348     61.71%     83.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               254305     16.67%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65733768                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         400218355                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64465610                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         75888464                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64586580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66309073                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151687                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8149398                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           117068                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           355                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3558227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    265957769                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.249322                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.730762                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          225292280     84.71%     84.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26442627      9.94%     94.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8173315      3.07%     97.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2905354      1.09%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1961508      0.74%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             465366      0.17%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480657      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146346      0.06%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              90316      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      265957769                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.248532                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6904820                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          781559                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16889359                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5959143                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu3.numCycles                       266803482                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2512028191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              186961154                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39876753                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7036257                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14677324                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2416097                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19100                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88991500                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69821644                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47025745                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31992529                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              21562682                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                941197                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             31353047                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7148992                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88991488                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32518                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               908                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14129297                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           905                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   330164878                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137183906                       # The number of ROB writes
system.cpu3.timesIdled                          47090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8206562                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2337491                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11509518                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              49300                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1832787                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16303215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32572532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1048118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        86606                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52491059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11038449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105748232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11125055                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12743262                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3859380                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12409819                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              982                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            686                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3557482                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3557450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12743262                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           902                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     48873226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               48873226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1290245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1290245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16303314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16303314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16303314                       # Request fanout histogram
system.membus.respLayer1.occupancy        85335719834                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         52292625336                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9476964286.259542                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   62636014237.482956                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 644339095000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147942687000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1241482321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13829989                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13829989                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13829989                       # number of overall hits
system.cpu2.icache.overall_hits::total       13829989                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        89514                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         89514                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        89514                       # number of overall misses
system.cpu2.icache.overall_misses::total        89514                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1626479000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1626479000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1626479000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1626479000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13919503                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13919503                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13919503                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13919503                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006431                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006431                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006431                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006431                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18170.107469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18170.107469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18170.107469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18170.107469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          466                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80378                       # number of writebacks
system.cpu2.icache.writebacks::total            80378                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9104                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9104                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80410                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80410                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80410                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1439558500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1439558500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1439558500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1439558500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005777                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005777                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005777                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005777                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17902.729760                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17902.729760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17902.729760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17902.729760                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80378                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13829989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13829989                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        89514                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        89514                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1626479000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1626479000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13919503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13919503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006431                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006431                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18170.107469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18170.107469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80410                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1439558500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1439558500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005777                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17902.729760                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17902.729760                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991612                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13475498                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80378                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           167.651571                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360747500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991612                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27919416                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27919416                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17246710                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17246710                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17246710                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17246710                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5026441                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5026441                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5026441                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5026441                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 664113573134                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 664113573134                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 664113573134                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 664113573134                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22273151                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22273151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22273151                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22273151                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225673                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225673                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225673                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225673                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132124.016403                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132124.016403                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132124.016403                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132124.016403                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9197934                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       334523                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            95775                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3860                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    96.036899                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.663990                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375861                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375861                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4064194                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4064194                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4064194                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4064194                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962247                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962247                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962247                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119086875949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119086875949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119086875949                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119086875949                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043202                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043202                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043202                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043202                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 123759.155341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123759.155341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 123759.155341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123759.155341                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375861                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14364629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14364629                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2877978                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2877978                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 305490575500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 305490575500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17242607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17242607                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106147.640983                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106147.640983                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2340651                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2340651                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537327                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537327                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60247249500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60247249500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112123.994327                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112123.994327                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2882081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2882081                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2148463                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2148463                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 358622997634                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 358622997634                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.427084                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.427084                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166920.723156                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166920.723156                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1723543                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1723543                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424920                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424920                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  58839626449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  58839626449                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084468                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084468                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 138472.245244                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 138472.245244                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          216                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5251500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5251500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.388489                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.388489                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.194245                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.194245                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27754.629630                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27754.629630                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1151000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1151000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.434555                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.434555                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6933.734940                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6933.734940                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1013000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1013000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.421466                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.421466                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6291.925466                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6291.925466                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       472000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       472000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       449000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       449000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634819                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634819                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415392                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415392                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46989473000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46989473000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050211                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395532                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395532                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 113120.794334                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 113120.794334                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415392                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415392                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46574081000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46574081000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395532                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395532                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 112120.794334                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 112120.794334                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.178020                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19258861                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377505                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.980974                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360759000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.178020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880563                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880563                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48026137                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48026137                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10641153461.864407                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   65935429866.772179                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6e+11-6.5e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 644338924500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133768900000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1255656108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12302487                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12302487                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12302487                       # number of overall hits
system.cpu3.icache.overall_hits::total       12302487                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        56668                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         56668                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        56668                       # number of overall misses
system.cpu3.icache.overall_misses::total        56668                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1182290999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1182290999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1182290999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1182290999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12359155                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12359155                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12359155                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12359155                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004585                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004585                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004585                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004585                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20863.467901                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20863.467901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20863.467901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20863.467901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.636364                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        52619                       # number of writebacks
system.cpu3.icache.writebacks::total            52619                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4017                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4017                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4017                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4017                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        52651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        52651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        52651                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        52651                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1063759499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1063759499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1063759499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1063759499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004260                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004260                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20203.975214                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20203.975214                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20203.975214                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20203.975214                       # average overall mshr miss latency
system.cpu3.icache.replacements                 52619                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12302487                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12302487                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        56668                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        56668                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1182290999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1182290999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12359155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12359155                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20863.467901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20863.467901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4017                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4017                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        52651                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        52651                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1063759499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1063759499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20203.975214                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20203.975214                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991506                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11903627                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52619                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           226.222980                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367314500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991506                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24770961                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24770961                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15424206                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15424206                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15424206                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15424206                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4900679                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4900679                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4900679                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4900679                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 665253575082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 665253575082                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 665253575082                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 665253575082                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20324885                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20324885                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20324885                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20324885                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.241117                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.241117                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.241117                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.241117                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135747.225044                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135747.225044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135747.225044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135747.225044                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9162268                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       346771                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            92817                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3843                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.713253                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    90.234452                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255466                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255466                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4002689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4002689                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4002689                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4002689                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897990                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897990                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897990                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897990                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 114317830759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 114317830759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 114317830759                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 114317830759                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044182                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 127304.124499                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 127304.124499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 127304.124499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 127304.124499                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255466                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13029082                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13029082                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2833903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2833903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 308041263000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 308041263000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15862985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15862985                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178649                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178649                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108698.590954                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108698.590954                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2322068                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2322068                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511835                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511835                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59423510500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59423510500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032266                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032266                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 116098.958649                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 116098.958649                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2395124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2395124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2066776                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2066776                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 357212312082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 357212312082                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4461900                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4461900                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.463205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.463205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172835.523580                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172835.523580                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1680621                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1680621                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386155                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386155                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  54894320259                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  54894320259                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086545                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086545                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 142156.181479                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 142156.181479                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          223                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.389860                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.389860                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22594.170404                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22594.170404                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          112                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194056                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194056                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21945.945946                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21945.945946                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1463500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1463500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          412                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458738                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458738                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7743.386243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7743.386243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          183                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1306500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1306500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.444175                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.444175                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7139.344262                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7139.344262                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       590500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       590500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       564500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       564500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691193                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691193                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358998                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358998                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39797550500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39797550500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050191                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341841                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341841                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110857.304219                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110857.304219                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358998                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358998                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39438552500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39438552500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341841                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341841                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109857.304219                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109857.304219                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.433316                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17371479                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256835                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.821607                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367326000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.433316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.888541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.888541                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44008980                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44008980                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    470120818.181818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   673947630.956452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1896422000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1384253679500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5171329000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    202147598                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       202147598                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    202147598                       # number of overall hits
system.cpu0.icache.overall_hits::total      202147598                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29912171                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29912171                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29912171                       # number of overall misses
system.cpu0.icache.overall_misses::total     29912171                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 800996685497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 800996685497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 800996685497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 800996685497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232059769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232059769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232059769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232059769                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.128899                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.128899                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.128899                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.128899                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26778.286521                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26778.286521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26778.286521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26778.286521                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2543                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.614035                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26393019                       # number of writebacks
system.cpu0.icache.writebacks::total         26393019                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3519119                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3519119                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3519119                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3519119                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26393052                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26393052                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26393052                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26393052                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 661481417498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 661481417498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 661481417498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 661481417498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113734                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113734                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113734                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113734                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25062.710349                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25062.710349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25062.710349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25062.710349                       # average overall mshr miss latency
system.cpu0.icache.replacements              26393019                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    202147598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      202147598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29912171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29912171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 800996685497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 800996685497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232059769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232059769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.128899                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.128899                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26778.286521                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26778.286521                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3519119                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3519119                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26393052                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26393052                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 661481417498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 661481417498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113734                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113734                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25062.710349                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25062.710349                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          228539212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26393019                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.659078                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        490512589                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       490512589                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    496365181                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       496365181                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    496365181                       # number of overall hits
system.cpu0.dcache.overall_hits::total      496365181                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     32535071                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      32535071                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     32535071                       # number of overall misses
system.cpu0.dcache.overall_misses::total     32535071                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1447462877094                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1447462877094                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1447462877094                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1447462877094                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    528900252                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    528900252                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    528900252                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    528900252                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061515                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061515                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061515                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061515                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 44489.310538                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44489.310538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 44489.310538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44489.310538                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18824512                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       390036                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249153                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3974                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    75.554025                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.146955                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22171294                       # number of writebacks
system.cpu0.dcache.writebacks::total         22171294                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10828204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10828204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10828204                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10828204                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21706867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21706867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21706867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21706867                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 495602353376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 495602353376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 495602353376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 495602353376                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041042                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041042                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041042                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041042                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22831.593033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22831.593033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22831.593033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22831.593033                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22171294                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357326001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357326001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25321934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25321934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 865573844000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 865573844000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    382647935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    382647935                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066176                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066176                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34182.769926                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34182.769926                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6107517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6107517                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19214417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19214417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 370764482000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 370764482000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050214                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050214                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19296.160898                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19296.160898                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139039180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139039180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7213137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7213137                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 581889033094                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 581889033094                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252317                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252317                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049320                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049320                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80670.730792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80670.730792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4720687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4720687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2492450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2492450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 124837871376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 124837871376                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50086.409507                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50086.409507                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1869                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1869                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11943500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11943500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6390.315677                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6390.315677                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1796                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017552                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23465.753425                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23465.753425                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3755                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3270500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3270500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074667                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10793.729373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10793.729373                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2974500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2974500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.073189                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073189                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10015.151515                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10015.151515                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584706                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584706                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465752                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465752                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52828047500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52828047500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050458                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113425.272463                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113425.272463                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465752                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465752                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52362295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52362295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112425.272463                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112425.272463                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994171                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          519128920                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22172402                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.413292                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994171                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999818                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1082090288                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1082090288                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21180378                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19999110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              149576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               75937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              141193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               48461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              135824                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41806764                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21180378                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19999110                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76285                       # number of overall hits
system.l2.overall_hits::.cpu1.data             149576                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              75937                       # number of overall hits
system.l2.overall_hits::.cpu2.data             141193                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              48461                       # number of overall hits
system.l2.overall_hits::.cpu3.data             135824                       # number of overall hits
system.l2.overall_hits::total                41806764                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5212671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2171259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4174                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1304681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1234703                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1119570                       # number of demand (read+write) misses
system.l2.demand_misses::total               11055721                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5212671                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2171259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4174                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1304681                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4473                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1234703                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4190                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1119570                       # number of overall misses
system.l2.overall_misses::total              11055721                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 397690972999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 261646443493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    421318493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 167640256543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    451594499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161311094672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    427813999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 149667843071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1139257337769                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 397690972999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 261646443493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    421318493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 167640256543                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    451594499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161311094672                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    427813999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 149667843071                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1139257337769                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26393049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22170369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1454257                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1375896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255394                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52862485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26393049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22170369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1454257                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1375896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255394                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52862485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.197502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.051877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.055627                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.897381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.079581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.891808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.197502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.051877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.055627                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.897381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.079581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.891808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76293.127458                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 120504.483110                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100938.786057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 128491.375703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100960.093673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 130647.689908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102103.579714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 133683.327591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103046.860333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76293.127458                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 120504.483110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100938.786057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 128491.375703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100960.093673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 130647.689908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102103.579714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 133683.327591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103046.860333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             732845                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     25506                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.732259                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5265453                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3859381                       # number of writebacks
system.l2.writebacks::total                   3859381                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         148395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            386                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6448                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              167333                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        148395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           386                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6448                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             167333                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5212532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2022864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1298988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1229256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1113122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10888388                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5212532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2022864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1298988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1229256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1113122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5480445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16368833                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 345556642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 230687820065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    358590994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154141427648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    379680999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148547471779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    363968499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 137933883659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1017969485643                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 345556642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 230687820065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    358590994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154141427648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    379680999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148547471779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    363968499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 137933883659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 547975283103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1565944768746                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.197496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.091242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.047080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.049956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.893422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.072572                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.886671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.205976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.197496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.091242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.047080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.049956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.893422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.072572                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.886671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.309649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66293.433211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114040.202438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94664.993136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118662.703311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94518.545930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 120843.397778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95254.775975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123916.231697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93491.294179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66293.433211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114040.202438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94664.993136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118662.703311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94518.545930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 120843.397778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95254.775975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123916.231697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99987.370205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95666.243815                       # average overall mshr miss latency
system.l2.replacements                       27272242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5728271                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5728271                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5728271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5728271                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46684770                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46684770                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     46684771                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46684771                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5480445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5480445                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 547975283103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 547975283103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99987.370205                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99987.370205                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                135                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.607843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.665025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2828.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1016.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   896.296296                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           135                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       643000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       850000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       628500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       608500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2730000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.607843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.665025                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20238.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20274.193548                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20283.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20222.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 44                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        64500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.839506                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.655172                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.535714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.764706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.744186                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data         4300                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   503.906250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1357000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       383000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       334000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       523000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2597000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.839506                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.655172                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.764706                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.738372                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19955.882353                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20157.894737                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 23857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20448.818898                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1649988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            39296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            46008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1776581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1306649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         852350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         797766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         698067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3654832                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 153925534739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108802707299                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 103324317373                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  92343942344                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  458396501755                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2956637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5431413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.441938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.955929                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.950791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.938168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.672906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117801.746865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127650.269606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129517.073143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132285.213803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125422.044503                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        83382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5010                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4830                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            98717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1223267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       847340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       792936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       692572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3556115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 134768753978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99863573383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94962912952                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  84883031916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 414478272229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.413736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.950310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.945035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.930783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.654731                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110171.167846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117855.374918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119761.131985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 122562.032418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116553.675072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21180378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         75937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         48461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21381061                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5212671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5225508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 397690972999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    421318493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    451594499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    427813999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 398991699990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26393049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26606569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.197502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.051877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.055627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.079581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.196399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76293.127458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100938.786057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100960.093673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102103.579714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76354.624276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          139                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          386                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          456                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5212532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3821                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5224158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 345556642000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    358590994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    379680999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    363968499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 346658882492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.197496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.047080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.049956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.072572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.196348                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66293.433211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94664.993136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94518.545930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95254.775975                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66356.890908                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18349122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       110280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        99904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        89816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18649122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       864610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       436937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       421503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2175381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 107720908754                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  58837549244                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57986777299                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57323900727                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 281869136024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19213732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562611                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511319                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20824503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.045000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.803985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.813904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.824344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124589.015572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130076.314124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132711.986623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 135998.796514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129572.307575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        65013                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          683                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          953                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67266                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       799597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       436320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       420550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2108115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  95919066087                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54277854265                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53584558827                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  53050851743                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 256832330922                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.802771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.812755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.822481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 119959.262087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120177.337805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122810.228335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 126146.360107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121830.322787                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                69                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          438                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          207                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          195                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1008                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4878456                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       899993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       518997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2164987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8462433                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          483                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          210                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          207                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1077                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.906832                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.985714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.949153                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.942029                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.935933                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11138.027397                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4347.792271                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3089.267857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11102.497436                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8395.270833                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          370                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          197                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          162                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          902                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7946896                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4238431                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3485934                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3752190                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19423451                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.766046                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.938095                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.915254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.835749                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.837512                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21478.097297                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21514.878173                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21518.111111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21688.959538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21533.759424                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   110520518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27272417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.052465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.329011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.501293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.529837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.053681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.215729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.064588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.211436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.019839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.283207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.791309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.583266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.211404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.152989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 869488313                       # Number of tag accesses
system.l2.tags.data_accesses                869488313                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     333601984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     129528384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        242432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83147008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        257088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78684096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        244544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71249024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    346291008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1043245568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    333601984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       242432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       257088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       244544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     334346048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247000320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247000320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5212531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2023881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1229439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1113266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5410797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16300712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3859380                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3859380                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        240100748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         93224451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           174484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59842746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           185032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56630689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           176004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51279503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    249233320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             750846977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    240100748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       174484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       185032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       176004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        240636267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177771609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177771609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177771609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       240100748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        93224451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          174484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59842746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          185032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56630689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          176004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51279503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    249233320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            928618587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3737931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5212531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1899900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1293904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1222360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1104601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5410558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004244861750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231384                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28723336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3519871                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16300712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3859381                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16300712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3859381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 145232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                121450                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            539445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            547299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            664206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3714091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            548595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4581724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            559658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            556060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            548432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            539391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           565524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           537990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           548568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           542986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           537927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           623584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233587                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 641808942796                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                80777400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            944724192796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39727.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58477.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11529641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1622530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16300712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3859381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6574227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1818118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1400901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  910002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  587178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  532784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  538832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  542343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  509926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  441491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 409754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 700038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 360962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 239774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 211763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 182803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 132781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 201564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 237133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 233745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 226136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 228500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 235230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 232495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 214518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  20802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  25737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  28252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  28379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  30085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6741201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.864492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.070296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.196806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4640034     68.83%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       980504     14.54%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       129046      1.91%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93079      1.38%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       168200      2.50%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       126926      1.88%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110385      1.64%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        57980      0.86%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       435047      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6741201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.820934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.845607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.186040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231378    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-45055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.154553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.614512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215725     93.23%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1456      0.63%     93.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10122      4.37%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2796      1.21%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              904      0.39%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              277      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               71      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1033950720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9294848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239225920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1043245568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247000384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       744.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    750.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1389424983500                       # Total gap between requests
system.mem_ctrls.avgGap                      68919.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    333601984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    121593600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       242432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82809856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       257088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78231040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       244544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70694464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    346275712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239225920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 240100748.121808409691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87513611.210489451885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 174483.688228503626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59600090.320383779705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 185031.936540100083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56304614.874074369669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 176003.741478646349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50880373.944269627333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 249222311.302596658468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172176201.332567274570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5212531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2023881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1229439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1113266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5410797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3859381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 131905572635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 147557514532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    198945326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100066135724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    210615057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97399381482                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    203212801                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  91661512067                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 375521303172                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 33733874063233                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25305.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72908.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52519.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77023.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52430.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     79222.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53183.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     82335.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69402.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8740747.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21502838280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11429010615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31733030280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9764114400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     109679434800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     241632607920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     330059112480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       755800148775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.966133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 854634369299                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  46395700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 488394939201                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26629429680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14153847180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         83617096920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9747749700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     109679434800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     620846745690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10720891200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       875395195170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.041341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21513328053                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  46395700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1321515980447                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                261                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9422615740.458015                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62639873985.697777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     96.95%     96.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.71% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 644339096000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155062346500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1234362662000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14603154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14603154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14603154                       # number of overall hits
system.cpu1.icache.overall_hits::total       14603154                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        87903                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         87903                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        87903                       # number of overall misses
system.cpu1.icache.overall_misses::total        87903                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1581075498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1581075498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1581075498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1581075498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14691057                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14691057                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14691057                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14691057                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005983                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005983                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005983                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005983                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17986.593154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17986.593154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17986.593154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17986.593154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.454545                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80427                       # number of writebacks
system.cpu1.icache.writebacks::total            80427                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7444                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7444                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7444                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7444                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80459                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80459                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80459                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80459                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1415579000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1415579000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1415579000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1415579000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005477                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005477                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005477                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005477                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17593.793112                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17593.793112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17593.793112                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17593.793112                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80427                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14603154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14603154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        87903                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        87903                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1581075498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1581075498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14691057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14691057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005983                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005983                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17986.593154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17986.593154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7444                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7444                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80459                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80459                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1415579000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1415579000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005477                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005477                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17593.793112                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17593.793112                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991751                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14101572                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80427                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           175.333806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353800500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991751                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29462573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29462573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18272073                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18272073                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18272073                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18272073                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5185677                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5185677                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5185677                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5185677                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 660598568297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 660598568297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 660598568297                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 660598568297                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23457750                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23457750                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23457750                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23457750                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.221065                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.221065                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.221065                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.221065                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127389.069604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127389.069604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127389.069604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127389.069604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9455256                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       332999                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99444                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3910                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    95.081212                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.165985                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1454296                       # number of writebacks
system.cpu1.dcache.writebacks::total          1454296                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4175997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4175997                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4175997                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4175997                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009680                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 121952390182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 121952390182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 121952390182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 121952390182                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043042                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043042                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043042                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043042                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120783.208722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120783.208722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120783.208722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120783.208722                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1454296                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15272003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15272003                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2961615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2961615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 305886763000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 305886763000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18233618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18233618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162426                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103283.770173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103283.770173                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2398559                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2398559                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563056                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563056                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61273031000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61273031000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030880                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030880                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108822.268123                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108822.268123                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3000070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3000070                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2224062                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2224062                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 354711805297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 354711805297                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159488.272043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159488.272043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1777438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1777438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446624                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446624                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60679359182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60679359182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085492                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085492                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 135862.289492                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 135862.289492                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          271                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          271                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7057000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.475439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.475439                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26040.590406                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26040.590406                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          135                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3502500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.236842                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.236842                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25944.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25944.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          158                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1215000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1215000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7689.873418                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7689.873418                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6897.435897                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6897.435897                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       318500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       318500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603809                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603809                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446414                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446414                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50716818000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50716818000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050223                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050223                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425066                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425066                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113609.380530                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113609.380530                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446414                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50270404000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50270404000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425066                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425066                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112609.380530                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112609.380530                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.455255                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20331274                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1455977                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.964008                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353812000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.455255                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.889227                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889227                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50473819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50473819                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1389425008500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47433610                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9587652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47135086                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23412861                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10078963                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1049                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1779                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5434653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5434652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26606572                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20827040                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79179119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66515249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       241345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4365256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       241198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       157921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3768457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158598480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3378308288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2837866304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10296704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186147328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10290432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176112448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6737280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160694976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6766453760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37358456                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247374592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90227785                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139785                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383002                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78435350     86.93%     86.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11318989     12.54%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 153258      0.17%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 293779      0.33%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  26409      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90227785                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105744172193                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067780044                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         120921816                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886687201                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          79223426                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33260881108                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39601618359                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2185573804                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         120957886                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1435319975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 948570                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745652                       # Number of bytes of host memory used
host_op_rate                                   951238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1627.11                       # Real time elapsed on the host
host_tick_rate                               28206348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543432525                       # Number of instructions simulated
sim_ops                                    1547773554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045895                       # Number of seconds simulated
sim_ticks                                 45894966500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.337221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15227947                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15329548                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1625869                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18951311                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21642                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36294                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14652                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19060719                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6813                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2188                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1598501                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7222328                       # Number of branches committed
system.cpu0.commit.bw_lim_events               343868                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68766                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25901756                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26551696                       # Number of instructions committed
system.cpu0.commit.committedOps              26582954                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78624490                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.338100                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.933582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63413626     80.65%     80.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9861810     12.54%     93.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3009661      3.83%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       781309      0.99%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       640049      0.81%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       420731      0.54%     99.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       130952      0.17%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22484      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       343868      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78624490                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44204                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26517920                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5566596                       # Number of loads committed
system.cpu0.commit.membars                      46993                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47416      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18171966     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5568384     20.95%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2787010     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26582954                       # Class of committed instruction
system.cpu0.commit.refs                       8356016                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26551696                       # Number of Instructions Simulated
system.cpu0.committedOps                     26582954                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.407124                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.407124                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31216938                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                27921                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13326839                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57771431                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7328106                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41888029                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1600448                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                61228                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               599625                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19060719                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4727401                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74462572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                41537                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          542                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      66002055                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 214                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          484                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3255638                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.210697                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6541515                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15249589                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.729587                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82633146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.801007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.776137                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30992577     37.51%     37.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39807650     48.17%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9577066     11.59%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2088814      2.53%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   50095      0.06%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15046      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   60508      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8298      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   33092      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82633146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1869                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7831768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1845810                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11941234                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.496511                       # Inst execution rate
system.cpu0.iew.exec_refs                    15371705                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4501382                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22911317                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10785802                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             40645                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1017076                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5692766                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52472031                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10870323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1141479                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44916830                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34876                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1666656                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1600448                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1821035                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        56831                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5176                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5219206                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2903346                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           226                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       839664                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1006146                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22218351                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41580647                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738625                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16411023                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.459633                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42503532                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65189517                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26059585                       # number of integer regfile writes
system.cpu0.ipc                              0.293503                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.293503                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            49169      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30293311     65.77%     65.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5607      0.01%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1359      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                856      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10971110     23.82%     89.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4735551     10.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            430      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           254      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46058309                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2250                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4472                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2172                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2349                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     379001                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008229                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 299688     79.07%     79.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    21      0.01%     79.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.01%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 46884     12.37%     91.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32311      8.53%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46385891                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175362258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41578475                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78358963                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52355884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46058309                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             116147                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25889079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           237965                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         47381                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15659610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82633146                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.557383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.889536                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           50172195     60.72%     60.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23959967     29.00%     89.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5756998      6.97%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1306534      1.58%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             957678      1.16%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             134528      0.16%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             268872      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62832      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13542      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82633146                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.509129                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            55552                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4664                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10785802                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5692766                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3986                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        90464914                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1325022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25212235                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16566508                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                191702                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8950773                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                599223                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1730                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83306812                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55574411                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33611455                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40449147                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1115219                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1600448                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2410235                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17044951                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1941                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83304871                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4010308                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             38230                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1345504                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         38335                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130744636                       # The number of ROB reads
system.cpu0.rob.rob_writes                  108978255                       # The number of ROB writes
system.cpu0.timesIdled                          76585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1748                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.737948                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15126692                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15166436                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1520494                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18431089                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9779                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12286                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2507                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18491629                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          931                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1845                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1509156                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7040537                       # Number of branches committed
system.cpu1.commit.bw_lim_events               339317                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          69055                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25229560                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25459918                       # Number of instructions committed
system.cpu1.commit.committedOps              25492713                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74235561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.343403                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.939961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59615889     80.31%     80.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9518497     12.82%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2835145      3.82%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       817409      1.10%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       569951      0.77%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       399630      0.54%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       118852      0.16%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20871      0.03%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       339317      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74235561                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11370                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25433570                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5413539                       # Number of loads committed
system.cpu1.commit.membars                      49296                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        49296      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17648199     69.23%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5415384     21.24%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2379414      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25492713                       # Class of committed instruction
system.cpu1.commit.refs                       7794798                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25459918                       # Number of Instructions Simulated
system.cpu1.committedOps                     25492713                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.126963                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.126963                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29381296                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11409                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13286925                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55916109                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5834634                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40803781                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1510057                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                22113                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               586605                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18491629                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4622092                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71533194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27963                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63741286                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3042790                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.232271                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5061766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15136471                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.800647                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78116373                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.817164                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.757388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27850525     35.65%     35.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39030711     49.96%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9157502     11.72%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1997173      2.56%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29504      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5865      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2283      0.00%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6856      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   35954      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78116373                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1495850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1750971                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11678752                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.544715                       # Inst execution rate
system.cpu1.iew.exec_refs                    14539134                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3932499                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22628683                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10527533                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             31392                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           977257                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5048164                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50709499                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10606635                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1072055                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43365966                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29997                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1372702                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1510057                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1527808                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             105                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5113994                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2666905                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771796                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        979175                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21680903                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40124019                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740244                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16049158                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.503993                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41019422                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62869433                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25387262                       # number of integer regfile writes
system.cpu1.ipc                              0.319799                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.319799                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            50193      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29573192     66.55%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 333      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10703882     24.09%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4110141      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44438021                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     345776                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007781                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 302018     87.34%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 42214     12.21%     99.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1544      0.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44733604                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167567726                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40124019                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75926289                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50608615                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44438021                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             100884                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25216786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           229535                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         31829                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15197030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78116373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.568869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.894787                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           46809819     59.92%     59.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23063786     29.52%     89.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5603933      7.17%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1271054      1.63%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             921009      1.18%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             102608      0.13%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266874      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63433      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13857      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78116373                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.558181                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            51934                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4890                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10527533                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5048164                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    897                       # number of misc regfile reads
system.cpu1.numCycles                        79612223                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12085173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24576752                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16046536                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                196136                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7367406                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                633861                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1190                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80504079                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53757749                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32826279                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39449784                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 25593                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1510057                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1349072                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16779743                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80504079                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3863302                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             31447                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1209818                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         31510                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124613486                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105325556                       # The number of ROB writes
system.cpu1.timesIdled                          15876                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.711600                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15454976                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15499677                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1356778                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17734688                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8372                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13356                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4984                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17792212                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1024                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1933                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1328142                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7052796                       # Number of branches committed
system.cpu2.commit.bw_lim_events               415912                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73806                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24106921                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25335381                       # Number of instructions committed
system.cpu2.commit.committedOps              25370463                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73672787                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344367                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974407                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59551407     80.83%     80.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9211327     12.50%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2488813      3.38%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972509      1.32%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393046      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       496202      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121504      0.16%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22067      0.03%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       415912      0.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73672787                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11594                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25307668                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5429579                       # Number of loads committed
system.cpu2.commit.membars                      52648                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52648      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17669435     69.65%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5431512     21.41%     91.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216448      8.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25370463                       # Class of committed instruction
system.cpu2.commit.refs                       7647960                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25335381                       # Number of Instructions Simulated
system.cpu2.committedOps                     25370463                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.110619                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.110619                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29764873                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28857                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13541129                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54000526                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6346410                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39319538                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1329155                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                70485                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               594721                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17792212                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5408080                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70140055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32764                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61712597                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                 176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2715582                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225765                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5856656                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15463348                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783068                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77354697                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800619                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.762319                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28677242     37.07%     37.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37554268     48.55%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9391974     12.14%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1598274      2.07%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   24554      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13648      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   59532      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6676      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28529      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77354697                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1454011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1547019                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11473023                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540683                       # Inst execution rate
system.cpu2.iew.exec_refs                    14202117                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3653988                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22626313                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10370988                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42782                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           752529                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4517222                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49464136                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10548129                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943860                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42610518                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35906                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1443872                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1329155                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1611185                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              96                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4941409                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2298841                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589649                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        957370                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21389058                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39466554                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735480                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15731216                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500789                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40288358                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61637417                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25138023                       # number of integer regfile writes
system.cpu2.ipc                              0.321479                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321479                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53659      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29108793     66.83%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 841      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10640165     24.43%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3750640      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43554378                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     397836                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009134                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 338666     85.13%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57856     14.54%     99.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1314      0.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43898555                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165096685                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39466554                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73557811                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49336724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43554378                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             127412                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24093673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           235396                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         53606                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14232143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77354697                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563048                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.906305                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46971850     60.72%     60.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22312501     28.84%     89.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5425113      7.01%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1137453      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1033595      1.34%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89942      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             307458      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63826      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12959      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77354697                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552659                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            52867                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2169                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10370988                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4517222                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1011                       # number of misc regfile reads
system.cpu2.numCycles                        78808708                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12888339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24641151                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16072977                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                199024                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7695270                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                643840                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1324                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77676437                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52037044                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32273845                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38174290                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 64818                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1329155                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1393452                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16200868                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77676437                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4121379                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41355                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1175456                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41401                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122728110                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102636840                       # The number of ROB writes
system.cpu2.timesIdled                          16083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.506510                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14386278                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14457625                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           960585                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15747648                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10114                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12127                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2013                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15803446                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          919                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2004                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           951117                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7056141                       # Number of branches committed
system.cpu3.commit.bw_lim_events               713686                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          77375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20685911                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25164037                       # Number of instructions committed
system.cpu3.commit.committedOps              25200917                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69899987                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.360528                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.103745                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57324604     82.01%     82.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8094600     11.58%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1824149      2.61%     96.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       940355      1.35%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       264992      0.38%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       586581      0.84%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       122547      0.18%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28473      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       713686      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69899987                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11544                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25135302                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5430242                       # Number of loads committed
system.cpu3.commit.membars                      55325                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        55325      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17681694     70.16%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5432246     21.56%     91.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2031232      8.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25200917                       # Class of committed instruction
system.cpu3.commit.refs                       7463478                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25164037                       # Number of Instructions Simulated
system.cpu3.committedOps                     25200917                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.958824                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.958824                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30124857                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 9709                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12843653                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49351054                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6358366                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34955214                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                952142                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                20340                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               587537                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15803446                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5938861                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65658684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32792                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55671023                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1923220                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212252                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6357734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14396392                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.747704                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          72978116                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.765630                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.760416                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29185346     39.99%     39.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33223878     45.53%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9458083     12.96%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  982741      1.35%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   26230      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6381      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   52870      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8778      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   33809      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72978116                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1477851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1117528                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10831917                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.541626                       # Inst execution rate
system.cpu3.iew.exec_refs                    13438672                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3344057                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22818192                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9730190                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             41493                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           427067                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3876002                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45873812                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10094615                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           744123                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40327279                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 59836                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1357562                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                952142                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1534152                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4299948                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1842766                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363310                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        754218                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20730540                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37471328                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.724265                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15014395                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.503268                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38124215                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58372533                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23924136                       # number of integer regfile writes
system.cpu3.ipc                              0.337972                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337972                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            56347      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27440655     66.81%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 200      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10178970     24.78%     91.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3394950      8.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41071402                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     513305                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012498                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 420261     81.87%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 92035     17.93%     99.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1009      0.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41528360                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155850238                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37471328                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66546710                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45747035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41071402                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             126777                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20672895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216013                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         49402                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11909021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     72978116                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.562791                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952881                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45252074     62.01%     62.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20139060     27.60%     89.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4836962      6.63%     96.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1001042      1.37%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1121442      1.54%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             125372      0.17%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             392494      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89660      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20010      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72978116                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.551620                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            63615                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            7728                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9730190                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3876002                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1022                       # number of misc regfile reads
system.cpu3.numCycles                        74455967                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17241426                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24742719                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16083397                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                167726                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7337062                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                624942                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1636                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71121574                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47745031                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30072301                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34201477                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 53528                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                952142                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1317037                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13988904                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71121574                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4427679                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40426                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1270191                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40650                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115067344                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94851959                       # The number of ROB writes
system.cpu3.timesIdled                          15961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           242979                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               102691                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              468342                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              21307                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 54175                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2174919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4313018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       119312                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37185                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2038953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2076138                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1711184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931783                       # Transaction distribution
system.membus.trans_dist::WritebackClean           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1206603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4658                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3312                       # Transaction distribution
system.membus.trans_dist::ReadExReq            454155                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453962                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1711184                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6478164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6478164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    198204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198204224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6781                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2174620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2174620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2174620                       # Request fanout histogram
system.membus.respLayer1.occupancy        11486550114                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8537059188                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1076                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12042451.762523                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20135534.986853                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          539    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    108503500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            539                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39404085000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6490881500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5391452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5391452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5391452                       # number of overall hits
system.cpu2.icache.overall_hits::total        5391452                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16627                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16627                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16627                       # number of overall misses
system.cpu2.icache.overall_misses::total        16627                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1119682000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1119682000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1119682000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1119682000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5408079                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5408079                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5408079                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5408079                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003074                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003074                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003074                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003074                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67341.192037                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67341.192037                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67341.192037                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67341.192037                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1883                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.891892                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15710                       # number of writebacks
system.cpu2.icache.writebacks::total            15710                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          917                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          917                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          917                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          917                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15710                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15710                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15710                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15710                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1044365500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1044365500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1044365500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1044365500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002905                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002905                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002905                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002905                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 66477.753024                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66477.753024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 66477.753024                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66477.753024                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15710                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5391452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5391452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16627                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1119682000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1119682000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5408079                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5408079                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003074                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003074                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67341.192037                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67341.192037                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          917                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15710                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15710                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1044365500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1044365500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 66477.753024                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66477.753024                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5842063                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15742                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           371.113137                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10831868                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10831868                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6914325                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6914325                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6914325                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6914325                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5433841                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5433841                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5433841                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5433841                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 463580557800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 463580557800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 463580557800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 463580557800                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12348166                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12348166                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12348166                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12348166                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440052                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440052                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440052                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440052                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85313.603729                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85313.603729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85313.603729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85313.603729                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1556728                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4147204                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19263                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46001                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.814411                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    90.154649                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       496229                       # number of writebacks
system.cpu2.dcache.writebacks::total           496229                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4934153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4934153                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4934153                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4934153                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499688                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499688                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55184547465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55184547465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55184547465                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55184547465                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040467                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040467                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040467                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040467                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110438.008247                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110438.008247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110438.008247                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110438.008247                       # average overall mshr miss latency
system.cpu2.dcache.replacements                496229                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5479922                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5479922                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4670010                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4670010                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 404272697500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 404272697500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10149932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10149932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460103                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460103                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86567.844073                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86567.844073                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4281716                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4281716                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       388294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       388294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43206232000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43206232000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111271.953726                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111271.953726                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1434403                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1434403                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       763831                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       763831                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59307860300                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59307860300                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198234                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198234                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.347475                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.347475                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77645.264856                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77645.264856                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       652437                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       652437                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111394                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111394                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11978315465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11978315465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050674                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107531.065093                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107531.065093                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18164                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          702                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          702                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     20367500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20367500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29013.532764                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29013.532764                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          560                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          560                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14000500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14000500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.029683                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029683                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25000.892857                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25000.892857                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17324                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17324                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          783                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          783                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6932000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6932000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18107                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18107                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.043243                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043243                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8853.128991                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8853.128991                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          777                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          777                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6199000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6199000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.042912                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.042912                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7978.120978                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7978.120978                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       732500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       732500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       688500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          641                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            641                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1292                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1292                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12244000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12244000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1933                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1933                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.668391                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.668391                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9476.780186                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9476.780186                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1291                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1291                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10952000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10952000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.667874                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.667874                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8483.346243                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8483.346243                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.482978                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7454660                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500426                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.896628                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.482978                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983843                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983843                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25274538                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25274538                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1154                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          578                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14995279.411765                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30598696.046688                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          578    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    205581500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            578                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37227695000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8667271500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5922548                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5922548                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5922548                       # number of overall hits
system.cpu3.icache.overall_hits::total        5922548                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16312                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16312                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16312                       # number of overall misses
system.cpu3.icache.overall_misses::total        16312                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1119448500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1119448500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1119448500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1119448500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5938860                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5938860                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5938860                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5938860                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002747                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002747                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002747                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002747                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68627.298921                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68627.298921                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68627.298921                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68627.298921                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1561                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    57.814815                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15428                       # number of writebacks
system.cpu3.icache.writebacks::total            15428                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          884                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          884                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          884                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          884                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15428                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15428                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15428                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1046451000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1046451000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1046451000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1046451000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002598                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002598                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67828.039927                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67828.039927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67828.039927                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67828.039927                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15428                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5922548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5922548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16312                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16312                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1119448500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1119448500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5938860                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5938860                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002747                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002747                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68627.298921                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68627.298921                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          884                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15428                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15428                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1046451000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1046451000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002598                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002598                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67828.039927                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67828.039927                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6389487                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15460                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           413.291527                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11893148                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11893148                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5948221                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5948221                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5948221                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5948221                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5580581                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5580581                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5580581                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5580581                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 480617977215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 480617977215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 480617977215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 480617977215                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11528802                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11528802                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11528802                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11528802                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.484056                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.484056                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.484056                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.484056                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86123.286664                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86123.286664                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86123.286664                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86123.286664                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1576924                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5624733                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19845                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          61116                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.462031                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.033723                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497271                       # number of writebacks
system.cpu3.dcache.writebacks::total           497271                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5079812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5079812                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5079812                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5079812                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       500769                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       500769                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       500769                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       500769                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55633180458                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55633180458                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55633180458                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55633180458                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043436                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043436                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043436                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043436                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111095.496043                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111095.496043                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111095.496043                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111095.496043                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497271                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4733713                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4733713                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4782881                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4782881                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 416798284000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 416798284000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9516594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9516594                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.502583                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.502583                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87143.770460                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87143.770460                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4393614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4393614                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       389267                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       389267                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43201487000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43201487000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040904                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040904                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110981.632145                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110981.632145                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1214508                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1214508                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       797700                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       797700                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63819693215                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63819693215                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2012208                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2012208                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.396430                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.396430                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80004.629830                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80004.629830                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       686198                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       686198                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111502                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111502                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12431693458                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12431693458                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055413                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055413                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111493.008717                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111493.008717                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          796                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          796                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     27189000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     27189000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040355                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040355                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34157.035176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34157.035176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          627                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          627                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17537000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031787                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27969.696970                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27969.696970                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          679                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          679                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5878000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5878000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18886                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.035953                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.035953                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8656.848306                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8656.848306                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          678                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          678                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5252000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5252000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.035900                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035900                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7746.312684                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7746.312684                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1065500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1065500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            645                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1359                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1359                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15945500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15945500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2004                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2004                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.678144                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.678144                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11733.259750                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11733.259750                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1358                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1358                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     14586500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     14586500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.677645                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.677645                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10741.163476                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10741.163476                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.261959                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6491891                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           501525                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.944302                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.261959                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.976936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976936                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23640334                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23640334                       # Number of data accesses
system.cpu0.numPwrStateTransitions                310                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4274764.516129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11253001.486517                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          155    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     64625500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            155                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45232378000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    662588500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4649985                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4649985                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4649985                       # number of overall hits
system.cpu0.icache.overall_hits::total        4649985                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77413                       # number of overall misses
system.cpu0.icache.overall_misses::total        77413                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5853597493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5853597493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5853597493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5853597493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4727398                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4727398                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4727398                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4727398                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016375                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75615.174363                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75615.174363                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75615.174363                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75615.174363                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16256                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              213                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.319249                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72467                       # number of writebacks
system.cpu0.icache.writebacks::total            72467                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4946                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4946                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4946                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4946                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72467                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72467                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72467                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5459981994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5459981994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5459981994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5459981994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75344.391157                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75344.391157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75344.391157                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75344.391157                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72467                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4649985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4649985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5853597493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5853597493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4727398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4727398                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75615.174363                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75615.174363                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4946                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4946                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72467                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5459981994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5459981994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75344.391157                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75344.391157                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4723889                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72499                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.157988                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9527263                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9527263                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7775307                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7775307                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7775307                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7775307                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5542186                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5542186                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5542186                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5542186                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 475735566807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 475735566807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 475735566807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 475735566807                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13317493                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13317493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13317493                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13317493                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416158                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.416158                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416158                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.416158                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85838.975236                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85838.975236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85838.975236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85838.975236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2429324                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2669360                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37766                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29349                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.325690                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.952332                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549866                       # number of writebacks
system.cpu0.dcache.writebacks::total           549866                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4989583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4989583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4989583                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4989583                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552603                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552603                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552603                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59930460577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59930460577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59930460577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59930460577                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041495                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041495                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041495                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041495                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108451.203806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108451.203806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108451.203806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108451.203806                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549866                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5999963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5999963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4547711                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4547711                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 396635899000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 396635899000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10547674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10547674                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.431158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.431158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87216.601715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87216.601715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4143733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4143733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403978                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44571880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44571880000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038300                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110332.443846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110332.443846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1775344                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1775344                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       994475                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       994475                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  79099667807                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  79099667807                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769819                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769819                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.359040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.359040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79539.121453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79539.121453                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       845850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       845850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148625                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148625                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15358580577                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15358580577                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 103337.800350                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 103337.800350                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16884                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16884                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1152                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1152                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27513500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27513500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.063872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.063872                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23883.246528                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23883.246528                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          956                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          956                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          196                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          196                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16017.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16017.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15860                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15860                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1532                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1532                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19068500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19068500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088086                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12446.801567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12446.801567                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1524                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17545500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17545500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087626                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087626                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11512.795276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11512.795276                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1353                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1353                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          835                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8838500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8838500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.381627                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.381627                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10585.029940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10585.029940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8001000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8001000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.380256                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.380256                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9616.586538                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9616.586538                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.925422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8365192                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552526                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.139907                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.925422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997669                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997669                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27262712                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27262712                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               17457                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4870                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6905                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                9426                       # number of demand (read+write) hits
system.l2.demand_hits::total                    66630                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9908                       # number of overall hits
system.l2.overall_hits::.cpu0.data              17457                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4870                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6905                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5269                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7742                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5053                       # number of overall hits
system.l2.overall_hits::.cpu3.data               9426                       # number of overall hits
system.l2.overall_hits::total                   66630                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            528639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486851                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10441                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488918                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            488269                       # number of demand (read+write) misses
system.l2.demand_misses::total                2086726                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62558                       # number of overall misses
system.l2.overall_misses::.cpu0.data           528639                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10675                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486851                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10441                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488918                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10375                       # number of overall misses
system.l2.overall_misses::.cpu3.data           488269                       # number of overall misses
system.l2.overall_misses::total               2086726                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5230879943                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  58717157734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    986275952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53990544670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    952124459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54283653712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    956799947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54708785727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229826222144                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5230879943                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  58717157734                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    986275952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53990544670                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    952124459                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54283653712                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    956799947                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54708785727                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229826222144                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          546096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15545                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496660                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          497695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         546096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15545                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496660                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         497695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.863274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.968033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.686716                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.664609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.984412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.672479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.981061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.969058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.863274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.968033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.686716                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.664609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.984412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.672479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.981061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.969058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83616.482992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111072.315387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92391.189883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110897.471033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91190.926061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111028.135008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92221.681639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112046.404189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110137.230352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83616.482992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111072.315387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92391.189883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110897.471033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91190.926061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111028.135008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92221.681639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112046.404189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110137.230352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              62896                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3199                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.661144                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     89013                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931779                       # number of writebacks
system.l2.writebacks::total                    931779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          11245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1436                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3507                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26428                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         11245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1436                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3507                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26428                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       517394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       487482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       486622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2060298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       517394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       487482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       486622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       105832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2166130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4579016957                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  52698295755                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    622968971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49038872700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    575177465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49298872241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    587620464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49725746760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 207126571313                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4579016957                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  52698295755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    622968971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49038872700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    575177465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49298872241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    587620464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49725746760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  12115544387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 219242115700                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.947441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.470569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.983638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.430554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.981521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.445165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.977751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.947441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.470569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.983638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.430554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.981521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.445165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.977751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.005932                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73646.052448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101853.318274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85163.222283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100970.135913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85035.107185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101129.625793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85559.182295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102185.570648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100532.336251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73646.052448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101853.318274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85163.222283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100970.135913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85035.107185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101129.625793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85559.182295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102185.570648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 114479.027015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101213.738649                       # average overall mshr miss latency
system.l2.replacements                        4210401                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938563                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1157043                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157043                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           12                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             12                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1157055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157055                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           12                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       105832                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         105832                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  12115544387                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  12115544387                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 114479.027015                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 114479.027015                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  359                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           215                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                670                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       656000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       407500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       321500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1564000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1029                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.718954                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.653495                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.634328                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.627240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5963.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1895.348837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1052.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1837.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2334.328358                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          211                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          169                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           661                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3434500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3548999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13697499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.718954                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.641337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.630597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.612903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.642371                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21310.426540                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20322.485207                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20754.380117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20722.388805                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                284                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          363                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              714                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2102999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       259500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       457000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2819499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.674721                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.700565                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.776398                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.836066                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.715431                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5793.385675                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2092.741935                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4480.392157                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3948.878151                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          353                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          121                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          698                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7486999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2551500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2513000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2096998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     14648497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.656134                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.683616                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.776398                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.811475                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.699399                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21209.628895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21086.776860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20104                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21181.797980                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20986.385387                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         136086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              464412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14904230404                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11811336874                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11783314894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12238951406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50737833578                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.940106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.988880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.989427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.974818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109520.673721                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107908.465187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107730.209859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111780.433150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109251.771225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        10274                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          196                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10789                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       125812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109182                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         453623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12857022913                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10709324380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10677624403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11132384918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45376356614                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.869132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.987108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.987647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952171                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102192.341851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97949.644487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97796.563564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 101857.237524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100030.987437                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10441                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94049                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5230879943                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    986275952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    952124459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    956799947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8126080301                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.863274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.686716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.664609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.672479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83616.482992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92391.189883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91190.926061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92221.681639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86402.623111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          382                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3677                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3507                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         10926                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6868                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        83123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4579016957                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    622968971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    575177465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    587620464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6364783857                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.470569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.430554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.445165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73646.052448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85163.222283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85035.107185                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85559.182295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76570.670657                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         8787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         6512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         8256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       379540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       378778                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1528265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43812927330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42179207796                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42500338818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42469834321                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 170962308265                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       386052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       387034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.978106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.984407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.983132                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.978669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111610.221626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111764.383631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 111978.549871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112123.286783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111866.926394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          971                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1052                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1240                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1450                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4713                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       391582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       378300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       377328                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1523552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39841272842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38329548320                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38621247838                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38593361842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155385430842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.975686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.981663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.979920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.974922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101744.392853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101847.650063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102091.588258                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102280.673160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101988.925118                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          907                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               916                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2066                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           41                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2187                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     71284999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        14999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       118000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       150998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     71568996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2973                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           44                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           61                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.694921                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.931818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.901639                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.704802                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34503.871733                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   599.960000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  2878.048780                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  2745.418182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32724.735254                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          890                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          895                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     23149974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       477000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       798497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1049995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25475466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.395560                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.960000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.852459                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.416371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19685.352041                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19962.425000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20192.211538                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19717.852941                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998769                       # Cycle average of tags in use
system.l2.tags.total_refs                     4329209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4212257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.027765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.329018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.586198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.523076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.862939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.407379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.122831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.365026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.753549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.599341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.449412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.348891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.008173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.029108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.017544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.027399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.538272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38245049                       # Number of tag accesses
system.l2.tags.data_accesses                 38245049                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3979328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33133760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        468160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31083456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        432896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31199296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        439552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      6688960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138569344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3979328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       468160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       432896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       439552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5319936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59634112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59634112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         517715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         487489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         486624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       104515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2165146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         86705107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        721947580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10200683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677273749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          9432320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        679797773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9577347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        678591540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    145744959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3019271057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     86705107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10200683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      9432320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9577347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115915457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1299360617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1299360617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1299360617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        86705107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       721947580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10200683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677273749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         9432320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       679797773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9577347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       678591540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    145744959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4318631674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    513844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    483903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    485783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    485199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    104273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000099051750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3977573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2165146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931795                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2165146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9020                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2689                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            150932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            136060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            140382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           129048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           128951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56660                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90084478337                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10780630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            130511840837                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41780.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60530.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1279140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  845469                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2165146                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  295971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  385113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  397412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  357892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  269508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  175387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  105098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   19057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  63304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  63582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       960634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.548386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.170469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.432408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       495667     51.60%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314698     32.76%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17359      1.81%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11880      1.24%     87.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9550      0.99%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7771      0.81%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6875      0.72%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5513      0.57%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91321      9.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       960634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.979039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.446319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.873522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          29398     51.78%     51.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         19581     34.49%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          5577      9.82%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1760      3.10%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          224      0.39%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           82      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           48      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           41      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.233108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50802     89.48%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              852      1.50%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1272      2.24%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1190      2.10%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1087      1.91%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              739      1.30%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              428      0.75%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              216      0.38%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               96      0.17%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               42      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              137992064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  577280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59463360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138569344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59634880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3006.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1295.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3019.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1299.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45894919500                       # Total gap between requests
system.mem_ctrls.avgGap                      14819.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3979328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32886016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       468160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30969792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       432896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31090112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       439552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31052736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6673472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59463360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 86705107.410852998495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 716549515.293795824051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10200682.900596516207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 674797137.067307829857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 9432319.773019116372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 677418775.324740648270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9577346.570238808170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 676604394.078814744949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 145407492.562392443419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1295640122.103586196899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       517715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       487489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       486624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       104515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931795                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2007512656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31259273464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    317274337                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28920932695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    291731313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29100682415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    300184549                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29549838198                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   8764411210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1190975742115                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32287.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60379.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43373.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59547.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43130.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59695.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43707.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60724.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     83857.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1278152.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3420995340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1818302145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7574297640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410204500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3623302800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20680925820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208150560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39736178805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        865.806903                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    254220002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1532700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44108046498                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3437917140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1827303885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7820442000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2439775800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3623302800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20657538720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        227844960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40034125305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        872.298824                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    310182510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1532700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44052083990                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1020                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11916067.514677                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17639838.859331                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     87759000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39805856000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6089110500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4605875                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4605875                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4605875                       # number of overall hits
system.cpu1.icache.overall_hits::total        4605875                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16217                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16217                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16217                       # number of overall misses
system.cpu1.icache.overall_misses::total        16217                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1135938000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1135938000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1135938000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1135938000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4622092                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4622092                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4622092                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4622092                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003509                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003509                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003509                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003509                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70046.124437                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70046.124437                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70046.124437                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70046.124437                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2519                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    71.971429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15545                       # number of writebacks
system.cpu1.icache.writebacks::total            15545                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          672                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          672                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          672                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          672                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15545                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15545                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15545                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1073492000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1073492000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1073492000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1073492000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003363                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003363                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003363                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003363                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69057.060148                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69057.060148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69057.060148                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69057.060148                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15545                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4605875                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4605875                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16217                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16217                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1135938000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1135938000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4622092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4622092                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003509                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003509                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70046.124437                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70046.124437                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          672                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          672                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15545                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1073492000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1073492000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69057.060148                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69057.060148                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5203461                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15577                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           334.047699                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9259729                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9259729                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7377200                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7377200                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7377200                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7377200                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5290615                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5290615                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5290615                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5290615                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 452598342529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 452598342529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 452598342529                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 452598342529                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12667815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12667815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12667815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12667815                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417642                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417642                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85547.397142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85547.397142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85547.397142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85547.397142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1514349                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2659011                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19004                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29056                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.685803                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.513319                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493018                       # number of writebacks
system.cpu1.dcache.writebacks::total           493018                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4794175                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4794175                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4794175                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4794175                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496440                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54867914977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54867914977                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54867914977                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54867914977                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039189                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039189                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039189                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039189                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110522.751948                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110522.751948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110522.751948                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110522.751948                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493018                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5783982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5783982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4521436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4521436                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 391852363000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 391852363000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10305418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10305418                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.438744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.438744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86665.467122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86665.467122                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4136091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4136091                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42867872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42867872500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111245.435908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111245.435908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1593218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1593218                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       769179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       769179                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60745979529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60745979529                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.325593                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.325593                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78975.088411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78975.088411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       658084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       658084                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111095                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12000042477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12000042477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108016.044619                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108016.044619                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17023                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17023                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          672                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          672                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23762000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23762000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.037977                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037977                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35360.119048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35360.119048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          544                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          544                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16539000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030743                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030743                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30402.573529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30402.573529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          768                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          768                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      7136000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7136000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        16954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.045299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.045299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9291.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9291.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          763                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          763                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6415000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045004                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045004                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8407.601573                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8407.601573                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1067000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1067000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1025000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1025000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            663                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1182                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1182                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14457000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14457000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1845                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1845                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.640650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.640650                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12230.964467                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12230.964467                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1182                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13275000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13275000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.640650                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.640650                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11230.964467                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11230.964467                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.418261                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7912212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497033                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.918887                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.418261                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981821                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981821                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25905623                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25905623                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45894966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1687956                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870345                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216968                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3278624                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           188367                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5012                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8615                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479339                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119149                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568812                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3103                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1654792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1495726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1498921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6493178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9275776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70141632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1989760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63153536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2010880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63544896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1974784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63677824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275769088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4419440                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60535104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6579162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.351831                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.546801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4416643     67.13%     67.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2076671     31.56%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34214      0.52%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36879      0.56%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14755      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6579162                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4325180660                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         752011824                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25420408                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         753621891                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24912184                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827264160                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108935400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         746916406                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25022854                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
