;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/27/2016 2:26:36 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x11D90000  	4569
0x0008	0x11BD0000  	4541
0x000C	0x11BD0000  	4541
0x0010	0x11BD0000  	4541
0x0014	0x11BD0000  	4541
0x0018	0x11BD0000  	4541
0x001C	0x11BD0000  	4541
0x0020	0x11BD0000  	4541
0x0024	0x11BD0000  	4541
0x0028	0x11BD0000  	4541
0x002C	0x11BD0000  	4541
0x0030	0x11BD0000  	4541
0x0034	0x11BD0000  	4541
0x0038	0x11BD0000  	4541
0x003C	0x11BD0000  	4541
0x0040	0x11BD0000  	4541
0x0044	0x11BD0000  	4541
0x0048	0x11BD0000  	4541
0x004C	0x11BD0000  	4541
0x0050	0x11BD0000  	4541
0x0054	0x11BD0000  	4541
0x0058	0x11BD0000  	4541
0x005C	0x11BD0000  	4541
0x0060	0x11BD0000  	4541
0x0064	0x11BD0000  	4541
0x0068	0x11BD0000  	4541
0x006C	0x11BD0000  	4541
0x0070	0x11BD0000  	4541
0x0074	0x11BD0000  	4541
0x0078	0x11BD0000  	4541
0x007C	0x11BD0000  	4541
0x0080	0x11BD0000  	4541
0x0084	0x11BD0000  	4541
0x0088	0x11BD0000  	4541
0x008C	0x11BD0000  	4541
0x0090	0x11BD0000  	4541
0x0094	0x11BD0000  	4541
0x0098	0x11BD0000  	4541
0x009C	0x11BD0000  	4541
0x00A0	0x11BD0000  	4541
0x00A4	0x11BD0000  	4541
0x00A8	0x11BD0000  	4541
0x00AC	0x11BD0000  	4541
0x00B0	0x11BD0000  	4541
0x00B4	0x11BD0000  	4541
0x00B8	0x11BD0000  	4541
0x00BC	0x11BD0000  	4541
0x00C0	0x11BD0000  	4541
0x00C4	0x11BD0000  	4541
0x00C8	0x11BD0000  	4541
0x00CC	0x11BD0000  	4541
0x00D0	0x11BD0000  	4541
0x00D4	0x11BD0000  	4541
0x00D8	0x11BD0000  	4541
0x00DC	0x11BD0000  	4541
0x00E0	0x11BD0000  	4541
0x00E4	0x11BD0000  	4541
0x00E8	0x11BD0000  	4541
0x00EC	0x11BD0000  	4541
0x00F0	0x11BD0000  	4541
0x00F4	0x11BD0000  	4541
0x00F8	0x11BD0000  	4541
0x00FC	0x11BD0000  	4541
0x0100	0x11BD0000  	4541
0x0104	0x11BD0000  	4541
0x0108	0x11BD0000  	4541
0x010C	0x11BD0000  	4541
0x0110	0x11BD0000  	4541
0x0114	0x11BD0000  	4541
0x0118	0x11BD0000  	4541
0x011C	0x11BD0000  	4541
0x0120	0x11BD0000  	4541
0x0124	0x11BD0000  	4541
0x0128	0x11BD0000  	4541
0x012C	0x11BD0000  	4541
0x0130	0x11BD0000  	4541
0x0134	0x11BD0000  	4541
0x0138	0x11BD0000  	4541
0x013C	0x11BD0000  	4541
0x0140	0x11BD0000  	4541
0x0144	0x11BD0000  	4541
0x0148	0x11BD0000  	4541
0x014C	0x11BD0000  	4541
; end of ____SysVT
_main:
;Voltmeter_ARM.c, 18 :: 		void main()
0x11D8	0xB084    SUB	SP, SP, #16
0x11DA	0xF000F859  BL	4752
0x11DE	0xF000F9DF  BL	5536
0x11E2	0xF7FFFFEF  BL	4548
0x11E6	0xF000F99B  BL	5408
;Voltmeter_ARM.c, 20 :: 		system_setup();
0x11EA	0xF7FFFEE1  BL	_system_setup+0
;Voltmeter_ARM.c, 22 :: 		UART1_Write_Text( "Entering While Loop...\r\n" );
0x11EE	0x4821    LDR	R0, [PC, #132]
0x11F0	0xF7FFFD24  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 24 :: 		while (1) {
L_main0:
;Voltmeter_ARM.c, 26 :: 		voltage = 0;
0x11F4	0xF04F0100  MOV	R1, #0
0x11F8	0x481F    LDR	R0, [PC, #124]
0x11FA	0x9003    STR	R0, [SP, #12]
0x11FC	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 28 :: 		measurement = getADC()/2;        // Get ADC result
0x11FE	0xF7FFFC7F  BL	_getADC+0
0x1202	0x0840    LSRS	R0, R0, #1
0x1204	0xB280    UXTH	R0, R0
0x1206	0xF7FFFFC3  BL	__UnsignedIntegralToFloat+0
0x120A	0x491C    LDR	R1, [PC, #112]
0x120C	0x9102    STR	R1, [SP, #8]
0x120E	0x6008    STR	R0, [R1, #0]
;Voltmeter_ARM.c, 29 :: 		voltage = (measurement - calibration)*33.3405;
0x1210	0x481B    LDR	R0, [PC, #108]
0x1212	0x8800    LDRH	R0, [R0, #0]
0x1214	0xF7FFFFBC  BL	__UnsignedIntegralToFloat+0
0x1218	0x9001    STR	R0, [SP, #4]
0x121A	0x9802    LDR	R0, [SP, #8]
0x121C	0x6800    LDR	R0, [R0, #0]
0x121E	0x9100    STR	R1, [SP, #0]
0x1220	0x9901    LDR	R1, [SP, #4]
0x1222	0x460A    MOV	R2, R1
0x1224	0xF7FFFF32  BL	__Sub_FP+0
0x1228	0x9900    LDR	R1, [SP, #0]
0x122A	0x4A16    LDR	R2, [PC, #88]
0x122C	0xF7FFFE5C  BL	__Mul_FP+0
0x1230	0x9903    LDR	R1, [SP, #12]
0x1232	0x6008    STR	R0, [R1, #0]
;Voltmeter_ARM.c, 31 :: 		FloatToStr(voltage, txt);
0x1234	0x4600    MOV	R0, R0
0x1236	0x4914    LDR	R1, [PC, #80]
0x1238	0xF7FFFD18  BL	_FloatToStr+0
;Voltmeter_ARM.c, 33 :: 		UART1_Write_Text(txt);
0x123C	0x4812    LDR	R0, [PC, #72]
0x123E	0xF7FFFCFD  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 34 :: 		UART1_Write(32);
0x1242	0x2020    MOVS	R0, #32
0x1244	0xF7FFFE42  BL	_UART1_Write+0
;Voltmeter_ARM.c, 35 :: 		UART1_Write_Text("mV");
0x1248	0x4810    LDR	R0, [PC, #64]
0x124A	0xF7FFFCF7  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 36 :: 		UART1_Write(13);
0x124E	0x200D    MOVS	R0, #13
0x1250	0xF7FFFE3C  BL	_UART1_Write+0
;Voltmeter_ARM.c, 37 :: 		UART1_Write(10);
0x1254	0x200A    MOVS	R0, #10
0x1256	0xF7FFFE39  BL	_UART1_Write+0
;Voltmeter_ARM.c, 39 :: 		delay_ms(1000);                //Za test moze sa delay da se resi sample rate, za ozbiljnije interrupt + TMR
0x125A	0xF64127FF  MOVW	R7, #6911
0x125E	0xF2C007B7  MOVT	R7, #183
L_main2:
0x1262	0x1E7F    SUBS	R7, R7, #1
0x1264	0xD1FD    BNE	L_main2
0x1266	0xBF00    NOP
0x1268	0xBF00    NOP
0x126A	0xBF00    NOP
0x126C	0xBF00    NOP
0x126E	0xBF00    NOP
;Voltmeter_ARM.c, 40 :: 		}
0x1270	0xE7C0    B	L_main0
;Voltmeter_ARM.c, 41 :: 		}
L_end_main:
L__main_end_loop:
0x1272	0xE7FE    B	L__main_end_loop
0x1274	0x00392000  	?lstr1_Voltmeter_ARM+0
0x1278	0x00602000  	_voltage+0
0x127C	0x00682000  	_measurement+0
0x1280	0x00662000  	_calibration+0
0x1284	0x5CAC4205  	#1107647660
0x1288	0x006C2000  	_txt+0
0x128C	0x00522000  	?lstr2_Voltmeter_ARM+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x0C58	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x0C5A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x0C5E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x0C62	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x0C66	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x0C68	0xB001    ADD	SP, SP, #4
0x0C6A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x0F74	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x0F76	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x0F7A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x0F7E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x0F82	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x0F84	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x0F88	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x0F8A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x0F8C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x0F8E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x0F92	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x0F96	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x0F98	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x0F9C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x0F9E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x0FA0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x0FA4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x0FA8	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x0FAA	0xB001    ADD	SP, SP, #4
0x0FAC	0x4770    BX	LR
; end of ___FillZeros
_system_setup:
;Voltmeter_ARM.c, 43 :: 		void system_setup( void )
0x0FB0	0xB081    SUB	SP, SP, #4
0x0FB2	0xF8CDE000  STR	LR, [SP, #0]
;Voltmeter_ARM.c, 45 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_13 );
0x0FB6	0xF2420100  MOVW	R1, #8192
0x0FBA	0x482A    LDR	R0, [PC, #168]
0x0FBC	0xF7FFFE16  BL	_GPIO_Digital_Output+0
;Voltmeter_ARM.c, 47 :: 		UART1_Init(9600);               // Initialize UART module at 9600 bps
0x0FC0	0xF2425080  MOVW	R0, #9600
0x0FC4	0xF7FFFDF8  BL	_UART1_Init+0
;Voltmeter_ARM.c, 48 :: 		Delay_ms(300);                  // Wait for UART module to stabilize
0x0FC8	0xF64E677F  MOVW	R7, #61055
0x0FCC	0xF2C00736  MOVT	R7, #54
L_system_setup4:
0x0FD0	0x1E7F    SUBS	R7, R7, #1
0x0FD2	0xD1FD    BNE	L_system_setup4
0x0FD4	0xBF00    NOP
0x0FD6	0xBF00    NOP
0x0FD8	0xBF00    NOP
0x0FDA	0xBF00    NOP
0x0FDC	0xBF00    NOP
;Voltmeter_ARM.c, 49 :: 		UART1_Write_Text( "UART Initialized\r\n" );
0x0FDE	0x4822    LDR	R0, [PC, #136]
0x0FE0	0xF7FFFE2C  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 51 :: 		ADC1_Init();
0x0FE4	0xF7FFFE10  BL	_ADC1_Init+0
;Voltmeter_ARM.c, 52 :: 		Delay_ms(300);
0x0FE8	0xF64E677F  MOVW	R7, #61055
0x0FEC	0xF2C00736  MOVT	R7, #54
L_system_setup6:
0x0FF0	0x1E7F    SUBS	R7, R7, #1
0x0FF2	0xD1FD    BNE	L_system_setup6
0x0FF4	0xBF00    NOP
0x0FF6	0xBF00    NOP
0x0FF8	0xBF00    NOP
0x0FFA	0xBF00    NOP
0x0FFC	0xBF00    NOP
;Voltmeter_ARM.c, 53 :: 		UART1_Write_Text( "ADC 1 Initialized\r\n" );
0x0FFE	0x481B    LDR	R0, [PC, #108]
0x1000	0xF7FFFE1C  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 55 :: 		voltage = 0;
0x1004	0xF04F0100  MOV	R1, #0
0x1008	0x4819    LDR	R0, [PC, #100]
0x100A	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 56 :: 		sum = 0;
0x100C	0x2100    MOVS	R1, #0
0x100E	0x4819    LDR	R0, [PC, #100]
0x1010	0x8001    STRH	R1, [R0, #0]
;Voltmeter_ARM.c, 57 :: 		measurement = 0;
0x1012	0xF04F0100  MOV	R1, #0
0x1016	0x4818    LDR	R0, [PC, #96]
0x1018	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 58 :: 		calibration = 0;
0x101A	0x2100    MOVS	R1, #0
0x101C	0x4817    LDR	R0, [PC, #92]
0x101E	0x8001    STRH	R1, [R0, #0]
;Voltmeter_ARM.c, 60 :: 		Chip_Select = 1;                 // Deselect MCP3204
0x1020	0x2101    MOVS	R1, #1
0x1022	0xB249    SXTB	R1, R1
0x1024	0x4816    LDR	R0, [PC, #88]
0x1026	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 66 :: 		_SPI_SSI_1, &_GPIO_MODULE_SPI3_PC10_11_12 );
0x1028	0x4A16    LDR	R2, [PC, #88]
0x102A	0xF2403105  MOVW	R1, #773
;Voltmeter_ARM.c, 63 :: 		SPI3_Init_Advanced( _SPI_FPCLK_DIV16, _SPI_MASTER | _SPI_8_BIT |
0x102E	0x2003    MOVS	R0, #3
;Voltmeter_ARM.c, 66 :: 		_SPI_SSI_1, &_GPIO_MODULE_SPI3_PC10_11_12 );
0x1030	0xF7FFFD98  BL	_SPI3_Init_Advanced+0
;Voltmeter_ARM.c, 67 :: 		Delay_ms(300);
0x1034	0xF64E677F  MOVW	R7, #61055
0x1038	0xF2C00736  MOVT	R7, #54
0x103C	0xBF00    NOP
0x103E	0xBF00    NOP
L_system_setup8:
0x1040	0x1E7F    SUBS	R7, R7, #1
0x1042	0xD1FD    BNE	L_system_setup8
0x1044	0xBF00    NOP
0x1046	0xBF00    NOP
0x1048	0xBF00    NOP
;Voltmeter_ARM.c, 68 :: 		UART1_Write_Text( "SPI Initialized\r\n" );
0x104A	0x480F    LDR	R0, [PC, #60]
0x104C	0xF7FFFDF6  BL	_UART1_Write_Text+0
;Voltmeter_ARM.c, 70 :: 		calibration = getADC()/2;
0x1050	0xF7FFFD56  BL	_getADC+0
0x1054	0x0841    LSRS	R1, R0, #1
0x1056	0x4809    LDR	R0, [PC, #36]
0x1058	0x8001    STRH	R1, [R0, #0]
;Voltmeter_ARM.c, 72 :: 		}
L_end_system_setup:
0x105A	0xF8DDE000  LDR	LR, [SP, #0]
0x105E	0xB001    ADD	SP, SP, #4
0x1060	0x4770    BX	LR
0x1062	0xBF00    NOP
0x1064	0x14004001  	GPIOD_BASE+0
0x1068	0x00002000  	?lstr3_Voltmeter_ARM+0
0x106C	0x00132000  	?lstr4_Voltmeter_ARM+0
0x1070	0x00602000  	_voltage+0
0x1074	0x00642000  	_sum+0
0x1078	0x00682000  	_measurement+0
0x107C	0x00662000  	_calibration+0
0x1080	0x81B44222  	GPIOD_ODR+0
0x1084	0x14400000  	__GPIO_MODULE_SPI3_PC10_11_12+0
0x1088	0x00272000  	?lstr5_Voltmeter_ARM+0
; end of _system_setup
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BEC	0xB081    SUB	SP, SP, #4
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0BF2	0x4A04    LDR	R2, [PC, #16]
0x0BF4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0BF6	0xF7FFFCEF  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0BFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFE	0xB001    ADD	SP, SP, #4
0x0C00	0x4770    BX	LR
0x0C02	0xBF00    NOP
0x0C04	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x05D8	0xB081    SUB	SP, SP, #4
0x05DA	0xF8CDE000  STR	LR, [SP, #0]
0x05DE	0xB28C    UXTH	R4, R1
0x05E0	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x05E2	0x4B77    LDR	R3, [PC, #476]
0x05E4	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x05E8	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x05EA	0x4618    MOV	R0, R3
0x05EC	0xF7FFFE8A  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x05F0	0xF1B40FFF  CMP	R4, #255
0x05F4	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x05F6	0x4B73    LDR	R3, [PC, #460]
0x05F8	0x429D    CMP	R5, R3
0x05FA	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x05FC	0xF04F3333  MOV	R3, #858993459
0x0600	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0602	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0604	0x2D42    CMP	R5, #66
0x0606	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0608	0xF04F3344  MOV	R3, #1145324612
0x060C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x060E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0610	0xF64F73FF  MOVW	R3, #65535
0x0614	0x429C    CMP	R4, R3
0x0616	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0618	0x4B6A    LDR	R3, [PC, #424]
0x061A	0x429D    CMP	R5, R3
0x061C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x061E	0xF04F3333  MOV	R3, #858993459
0x0622	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0624	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0626	0xF04F3333  MOV	R3, #858993459
0x062A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x062C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x062E	0x2D42    CMP	R5, #66
0x0630	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0632	0xF04F3344  MOV	R3, #1145324612
0x0636	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0638	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x063A	0xF04F3344  MOV	R3, #1145324612
0x063E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0640	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0642	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0644	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0646	0xF0050301  AND	R3, R5, #1
0x064A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x064C	0x2100    MOVS	R1, #0
0x064E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0650	0xF0050302  AND	R3, R5, #2
0x0654	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0656	0xF40573C0  AND	R3, R5, #384
0x065A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x065C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x065E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0660	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0662	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0664	0xF0050304  AND	R3, R5, #4
0x0668	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x066A	0xF0050320  AND	R3, R5, #32
0x066E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0670	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0672	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0674	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0676	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0678	0xF0050308  AND	R3, R5, #8
0x067C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x067E	0xF0050320  AND	R3, R5, #32
0x0682	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0684	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0686	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0688	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x068A	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x068C	0x4B4E    LDR	R3, [PC, #312]
0x068E	0xEA050303  AND	R3, R5, R3, LSL #0
0x0692	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0694	0x2003    MOVS	R0, #3
0x0696	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0698	0xF4057300  AND	R3, R5, #512
0x069C	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x069E	0x2002    MOVS	R0, #2
0x06A0	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x06A2	0xF4056380  AND	R3, R5, #1024
0x06A6	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x06A8	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x06AA	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x06AC	0xF005030C  AND	R3, R5, #12
0x06B0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x06B2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x06B4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x06B6	0xF00403FF  AND	R3, R4, #255
0x06BA	0xB29B    UXTH	R3, R3
0x06BC	0x2B00    CMP	R3, #0
0x06BE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x06C0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x06C2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x06C4	0xFA1FF884  UXTH	R8, R4
0x06C8	0x4632    MOV	R2, R6
0x06CA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x06CC	0x2808    CMP	R0, #8
0x06CE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x06D0	0xF04F0301  MOV	R3, #1
0x06D4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x06D8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x06DC	0x42A3    CMP	R3, R4
0x06DE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x06E0	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x06E2	0xF04F030F  MOV	R3, #15
0x06E6	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x06E8	0x43DB    MVN	R3, R3
0x06EA	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x06EE	0xFA01F305  LSL	R3, R1, R5
0x06F2	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x06F6	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x06F8	0xF4067381  AND	R3, R6, #258
0x06FC	0xF5B37F81  CMP	R3, #258
0x0700	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0702	0xF2020414  ADDW	R4, R2, #20
0x0706	0xF04F0301  MOV	R3, #1
0x070A	0x4083    LSLS	R3, R0
0x070C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x070E	0xF0060382  AND	R3, R6, #130
0x0712	0x2B82    CMP	R3, #130
0x0714	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0716	0xF2020410  ADDW	R4, R2, #16
0x071A	0xF04F0301  MOV	R3, #1
0x071E	0x4083    LSLS	R3, R0
0x0720	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0722	0x462F    MOV	R7, R5
0x0724	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0726	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0728	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x072A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x072C	0xFA1FF088  UXTH	R0, R8
0x0730	0x460F    MOV	R7, R1
0x0732	0x4631    MOV	R1, R6
0x0734	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0736	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0738	0x460F    MOV	R7, R1
0x073A	0x4629    MOV	R1, R5
0x073C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x073E	0xF1B00FFF  CMP	R0, #255
0x0742	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0744	0x1D33    ADDS	R3, R6, #4
0x0746	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x074A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x074C	0x2A08    CMP	R2, #8
0x074E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0750	0xF2020408  ADDW	R4, R2, #8
0x0754	0xF04F0301  MOV	R3, #1
0x0758	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x075C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0760	0x42A3    CMP	R3, R4
0x0762	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0764	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0766	0xF04F030F  MOV	R3, #15
0x076A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x076C	0x43DB    MVN	R3, R3
0x076E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0772	0xFA07F305  LSL	R3, R7, R5
0x0776	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x077A	0xF4017381  AND	R3, R1, #258
0x077E	0xF5B37F81  CMP	R3, #258
0x0782	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0784	0xF2060514  ADDW	R5, R6, #20
0x0788	0xF2020408  ADDW	R4, R2, #8
0x078C	0xF04F0301  MOV	R3, #1
0x0790	0x40A3    LSLS	R3, R4
0x0792	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0794	0xF0010382  AND	R3, R1, #130
0x0798	0x2B82    CMP	R3, #130
0x079A	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x079C	0xF2060510  ADDW	R5, R6, #16
0x07A0	0xF2020408  ADDW	R4, R2, #8
0x07A4	0xF04F0301  MOV	R3, #1
0x07A8	0x40A3    LSLS	R3, R4
0x07AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x07AC	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x07AE	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x07B0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x07B2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x07B4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x07B8	0xF8DDE000  LDR	LR, [SP, #0]
0x07BC	0xB001    ADD	SP, SP, #4
0x07BE	0x4770    BX	LR
0x07C0	0xFC00FFFF  	#-1024
0x07C4	0x00140008  	#524308
0x07C8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0304	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0306	0x4919    LDR	R1, [PC, #100]
0x0308	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x030C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x030E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0310	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0312	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0314	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0316	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0318	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x031A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x031C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x031E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0320	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0322	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0324	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0326	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0328	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x032A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x032E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0330	0x490F    LDR	R1, [PC, #60]
0x0332	0x4288    CMP	R0, R1
0x0334	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0336	0x490F    LDR	R1, [PC, #60]
0x0338	0x4288    CMP	R0, R1
0x033A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x033C	0x490E    LDR	R1, [PC, #56]
0x033E	0x4288    CMP	R0, R1
0x0340	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0342	0x490E    LDR	R1, [PC, #56]
0x0344	0x4288    CMP	R0, R1
0x0346	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0348	0x490D    LDR	R1, [PC, #52]
0x034A	0x4288    CMP	R0, R1
0x034C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x034E	0x490D    LDR	R1, [PC, #52]
0x0350	0x4288    CMP	R0, R1
0x0352	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0354	0x490C    LDR	R1, [PC, #48]
0x0356	0x4288    CMP	R0, R1
0x0358	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x035A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x035C	0x490B    LDR	R1, [PC, #44]
0x035E	0x6809    LDR	R1, [R1, #0]
0x0360	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0364	0x4909    LDR	R1, [PC, #36]
0x0366	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0368	0xB001    ADD	SP, SP, #4
0x036A	0x4770    BX	LR
0x036C	0xFC00FFFF  	#-1024
0x0370	0x08004001  	#1073809408
0x0374	0x0C004001  	#1073810432
0x0378	0x10004001  	#1073811456
0x037C	0x14004001  	#1073812480
0x0380	0x18004001  	#1073813504
0x0384	0x1C004001  	#1073814528
0x0388	0x20004001  	#1073815552
0x038C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x0BB8	0xB081    SUB	SP, SP, #4
0x0BBA	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x0BBE	0x4A09    LDR	R2, [PC, #36]
0x0BC0	0xF2400100  MOVW	R1, #0
0x0BC4	0xB404    PUSH	(R2)
0x0BC6	0xB402    PUSH	(R1)
0x0BC8	0xF2400300  MOVW	R3, #0
0x0BCC	0xF2400200  MOVW	R2, #0
0x0BD0	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0BD2	0x4805    LDR	R0, [PC, #20]
0x0BD4	0xF7FFFE08  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0BD8	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x0BDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDE	0xB001    ADD	SP, SP, #4
0x0BE0	0x4770    BX	LR
0x0BE2	0xBF00    NOP
0x0BE4	0x13D40000  	__GPIO_MODULE_USART1_PA9_10+0
0x0BE8	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x07E8	0xB089    SUB	SP, SP, #36
0x07EA	0xF8CDE000  STR	LR, [SP, #0]
0x07EE	0x4683    MOV	R11, R0
0x07F0	0xB298    UXTH	R0, R3
0x07F2	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x07F4	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x07F8	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x07FA	0xAC04    ADD	R4, SP, #16
0x07FC	0xF8AD1004  STRH	R1, [SP, #4]
0x0800	0xF8AD0008  STRH	R0, [SP, #8]
0x0804	0x4620    MOV	R0, R4
0x0806	0xF7FFFDC3  BL	_RCC_GetClocksFrequency+0
0x080A	0xF8BD0008  LDRH	R0, [SP, #8]
0x080E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0812	0x4C64    LDR	R4, [PC, #400]
0x0814	0x45A3    CMP	R11, R4
0x0816	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0818	0x2501    MOVS	R5, #1
0x081A	0xB26D    SXTB	R5, R5
0x081C	0x4C62    LDR	R4, [PC, #392]
0x081E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0820	0x4D62    LDR	R5, [PC, #392]
0x0822	0x4C63    LDR	R4, [PC, #396]
0x0824	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0826	0x4D63    LDR	R5, [PC, #396]
0x0828	0x4C63    LDR	R4, [PC, #396]
0x082A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x082C	0x4D63    LDR	R5, [PC, #396]
0x082E	0x4C64    LDR	R4, [PC, #400]
0x0830	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0832	0x4D64    LDR	R5, [PC, #400]
0x0834	0x4C64    LDR	R4, [PC, #400]
0x0836	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0838	0x9C07    LDR	R4, [SP, #28]
0x083A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x083C	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x083E	0x4C63    LDR	R4, [PC, #396]
0x0840	0x45A3    CMP	R11, R4
0x0842	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0844	0x2501    MOVS	R5, #1
0x0846	0xB26D    SXTB	R5, R5
0x0848	0x4C61    LDR	R4, [PC, #388]
0x084A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x084C	0x4D61    LDR	R5, [PC, #388]
0x084E	0x4C58    LDR	R4, [PC, #352]
0x0850	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0852	0x4D61    LDR	R5, [PC, #388]
0x0854	0x4C58    LDR	R4, [PC, #352]
0x0856	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0858	0x4D60    LDR	R5, [PC, #384]
0x085A	0x4C59    LDR	R4, [PC, #356]
0x085C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x085E	0x4D60    LDR	R5, [PC, #384]
0x0860	0x4C59    LDR	R4, [PC, #356]
0x0862	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0864	0x9C06    LDR	R4, [SP, #24]
0x0866	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0868	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x086A	0x4C5E    LDR	R4, [PC, #376]
0x086C	0x45A3    CMP	R11, R4
0x086E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0870	0x2501    MOVS	R5, #1
0x0872	0xB26D    SXTB	R5, R5
0x0874	0x4C5C    LDR	R4, [PC, #368]
0x0876	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0878	0x4D5C    LDR	R5, [PC, #368]
0x087A	0x4C4D    LDR	R4, [PC, #308]
0x087C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x087E	0x4D5C    LDR	R5, [PC, #368]
0x0880	0x4C4D    LDR	R4, [PC, #308]
0x0882	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0884	0x4D5B    LDR	R5, [PC, #364]
0x0886	0x4C4E    LDR	R4, [PC, #312]
0x0888	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x088A	0x4D5B    LDR	R5, [PC, #364]
0x088C	0x4C4E    LDR	R4, [PC, #312]
0x088E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0890	0x9C06    LDR	R4, [SP, #24]
0x0892	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0894	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0896	0x4C59    LDR	R4, [PC, #356]
0x0898	0x45A3    CMP	R11, R4
0x089A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x089C	0x2501    MOVS	R5, #1
0x089E	0xB26D    SXTB	R5, R5
0x08A0	0x4C57    LDR	R4, [PC, #348]
0x08A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x08A4	0x4D57    LDR	R5, [PC, #348]
0x08A6	0x4C42    LDR	R4, [PC, #264]
0x08A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x08AA	0x4D57    LDR	R5, [PC, #348]
0x08AC	0x4C42    LDR	R4, [PC, #264]
0x08AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x08B0	0x4D56    LDR	R5, [PC, #344]
0x08B2	0x4C43    LDR	R4, [PC, #268]
0x08B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x08B6	0x4D56    LDR	R5, [PC, #344]
0x08B8	0x4C43    LDR	R4, [PC, #268]
0x08BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x08BC	0x9C06    LDR	R4, [SP, #24]
0x08BE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x08C0	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x08C2	0x4C54    LDR	R4, [PC, #336]
0x08C4	0x45A3    CMP	R11, R4
0x08C6	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x08C8	0x2501    MOVS	R5, #1
0x08CA	0xB26D    SXTB	R5, R5
0x08CC	0x4C52    LDR	R4, [PC, #328]
0x08CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x08D0	0x4D52    LDR	R5, [PC, #328]
0x08D2	0x4C37    LDR	R4, [PC, #220]
0x08D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x08D6	0x4D52    LDR	R5, [PC, #328]
0x08D8	0x4C37    LDR	R4, [PC, #220]
0x08DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x08DC	0x4D51    LDR	R5, [PC, #324]
0x08DE	0x4C38    LDR	R4, [PC, #224]
0x08E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x08E2	0x4D51    LDR	R5, [PC, #324]
0x08E4	0x4C38    LDR	R4, [PC, #224]
0x08E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x08E8	0x9C06    LDR	R4, [SP, #24]
0x08EA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x08EC	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x08F0	0xF8AD0008  STRH	R0, [SP, #8]
0x08F4	0x4630    MOV	R0, R6
0x08F6	0xF7FFFC7D  BL	_GPIO_Alternate_Function_Enable+0
0x08FA	0xF8BD0008  LDRH	R0, [SP, #8]
0x08FE	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0902	0xF10B0510  ADD	R5, R11, #16
0x0906	0x2400    MOVS	R4, #0
0x0908	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x090A	0xF10B0510  ADD	R5, R11, #16
0x090E	0x682C    LDR	R4, [R5, #0]
0x0910	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0912	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0914	0xF10B050C  ADD	R5, R11, #12
0x0918	0x2400    MOVS	R4, #0
0x091A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x091C	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x091E	0xF4406080  ORR	R0, R0, #1024
0x0922	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0924	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0926	0xF10B050C  ADD	R5, R11, #12
0x092A	0x682C    LDR	R4, [R5, #0]
0x092C	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x092E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0930	0xF10B060C  ADD	R6, R11, #12
0x0934	0x2501    MOVS	R5, #1
0x0936	0x6834    LDR	R4, [R6, #0]
0x0938	0xF365344D  BFI	R4, R5, #13, #1
0x093C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x093E	0xF10B060C  ADD	R6, R11, #12
0x0942	0x2501    MOVS	R5, #1
0x0944	0x6834    LDR	R4, [R6, #0]
0x0946	0xF36504C3  BFI	R4, R5, #3, #1
0x094A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x094C	0xF10B060C  ADD	R6, R11, #12
0x0950	0x2501    MOVS	R5, #1
0x0952	0x6834    LDR	R4, [R6, #0]
0x0954	0xF3650482  BFI	R4, R5, #2, #1
0x0958	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x095A	0xF10B0514  ADD	R5, R11, #20
0x095E	0x2400    MOVS	R4, #0
0x0960	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0962	0x9D03    LDR	R5, [SP, #12]
0x0964	0x2419    MOVS	R4, #25
0x0966	0x4365    MULS	R5, R4, R5
0x0968	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x096C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0970	0x2464    MOVS	R4, #100
0x0972	0xFBB7F4F4  UDIV	R4, R7, R4
0x0976	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0978	0x0935    LSRS	R5, R6, #4
0x097A	0x2464    MOVS	R4, #100
0x097C	0x436C    MULS	R4, R5, R4
0x097E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0980	0x0124    LSLS	R4, R4, #4
0x0982	0xF2040532  ADDW	R5, R4, #50
0x0986	0x2464    MOVS	R4, #100
0x0988	0xFBB5F4F4  UDIV	R4, R5, R4
0x098C	0xF004040F  AND	R4, R4, #15
0x0990	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0994	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0998	0xB2A4    UXTH	R4, R4
0x099A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x099C	0xF8DDE000  LDR	LR, [SP, #0]
0x09A0	0xB009    ADD	SP, SP, #36
0x09A2	0x4770    BX	LR
0x09A4	0x38004001  	USART1_SR+0
0x09A8	0x03384242  	RCC_APB2ENR+0
0x09AC	0x0ECD0000  	_UART1_Write+0
0x09B0	0x00802000  	_UART_Wr_Ptr+0
0x09B4	0xFFFFFFFF  	_UART1_Read+0
0x09B8	0x00842000  	_UART_Rd_Ptr+0
0x09BC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x09C0	0x00882000  	_UART_Rdy_Ptr+0
0x09C4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x09C8	0x008C2000  	_UART_Tx_Idle_Ptr+0
0x09CC	0x44004000  	USART2_SR+0
0x09D0	0x03C44242  	RCC_APB1ENR+0
0x09D4	0xFFFFFFFF  	_UART2_Write+0
0x09D8	0xFFFFFFFF  	_UART2_Read+0
0x09DC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x09E0	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x09E4	0x48004000  	USART3_SR+0
0x09E8	0x03C84242  	RCC_APB1ENR+0
0x09EC	0xFFFFFFFF  	_UART3_Write+0
0x09F0	0xFFFFFFFF  	_UART3_Read+0
0x09F4	0xFFFFFFFF  	_UART3_Data_Ready+0
0x09F8	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x09FC	0x4C004000  	UART4_SR+0
0x0A00	0x03CC4242  	RCC_APB1ENR+0
0x0A04	0xFFFFFFFF  	_UART4_Write+0
0x0A08	0xFFFFFFFF  	_UART4_Read+0
0x0A0C	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0A10	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0A14	0x50004000  	UART5_SR+0
0x0A18	0x03D04242  	RCC_APB1ENR+0
0x0A1C	0xFFFFFFFF  	_UART5_Write+0
0x0A20	0xFFFFFFFF  	_UART5_Read+0
0x0A24	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0A28	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0390	0xB082    SUB	SP, SP, #8
0x0392	0xF8CDE000  STR	LR, [SP, #0]
0x0396	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x0398	0x4619    MOV	R1, R3
0x039A	0x9101    STR	R1, [SP, #4]
0x039C	0xF7FFFF24  BL	_Get_Fosc_kHz+0
0x03A0	0xF24031E8  MOVW	R1, #1000
0x03A4	0xFB00F201  MUL	R2, R0, R1
0x03A8	0x9901    LDR	R1, [SP, #4]
0x03AA	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x03AC	0x491F    LDR	R1, [PC, #124]
0x03AE	0x7809    LDRB	R1, [R1, #0]
0x03B0	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x03B4	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x03B6	0x491E    LDR	R1, [PC, #120]
0x03B8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03BA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03BC	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x03BE	0x1D1A    ADDS	R2, R3, #4
0x03C0	0x6819    LDR	R1, [R3, #0]
0x03C2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03C4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x03C6	0x4919    LDR	R1, [PC, #100]
0x03C8	0x8809    LDRH	R1, [R1, #0]
0x03CA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x03CE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x03D0	0x4917    LDR	R1, [PC, #92]
0x03D2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03D4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03D6	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x03D8	0xF2030208  ADDW	R2, R3, #8
0x03DC	0x1D19    ADDS	R1, R3, #4
0x03DE	0x6809    LDR	R1, [R1, #0]
0x03E0	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x03E2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x03E4	0x4911    LDR	R1, [PC, #68]
0x03E6	0x8809    LDRH	R1, [R1, #0]
0x03E8	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x03EC	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x03EE	0x4910    LDR	R1, [PC, #64]
0x03F0	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x03F2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x03F4	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x03F6	0xF203020C  ADDW	R2, R3, #12
0x03FA	0x1D19    ADDS	R1, R3, #4
0x03FC	0x6809    LDR	R1, [R1, #0]
0x03FE	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0400	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0402	0x490A    LDR	R1, [PC, #40]
0x0404	0x8809    LDRH	R1, [R1, #0]
0x0406	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x040A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x040C	0x4909    LDR	R1, [PC, #36]
0x040E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0410	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0412	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x0414	0xF2030210  ADDW	R2, R3, #16
0x0418	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x041C	0x6809    LDR	R1, [R1, #0]
0x041E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0422	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x0424	0xF8DDE000  LDR	LR, [SP, #0]
0x0428	0xB002    ADD	SP, SP, #8
0x042A	0x4770    BX	LR
0x042C	0x10044002  	RCC_CFGRbits+0
0x0430	0x150B0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0434	0x151B0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01E8	0x4801    LDR	R0, [PC, #4]
0x01EA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01EC	0x4770    BX	LR
0x01EE	0xBF00    NOP
0x01F0	0x00742000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x01F4	0xB081    SUB	SP, SP, #4
0x01F6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x01FA	0x2201    MOVS	R2, #1
0x01FC	0xB252    SXTB	R2, R2
0x01FE	0x493E    LDR	R1, [PC, #248]
0x0200	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0202	0xF2000168  ADDW	R1, R0, #104
0x0206	0x680B    LDR	R3, [R1, #0]
0x0208	0xF06F6100  MVN	R1, #134217728
0x020C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0210	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0212	0xF0036100  AND	R1, R3, #134217728
0x0216	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0218	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x021A	0xF0024100  AND	R1, R2, #-2147483648
0x021E	0xF1B14F00  CMP	R1, #-2147483648
0x0222	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0224	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0226	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0228	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x022A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x022C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x022E	0xF4042170  AND	R1, R4, #983040
0x0232	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0234	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0236	0xF64F71FF  MOVW	R1, #65535
0x023A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x023E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0240	0xF4041140  AND	R1, R4, #3145728
0x0244	0xF5B11F40  CMP	R1, #3145728
0x0248	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x024A	0xF06F6170  MVN	R1, #251658240
0x024E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0252	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0254	0x492A    LDR	R1, [PC, #168]
0x0256	0x680A    LDR	R2, [R1, #0]
0x0258	0xF06F6170  MVN	R1, #251658240
0x025C	0x400A    ANDS	R2, R1
0x025E	0x4928    LDR	R1, [PC, #160]
0x0260	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0262	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0264	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0266	0xF4041180  AND	R1, R4, #1048576
0x026A	0xF5B11F80  CMP	R1, #1048576
0x026E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0270	0xF04F0103  MOV	R1, #3
0x0274	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0276	0x43C9    MVN	R1, R1
0x0278	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x027C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0280	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0282	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0284	0x0D61    LSRS	R1, R4, #21
0x0286	0x0109    LSLS	R1, R1, #4
0x0288	0xFA05F101  LSL	R1, R5, R1
0x028C	0x43C9    MVN	R1, R1
0x028E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0290	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0294	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0296	0x0D61    LSRS	R1, R4, #21
0x0298	0x0109    LSLS	R1, R1, #4
0x029A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x029E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x02A0	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x02A2	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x02A6	0xF1B14F00  CMP	R1, #-2147483648
0x02AA	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x02AC	0x4913    LDR	R1, [PC, #76]
0x02AE	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x02B0	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x02B2	0x4913    LDR	R1, [PC, #76]
0x02B4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x02B6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x02BA	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x02BC	0xEA4F018A  LSL	R1, R10, #2
0x02C0	0xEB090101  ADD	R1, R9, R1, LSL #0
0x02C4	0x6809    LDR	R1, [R1, #0]
0x02C6	0xF1B13FFF  CMP	R1, #-1
0x02CA	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x02CC	0xF1090134  ADD	R1, R9, #52
0x02D0	0xEA4F038A  LSL	R3, R10, #2
0x02D4	0x18C9    ADDS	R1, R1, R3
0x02D6	0x6809    LDR	R1, [R1, #0]
0x02D8	0x460A    MOV	R2, R1
0x02DA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x02DE	0x6809    LDR	R1, [R1, #0]
0x02E0	0x4608    MOV	R0, R1
0x02E2	0x4611    MOV	R1, R2
0x02E4	0xF7FFFF34  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x02E8	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x02EC	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02EE	0xF8DDE000  LDR	LR, [SP, #0]
0x02F2	0xB001    ADD	SP, SP, #4
0x02F4	0x4770    BX	LR
0x02F6	0xBF00    NOP
0x02F8	0x03004242  	RCC_APB2ENRbits+0
0x02FC	0x001C4001  	AFIO_MAPR2+0
0x0300	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0150	0xB083    SUB	SP, SP, #12
0x0152	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0156	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x015A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x015C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x015E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0162	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0164	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0166	0x4A19    LDR	R2, [PC, #100]
0x0168	0x9202    STR	R2, [SP, #8]
0x016A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x016C	0x4A18    LDR	R2, [PC, #96]
0x016E	0x9202    STR	R2, [SP, #8]
0x0170	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0172	0x4A18    LDR	R2, [PC, #96]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0178	0x4A17    LDR	R2, [PC, #92]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x017E	0x4A17    LDR	R2, [PC, #92]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0184	0x4A16    LDR	R2, [PC, #88]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x018A	0x4A16    LDR	R2, [PC, #88]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0190	0x2800    CMP	R0, #0
0x0192	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0194	0x2801    CMP	R0, #1
0x0196	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0198	0x2802    CMP	R0, #2
0x019A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x019C	0x2803    CMP	R0, #3
0x019E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01A0	0x2804    CMP	R0, #4
0x01A2	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01A4	0x2805    CMP	R0, #5
0x01A6	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01A8	0x2806    CMP	R0, #6
0x01AA	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01AC	0x2201    MOVS	R2, #1
0x01AE	0xB212    SXTH	R2, R2
0x01B0	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01B2	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01B6	0x9802    LDR	R0, [SP, #8]
0x01B8	0x460A    MOV	R2, R1
0x01BA	0xF8BD1004  LDRH	R1, [SP, #4]
0x01BE	0xF000FA0B  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01C2	0xF8DDE000  LDR	LR, [SP, #0]
0x01C6	0xB003    ADD	SP, SP, #12
0x01C8	0x4770    BX	LR
0x01CA	0xBF00    NOP
0x01CC	0x08004001  	#1073809408
0x01D0	0x0C004001  	#1073810432
0x01D4	0x10004001  	#1073811456
0x01D8	0x14004001  	#1073812480
0x01DC	0x18004001  	#1073813504
0x01E0	0x1C004001  	#1073814528
0x01E4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x0C3C	0xB081    SUB	SP, SP, #4
0x0C3E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x0C42	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0C44	0x4803    LDR	R0, [PC, #12]
0x0C46	0xF7FFFCAD  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x0C4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C4E	0xB001    ADD	SP, SP, #4
0x0C50	0x4770    BX	LR
0x0C52	0xBF00    NOP
0x0C54	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x05A4	0xB081    SUB	SP, SP, #4
0x05A6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x05AA	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x05AC	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x05AE	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x05B0	0x4605    MOV	R5, R0
0x05B2	0xB2D8    UXTB	R0, R3
0x05B4	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x05B6	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x05B8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x05BA	0x4628    MOV	R0, R5
0x05BC	0xF7FFFF4E  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x05C0	0x1C72    ADDS	R2, R6, #1
0x05C2	0xB2D2    UXTB	R2, R2
0x05C4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x05C6	0x18A2    ADDS	R2, R4, R2
0x05C8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x05CA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x05CC	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB001    ADD	SP, SP, #4
0x05D4	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x045C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x045E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0462	0x4601    MOV	R1, R0
0x0464	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0468	0x680B    LDR	R3, [R1, #0]
0x046A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x046E	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0470	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0472	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0474	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0476	0xB001    ADD	SP, SP, #4
0x0478	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x0C08	0xB081    SUB	SP, SP, #4
0x0C0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x0C0E	0x4907    LDR	R1, [PC, #28]
0x0C10	0x4807    LDR	R0, [PC, #28]
0x0C12	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x0C14	0x2101    MOVS	R1, #1
0x0C16	0xB249    SXTB	R1, R1
0x0C18	0x4806    LDR	R0, [PC, #24]
0x0C1A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x0C1C	0x4806    LDR	R0, [PC, #24]
0x0C1E	0xF7FFFC2D  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x0C22	0xF8DDE000  LDR	LR, [SP, #0]
0x0C26	0xB001    ADD	SP, SP, #4
0x0C28	0x4770    BX	LR
0x0C2A	0xBF00    NOP
0x0C2C	0xFFFFFFFF  	_ADC1_Get_Sample+0
0x0C30	0x00702000  	_ADC_Get_Sample_Ptr+0
0x0C34	0x03244242  	RCC_APB2ENRbits+0
0x0C38	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x047C	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x047E	0x1D03    ADDS	R3, R0, #4
0x0480	0x681A    LDR	R2, [R3, #0]
0x0482	0x4946    LDR	R1, [PC, #280]
0x0484	0xEA020101  AND	R1, R2, R1, LSL #0
0x0488	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x048A	0xF2000308  ADDW	R3, R0, #8
0x048E	0x681A    LDR	R2, [R3, #0]
0x0490	0x4943    LDR	R1, [PC, #268]
0x0492	0xEA020101  AND	R1, R2, R1, LSL #0
0x0496	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x0498	0x1D03    ADDS	R3, R0, #4
0x049A	0x2200    MOVS	R2, #0
0x049C	0x6819    LDR	R1, [R3, #0]
0x049E	0xF3624110  BFI	R1, R2, #16, #1
0x04A2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x04A4	0x1D03    ADDS	R3, R0, #4
0x04A6	0x2200    MOVS	R2, #0
0x04A8	0x6819    LDR	R1, [R3, #0]
0x04AA	0xF3624151  BFI	R1, R2, #17, #1
0x04AE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x04B0	0x1D03    ADDS	R3, R0, #4
0x04B2	0x2200    MOVS	R2, #0
0x04B4	0x6819    LDR	R1, [R3, #0]
0x04B6	0xF3624192  BFI	R1, R2, #18, #1
0x04BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x04BC	0x1D03    ADDS	R3, R0, #4
0x04BE	0x2200    MOVS	R2, #0
0x04C0	0x6819    LDR	R1, [R3, #0]
0x04C2	0xF36241D3  BFI	R1, R2, #19, #1
0x04C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x04C8	0x1D03    ADDS	R3, R0, #4
0x04CA	0x2200    MOVS	R2, #0
0x04CC	0x6819    LDR	R1, [R3, #0]
0x04CE	0xF3622108  BFI	R1, R2, #8, #1
0x04D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x04D4	0xF2000308  ADDW	R3, R0, #8
0x04D8	0x2200    MOVS	R2, #0
0x04DA	0x6819    LDR	R1, [R3, #0]
0x04DC	0xF3620141  BFI	R1, R2, #1, #1
0x04E0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x04E2	0xF2000308  ADDW	R3, R0, #8
0x04E6	0x2200    MOVS	R2, #0
0x04E8	0x6819    LDR	R1, [R3, #0]
0x04EA	0xF36221CB  BFI	R1, R2, #11, #1
0x04EE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x04F0	0xF2000308  ADDW	R3, R0, #8
0x04F4	0x2201    MOVS	R2, #1
0x04F6	0x6819    LDR	R1, [R3, #0]
0x04F8	0xF3624151  BFI	R1, R2, #17, #1
0x04FC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x04FE	0xF2000308  ADDW	R3, R0, #8
0x0502	0x2201    MOVS	R2, #1
0x0504	0x6819    LDR	R1, [R3, #0]
0x0506	0xF3624192  BFI	R1, R2, #18, #1
0x050A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x050C	0xF2000308  ADDW	R3, R0, #8
0x0510	0x2201    MOVS	R2, #1
0x0512	0x6819    LDR	R1, [R3, #0]
0x0514	0xF36241D3  BFI	R1, R2, #19, #1
0x0518	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x051A	0xF200032C  ADDW	R3, R0, #44
0x051E	0x2200    MOVS	R2, #0
0x0520	0x6819    LDR	R1, [R3, #0]
0x0522	0xF3625114  BFI	R1, R2, #20, #1
0x0526	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0528	0xF200032C  ADDW	R3, R0, #44
0x052C	0x2200    MOVS	R2, #0
0x052E	0x6819    LDR	R1, [R3, #0]
0x0530	0xF3625155  BFI	R1, R2, #21, #1
0x0534	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x0536	0xF200032C  ADDW	R3, R0, #44
0x053A	0x2200    MOVS	R2, #0
0x053C	0x6819    LDR	R1, [R3, #0]
0x053E	0xF3625196  BFI	R1, R2, #22, #1
0x0542	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0544	0xF200032C  ADDW	R3, R0, #44
0x0548	0x2200    MOVS	R2, #0
0x054A	0x6819    LDR	R1, [R3, #0]
0x054C	0xF36251D7  BFI	R1, R2, #23, #1
0x0550	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x0552	0xF2000308  ADDW	R3, R0, #8
0x0556	0x2201    MOVS	R2, #1
0x0558	0x6819    LDR	R1, [R3, #0]
0x055A	0xF3620100  BFI	R1, R2, #0, #1
0x055E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x0560	0xF2000308  ADDW	R3, R0, #8
0x0564	0x2201    MOVS	R2, #1
0x0566	0x6819    LDR	R1, [R3, #0]
0x0568	0xF36201C3  BFI	R1, R2, #3, #1
0x056C	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x056E	0xF2000108  ADDW	R1, R0, #8
0x0572	0x680A    LDR	R2, [R1, #0]
0x0574	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0578	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x057A	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x057C	0xF2000308  ADDW	R3, R0, #8
0x0580	0x2201    MOVS	R2, #1
0x0582	0x6819    LDR	R1, [R3, #0]
0x0584	0xF3620182  BFI	R1, R2, #2, #1
0x0588	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x058A	0xF2000108  ADDW	R1, R0, #8
0x058E	0x680A    LDR	R2, [R1, #0]
0x0590	0xF3C20180  UBFX	R1, R2, #2, #1
0x0594	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x0596	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0598	0xB001    ADD	SP, SP, #4
0x059A	0x4770    BX	LR
0x059C	0xFEFFFFF0  	#-983297
0x05A0	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_SPI3_Init_Advanced:
;__Lib_SPI_123.c, 133 :: 		
; module start address is: 8 (R2)
0x0B64	0xB083    SUB	SP, SP, #12
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
0x0B6A	0xF88D0004  STRB	R0, [SP, #4]
0x0B6E	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 134 :: 		
0x0B70	0x4C0B    LDR	R4, [PC, #44]
0x0B72	0x4B0C    LDR	R3, [PC, #48]
0x0B74	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 135 :: 		
0x0B76	0x4C0C    LDR	R4, [PC, #48]
0x0B78	0x4B0C    LDR	R3, [PC, #48]
0x0B7A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 137 :: 		
0x0B7C	0x2401    MOVS	R4, #1
0x0B7E	0xB264    SXTB	R4, R4
0x0B80	0x4B0B    LDR	R3, [PC, #44]
0x0B82	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 138 :: 		
0x0B84	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x0B86	0xF7FFFB35  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 140 :: 		
0x0B8A	0x9A02    LDR	R2, [SP, #8]
0x0B8C	0xF89D1004  LDRB	R1, [SP, #4]
0x0B90	0x4808    LDR	R0, [PC, #32]
0x0B92	0xF7FFFF4B  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 141 :: 		
L_end_SPI3_Init_Advanced:
0x0B96	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9A	0xB003    ADD	SP, SP, #12
0x0B9C	0x4770    BX	LR
0x0B9E	0xBF00    NOP
0x0BA0	0x07CD0000  	_SPI3_Read+0
0x0BA4	0x00782000  	_SPI_Rd_Ptr+0
0x0BA8	0xFFFFFFFF  	_SPI3_Write+0
0x0BAC	0x007C2000  	_SPI_Wr_Ptr+0
0x0BB0	0x03BC4242  	RCC_APB1ENR+0
0x0BB4	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0A2C	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x0A2E	0x2300    MOVS	R3, #0
0x0A30	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x0A32	0x00CB    LSLS	R3, R1, #3
0x0A34	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0A36	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0A3A	0x6804    LDR	R4, [R0, #0]
0x0A3C	0xB29B    UXTH	R3, R3
0x0A3E	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0A42	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0A44	0x1D05    ADDS	R5, R0, #4
0x0A46	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0A48	0x461C    MOV	R4, R3
0x0A4A	0x682B    LDR	R3, [R5, #0]
0x0A4C	0xF3640382  BFI	R3, R4, #2, #1
0x0A50	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x0A52	0xF200051C  ADDW	R5, R0, #28
0x0A56	0x2400    MOVS	R4, #0
0x0A58	0x682B    LDR	R3, [R5, #0]
0x0A5A	0xF36423CB  BFI	R3, R4, #11, #1
0x0A5E	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x0A60	0x2401    MOVS	R4, #1
0x0A62	0x6803    LDR	R3, [R0, #0]
0x0A64	0xF3641386  BFI	R3, R4, #6, #1
0x0A68	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0A6A	0xB001    ADD	SP, SP, #4
0x0A6C	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_getADC:
;Voltmeter_ARM.c, 74 :: 		unsigned int getADC( void )
0x0B00	0xB082    SUB	SP, SP, #8
0x0B02	0xF8CDE000  STR	LR, [SP, #0]
;Voltmeter_ARM.c, 81 :: 		sum = 0;
; sum start address is: 20 (R5)
0x0B06	0x2500    MOVS	R5, #0
;Voltmeter_ARM.c, 83 :: 		for(i=0; i<10; i++ )
; i start address is: 16 (R4)
0x0B08	0x2400    MOVS	R4, #0
; sum end address is: 20 (R5)
; i end address is: 16 (R4)
L_getADC10:
; i start address is: 16 (R4)
; sum start address is: 20 (R5)
0x0B0A	0x2C0A    CMP	R4, #10
0x0B0C	0xD220    BCS	L_getADC11
;Voltmeter_ARM.c, 85 :: 		Chip_Select = 0;               // Select MCP3201
0x0B0E	0x2100    MOVS	R1, #0
0x0B10	0xB249    SXTB	R1, R1
0x0B12	0x4813    LDR	R0, [PC, #76]
0x0B14	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 86 :: 		read = SPI3_Read(buffer);      // Get first 8 bits of ADC value
0x0B16	0xF89D0004  LDRB	R0, [SP, #4]
0x0B1A	0xF7FFFE57  BL	_SPI3_Read+0
; read start address is: 24 (R6)
0x0B1E	0xB286    UXTH	R6, R0
;Voltmeter_ARM.c, 87 :: 		read1 = SPI3_Read(buffer);     // Get the rest of the ADC value bits
0x0B20	0xF89D0004  LDRB	R0, [SP, #4]
0x0B24	0xF7FFFE52  BL	_SPI3_Read+0
; read1 start address is: 8 (R2)
0x0B28	0xB282    UXTH	R2, R0
;Voltmeter_ARM.c, 88 :: 		Chip_Select = 1;               // Deselect MCP3201
0x0B2A	0x2101    MOVS	R1, #1
0x0B2C	0xB249    SXTB	R1, R1
0x0B2E	0x480C    LDR	R0, [PC, #48]
0x0B30	0x6001    STR	R1, [R0, #0]
;Voltmeter_ARM.c, 89 :: 		read = ((read & 0x1F) << 8);   // Store the first 8 bits of the ADC value in temporary variable
0x0B32	0xF006001F  AND	R0, R6, #31
0x0B36	0xB280    UXTH	R0, R0
; read end address is: 24 (R6)
0x0B38	0x0200    LSLS	R0, R0, #8
; read start address is: 4 (R1)
0x0B3A	0xB281    UXTH	R1, R0
;Voltmeter_ARM.c, 90 :: 		read = ((read | read1) >> 1);  // Store the rest of the ADC value bits in temporary variable
0x0B3C	0xEA410002  ORR	R0, R1, R2, LSL #0
0x0B40	0xB280    UXTH	R0, R0
; read1 end address is: 8 (R2)
; read end address is: 4 (R1)
0x0B42	0x0840    LSRS	R0, R0, #1
; read start address is: 4 (R1)
0x0B44	0xB281    UXTH	R1, R0
;Voltmeter_ARM.c, 91 :: 		sum = sum + read;              // Sum of the eight ADC readings
0x0B46	0x186D    ADDS	R5, R5, R1
0x0B48	0xB2AD    UXTH	R5, R5
; read end address is: 4 (R1)
;Voltmeter_ARM.c, 83 :: 		for(i=0; i<10; i++ )
0x0B4A	0x1C64    ADDS	R4, R4, #1
0x0B4C	0xB2E4    UXTB	R4, R4
;Voltmeter_ARM.c, 92 :: 		}
; i end address is: 16 (R4)
0x0B4E	0xE7DC    B	L_getADC10
L_getADC11:
;Voltmeter_ARM.c, 93 :: 		avrg = sum / 10;                  // Average ADC value based on sum of the ADC readings
0x0B50	0x200A    MOVS	R0, #10
0x0B52	0xFBB5F0F0  UDIV	R0, R5, R0
; sum end address is: 20 (R5)
; avrg start address is: 0 (R0)
;Voltmeter_ARM.c, 94 :: 		return avrg;                     // Returns the average ADC value
; avrg end address is: 0 (R0)
;Voltmeter_ARM.c, 95 :: 		}
L_end_getADC:
0x0B56	0xF8DDE000  LDR	LR, [SP, #0]
0x0B5A	0xB002    ADD	SP, SP, #8
0x0B5C	0x4770    BX	LR
0x0B5E	0xBF00    NOP
0x0B60	0x81B44222  	GPIOD_ODR+0
; end of _getADC
_SPI3_Read:
;__Lib_SPI_123.c, 125 :: 		
; data_out start address is: 0 (R0)
0x07CC	0xB081    SUB	SP, SP, #4
0x07CE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 126 :: 		
0x07D2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x07D4	0x4803    LDR	R0, [PC, #12]
0x07D6	0xF7FFFE2F  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 127 :: 		
L_end_SPI3_Read:
0x07DA	0xF8DDE000  LDR	LR, [SP, #0]
0x07DE	0xB001    ADD	SP, SP, #4
0x07E0	0x4770    BX	LR
0x07E2	0xBF00    NOP
0x07E4	0x3C004000  	SPI3_CR1+0
; end of _SPI3_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0438	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x043A	0xF200020C  ADDW	R2, R0, #12
0x043E	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0440	0xF2000208  ADDW	R2, R0, #8
0x0444	0x6813    LDR	R3, [R2, #0]
0x0446	0xF3C30200  UBFX	R2, R3, #0, #1
0x044A	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x044C	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x044E	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x0452	0x6812    LDR	R2, [R2, #0]
0x0454	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x0456	0xB001    ADD	SP, SP, #4
0x0458	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x1190	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x1192	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x1194	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x1196	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x1198	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x119A	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x119E	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x11A0	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x11A2	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x11A4	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x11A6	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x11A8	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x11AA	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x11AC	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x11AE	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x11B0	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x11B4	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x11B8	0xB001    ADD	SP, SP, #4
0x11BA	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x108C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x108E	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x1092	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x1096	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x109A	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x109E	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x10A0	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x10A2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x10A4	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x10A6	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x10AA	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x10AC	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x10B0	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x10B2	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x10B4	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x10B8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x10BA	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x10BC	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x10BE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x10C2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x10C6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x10C8	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x10CA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x10CC	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x10CE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x10D2	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x10D4	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x10D6	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x10DA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x10DC	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x10DE	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x10E2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x10E4	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x10E6	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x10E8	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x10EA	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x10EC	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x10EE	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x10F0	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x10F2	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x10F4	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x10F6	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x10F8	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x10FA	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x10FC	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x1100	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x1102	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x1106	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x1108	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x110C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x1110	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x1112	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x1114	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x1118	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x111A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x111C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x111E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x1122	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x1126	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x112A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x112C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x112E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x1132	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x1134	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x1138	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x113C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x113E	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x1140	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x1142	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x1146	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x114A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x114C	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x1150	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x1152	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x1154	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x1158	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x115A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x115C	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x115E	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x1162	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x1166	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x116A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x116E	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x1172	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x1174	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x1176	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x117A	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x117E	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x1180	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x1184	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x1186	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x118A	0xB001    ADD	SP, SP, #4
0x118C	0x4770    BX	LR
; end of __Sub_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0EE8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x0EEA	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0EEC	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0EF0	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x0EF2	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x0EF6	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x0EFA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0EFE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x0F02	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x0F04	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x0F06	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0F0A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0F0E	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0F10	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x0F12	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x0F14	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0F18	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0F1C	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0F1E	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0F20	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x0F24	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x0F28	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x0F2A	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x0F2C	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x0F2E	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x0F30	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0F34	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0F36	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0F38	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0F3A	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0F3C	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x0F3E	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x0F40	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x0F42	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0F44	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0F46	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0F48	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0F4C	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x0F4E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x0F50	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x0F52	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0F56	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x0F5A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x0F5E	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x0F60	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x0F62	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0F64	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0F66	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x0F6A	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x0F6E	0xB001    ADD	SP, SP, #4
0x0F70	0x4770    BX	LR
; end of __Mul_FP
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x0C6C	0xB082    SUB	SP, SP, #8
0x0C6E	0xF8CDE000  STR	LR, [SP, #0]
0x0C72	0x4602    MOV	R2, R0
0x0C74	0x460C    MOV	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 8 (R2)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x0C76	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 4 (R1)
0x0C78	0x2100    MOVS	R1, #0
0x0C7A	0xB249    SXTB	R1, R1
;__Lib_Conversions.c, 638 :: 		
0x0C7C	0x9201    STR	R2, [SP, #4]
; fnum end address is: 8 (R2)
;__Lib_Conversions.c, 639 :: 		
0x0C7E	0x9A01    LDR	R2, [SP, #4]
0x0C80	0xF1B23FFF  CMP	R2, #-1
0x0C84	0xD106    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 640 :: 		
0x0C86	0x4A71    LDR	R2, [PC, #452]
0x0C88	0x4611    MOV	R1, R2
0x0C8A	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0C8C	0xF7FFFEF0  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x0C90	0x2003    MOVS	R0, #3
0x0C92	0xE0D7    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0C94	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x0C96	0xAA01    ADD	R2, SP, #4
0x0C98	0x1CD2    ADDS	R2, R2, #3
0x0C9A	0x7812    LDRB	R2, [R2, #0]
0x0C9C	0xF0020280  AND	R2, R2, #128
0x0CA0	0xB2D2    UXTB	R2, R2
0x0CA2	0xB172    CBZ	R2, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x0CA4	0xAA01    ADD	R2, SP, #4
0x0CA6	0x1CD3    ADDS	R3, R2, #3
0x0CA8	0x781A    LDRB	R2, [R3, #0]
0x0CAA	0xF0820280  EOR	R2, R2, #128
0x0CAE	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 646 :: 		
0x0CB0	0x1C6A    ADDS	R2, R5, #1
; i end address is: 20 (R5)
; i start address is: 12 (R3)
0x0CB2	0xB2D3    UXTB	R3, R2
;__Lib_Conversions.c, 647 :: 		
0x0CB4	0x222D    MOVS	R2, #45
0x0CB6	0x7022    STRB	R2, [R4, #0]
0x0CB8	0x1C62    ADDS	R2, R4, #1
0x0CBA	0x4614    MOV	R4, R2
; i end address is: 12 (R3)
; str end address is: 16 (R4)
0x0CBC	0xB2DE    UXTB	R6, R3
0x0CBE	0x46A2    MOV	R10, R4
;__Lib_Conversions.c, 648 :: 		
0x0CC0	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x0CC2	0x46A2    MOV	R10, R4
0x0CC4	0xB2EE    UXTB	R6, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
0x0CC6	0x9A01    LDR	R2, [SP, #4]
0x0CC8	0xB932    CBNZ	R2, L_FloatToStr119
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
; i end address is: 24 (R6)
;__Lib_Conversions.c, 650 :: 		
0x0CCA	0x4A61    LDR	R2, [PC, #388]
0x0CCC	0x4611    MOV	R1, R2
0x0CCE	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0CD0	0xF7FFFECE  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x0CD4	0x2000    MOVS	R0, #0
0x0CD6	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; str start address is: 40 (R10)
; i start address is: 24 (R6)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0CD8	0x9A01    LDR	R2, [SP, #4]
0x0CDA	0xF1B24FFF  CMP	R2, #2139095040
0x0CDE	0xD106    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 654 :: 		
0x0CE0	0x4A5C    LDR	R2, [PC, #368]
0x0CE2	0x4611    MOV	R1, R2
0x0CE4	0x4650    MOV	R0, R10
; str end address is: 40 (R10)
0x0CE6	0xF7FFFEC3  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x0CEA	0xB2F0    UXTB	R0, R6
; i end address is: 24 (R6)
0x0CEC	0xE0AA    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; str start address is: 40 (R10)
; dexpon start address is: 4 (R1)
; bpoint start address is: 0 (R0)
0x0CEE	0xFA5FF980  UXTB	R9, R0
; dexpon end address is: 4 (R1)
; str end address is: 40 (R10)
0x0CF2	0xFA4FF881  SXTB	R8, R1
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 40 (R10)
; dexpon start address is: 32 (R8)
; bpoint start address is: 36 (R9)
0x0CF6	0x9A01    LDR	R2, [SP, #4]
0x0CF8	0xF04F507E  MOV	R0, #1065353216
0x0CFC	0xF7FFFECC  BL	__Compare_FP+0
0x0D00	0xF2400000  MOVW	R0, #0
0x0D04	0xDD00    BLE	L__FloatToStr239
0x0D06	0x2001    MOVS	R0, #1
L__FloatToStr239:
0x0D08	0xB148    CBZ	R0, L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x0D0A	0x9A01    LDR	R2, [SP, #4]
0x0D0C	0x4852    LDR	R0, [PC, #328]
0x0D0E	0xF000F8EB  BL	__Mul_FP+0
0x0D12	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 666 :: 		
0x0D14	0xF1A80801  SUB	R8, R8, #1
0x0D18	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 667 :: 		
0x0D1C	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; str end address is: 40 (R10)
; dexpon end address is: 32 (R8)
L_FloatToStr123:
; bpoint end address is: 36 (R9)
; bpoint start address is: 36 (R9)
; dexpon start address is: 32 (R8)
; str start address is: 40 (R10)
0x0D1E	0x9A01    LDR	R2, [SP, #4]
0x0D20	0x484D    LDR	R0, [PC, #308]
0x0D22	0xF7FFFEB9  BL	__Compare_FP+0
0x0D26	0xF2400000  MOVW	R0, #0
0x0D2A	0xDC00    BGT	L__FloatToStr240
0x0D2C	0x2001    MOVS	R0, #1
L__FloatToStr240:
0x0D2E	0xB148    CBZ	R0, L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x0D30	0x9A01    LDR	R2, [SP, #4]
0x0D32	0x484A    LDR	R0, [PC, #296]
0x0D34	0xF000F8D8  BL	__Mul_FP+0
0x0D38	0x9001    STR	R0, [SP, #4]
;__Lib_Conversions.c, 674 :: 		
0x0D3A	0xF1080801  ADD	R8, R8, #1
0x0D3E	0xFA4FF888  SXTB	R8, R8
;__Lib_Conversions.c, 675 :: 		
0x0D42	0xE7EC    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x0D44	0x9A01    LDR	R2, [SP, #4]
0x0D46	0x0052    LSLS	R2, R2, #1
0x0D48	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 689 :: 		
0x0D4A	0xAA01    ADD	R2, SP, #4
0x0D4C	0x1CD2    ADDS	R2, R2, #3
0x0D4E	0x7812    LDRB	R2, [R2, #0]
0x0D50	0x3A7F    SUBS	R2, #127
; d start address is: 0 (R0)
0x0D52	0xB2D0    UXTB	R0, R2
;__Lib_Conversions.c, 692 :: 		
0x0D54	0xAA01    ADD	R2, SP, #4
0x0D56	0x1CD3    ADDS	R3, R2, #3
0x0D58	0x2201    MOVS	R2, #1
0x0D5A	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 693 :: 		
0x0D5C	0x9A01    LDR	R2, [SP, #4]
0x0D5E	0x4082    LSLS	R2, R0
; d end address is: 0 (R0)
0x0D60	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 694 :: 		
0x0D62	0xAA01    ADD	R2, SP, #4
0x0D64	0x1CD2    ADDS	R2, R2, #3
0x0D66	0x7812    LDRB	R2, [R2, #0]
0x0D68	0x3230    ADDS	R2, #48
0x0D6A	0xF88A2000  STRB	R2, [R10, #0]
0x0D6E	0xF10A0001  ADD	R0, R10, #1
; str end address is: 40 (R10)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 695 :: 		
0x0D72	0xF1B80F01  CMP	R8, #1
0x0D76	0xDB06    BLT	L__FloatToStr178
0x0D78	0xF1B80F06  CMP	R8, #6
0x0D7C	0xDC03    BGT	L__FloatToStr177
0x0D7E	0x4605    MOV	R5, R0
; bpoint end address is: 36 (R9)
0x0D80	0xFA5FF189  UXTB	R1, R9
0x0D84	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x0D86	0x222E    MOVS	R2, #46
0x0D88	0x7002    STRB	R2, [R0, #0]
0x0D8A	0x1C45    ADDS	R5, R0, #1
; str end address is: 0 (R0)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 4 (R1)
0x0D8C	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
; d start address is: 0 (R0)
0x0D8E	0x2006    MOVS	R0, #6
; dexpon end address is: 32 (R8)
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0D90	0xFA4FF488  SXTB	R4, R8
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0D94	0xB300    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x0D96	0xAA01    ADD	R2, SP, #4
0x0D98	0x1CD3    ADDS	R3, R2, #3
0x0D9A	0x2200    MOVS	R2, #0
0x0D9C	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 701 :: 		
0x0D9E	0x9A01    LDR	R2, [SP, #4]
0x0DA0	0x0093    LSLS	R3, R2, #2
0x0DA2	0x9A01    LDR	R2, [SP, #4]
0x0DA4	0x18D2    ADDS	R2, R2, R3
0x0DA6	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 702 :: 		
0x0DA8	0x9A01    LDR	R2, [SP, #4]
0x0DAA	0x0052    LSLS	R2, R2, #1
0x0DAC	0x9201    STR	R2, [SP, #4]
;__Lib_Conversions.c, 703 :: 		
0x0DAE	0xAA01    ADD	R2, SP, #4
0x0DB0	0x1CD2    ADDS	R2, R2, #3
0x0DB2	0x7812    LDRB	R2, [R2, #0]
0x0DB4	0x3230    ADDS	R2, #48
0x0DB6	0x702A    STRB	R2, [R5, #0]
0x0DB8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x0DBA	0xB951    CBNZ	R1, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x0DBC	0x1E62    SUBS	R2, R4, #1
0x0DBE	0xB252    SXTB	R2, R2
; dexpon end address is: 16 (R4)
; dexpon start address is: 12 (R3)
0x0DC0	0xB253    SXTB	R3, R2
0x0DC2	0xB922    CBNZ	R2, L__FloatToStr180
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 706 :: 		
0x0DC4	0x222E    MOVS	R2, #46
0x0DC6	0x702A    STRB	R2, [R5, #0]
0x0DC8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x0DCA	0x2101    MOVS	R1, #1
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
;__Lib_Conversions.c, 708 :: 		
0x0DCC	0xE7FF    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0DCE	0xB25C    SXTB	R4, R3
; str end address is: 20 (R5)
; bpoint end address is: 4 (R1)
; dexpon end address is: 12 (R3)
0x0DD0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 4 (R1)
; dexpon start address is: 16 (R4)
0x0DD2	0x1E40    SUBS	R0, R0, #1
0x0DD4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 4 (R1)
; d end address is: 0 (R0)
0x0DD6	0xE7DD    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x0DD8	0x4629    MOV	R1, R5
; dexpon end address is: 16 (R4)
0x0DDA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 4 (R1)
0x0DDC	0x1E4A    SUBS	R2, R1, #1
0x0DDE	0x7812    LDRB	R2, [R2, #0]
0x0DE0	0x2A30    CMP	R2, #48
0x0DE2	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x0DE4	0x1E49    SUBS	R1, R1, #1
0x0DE6	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x0DE8	0x1E4A    SUBS	R2, R1, #1
0x0DEA	0x7812    LDRB	R2, [R2, #0]
0x0DEC	0x2A2E    CMP	R2, #46
0x0DEE	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x0DF0	0x1E49    SUBS	R1, R1, #1
; str end address is: 4 (R1)
0x0DF2	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 4 (R1)
0x0DF4	0xB310    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x0DF6	0x2265    MOVS	R2, #101
0x0DF8	0x700A    STRB	R2, [R1, #0]
0x0DFA	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 716 :: 		
0x0DFC	0x2800    CMP	R0, #0
0x0DFE	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x0E00	0x222D    MOVS	R2, #45
0x0E02	0x700A    STRB	R2, [R1, #0]
0x0E04	0x1C49    ADDS	R1, R1, #1
;__Lib_Conversions.c, 718 :: 		
0x0E06	0x4242    RSBS	R2, R0, #0
0x0E08	0xB250    SXTB	R0, R2
; dexpon end address is: 0 (R0)
; str end address is: 4 (R1)
0x0E0A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x0E0C	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x0E0E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 4 (R1)
; d start address is: 0 (R0)
0x0E10	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x0E12	0xB2DA    UXTB	R2, R3
; dexpon end address is: 12 (R3)
0x0E14	0x2A09    CMP	R2, #9
0x0E16	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x0E18	0x220A    MOVS	R2, #10
0x0E1A	0xFBB0F2F2  UDIV	R2, R0, R2
0x0E1E	0xB2D2    UXTB	R2, R2
0x0E20	0x3230    ADDS	R2, #48
0x0E22	0x700A    STRB	R2, [R1, #0]
0x0E24	0x1C49    ADDS	R1, R1, #1
; str end address is: 4 (R1)
0x0E26	0xE7FF    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 4 (R1)
0x0E28	0x230A    MOVS	R3, #10
0x0E2A	0xFBB0F2F3  UDIV	R2, R0, R3
0x0E2E	0xFB030212  MLS	R2, R3, R2, R0
0x0E32	0xB2D2    UXTB	R2, R2
; d end address is: 0 (R0)
0x0E34	0x3230    ADDS	R2, #48
0x0E36	0x700A    STRB	R2, [R1, #0]
0x0E38	0x1C48    ADDS	R0, R1, #1
; str end address is: 4 (R1)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x0E3A	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x0E3C	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x0E3E	0x2200    MOVS	R2, #0
0x0E40	0x7002    STRB	R2, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x0E42	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x0E44	0xF8DDE000  LDR	LR, [SP, #0]
0x0E48	0xB002    ADD	SP, SP, #8
0x0E4A	0x4770    BX	LR
0x0E4C	0x00552000  	?lstr1___Lib_Conversions+0
0x0E50	0x00592000  	?lstr2___Lib_Conversions+0
0x0E54	0x005B2000  	?lstr3___Lib_Conversions+0
0x0E58	0x00004120  	#1092616192
0x0E5C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0A70	0xB081    SUB	SP, SP, #4
0x0A72	0x9100    STR	R1, [SP, #0]
0x0A74	0x4601    MOV	R1, R0
0x0A76	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x0A78	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x0A7A	0x461C    MOV	R4, R3
0x0A7C	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0A7E	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0A80	0x4603    MOV	R3, R0
0x0A82	0x1C42    ADDS	R2, R0, #1
0x0A84	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x0A86	0x781A    LDRB	R2, [R3, #0]
0x0A88	0x7022    STRB	R2, [R4, #0]
0x0A8A	0x7822    LDRB	R2, [R4, #0]
0x0A8C	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0A8E	0x462B    MOV	R3, R5
0x0A90	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0A92	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0A94	0xB001    ADD	SP, SP, #4
0x0A96	0x4770    BX	LR
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0A98	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0A9A	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0A9C	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x0A9E	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x0AA0	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x0AA2	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x0AA6	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0AAA	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0AAC	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0AAE	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0AB0	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x0AB2	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0AB4	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x0AB6	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0AB8	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0ABA	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0ABC	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0ABE	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x0AC2	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x0AC6	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0AC8	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0ACA	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0ACE	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x0AD2	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0AD4	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x0AD6	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0ADA	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0ADE	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0AE0	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x0AE2	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x0AE4	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x0AE6	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0AE8	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0AEA	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0AEC	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0AEE	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0AF0	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x0AF2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x0AF4	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x0AF6	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0AF8	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0AFC	0xB001    ADD	SP, SP, #4
0x0AFE	0x4770    BX	LR
; end of __Compare_FP
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0ECC	0xB081    SUB	SP, SP, #4
0x0ECE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0ED2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0ED4	0x4803    LDR	R0, [PC, #12]
0x0ED6	0xF7FFFAC1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0EDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EDE	0xB001    ADD	SP, SP, #4
0x0EE0	0x4770    BX	LR
0x0EE2	0xBF00    NOP
0x0EE4	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x1290	0xB081    SUB	SP, SP, #4
0x1292	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1296	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1298	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x129A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x129C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x129E	0xF64B3080  MOVW	R0, #48000
0x12A2	0x4281    CMP	R1, R0
0x12A4	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x12A6	0x4846    LDR	R0, [PC, #280]
0x12A8	0x6800    LDR	R0, [R0, #0]
0x12AA	0xF0400102  ORR	R1, R0, #2
0x12AE	0x4844    LDR	R0, [PC, #272]
0x12B0	0x6001    STR	R1, [R0, #0]
0x12B2	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x12B4	0xF64550C0  MOVW	R0, #24000
0x12B8	0x4281    CMP	R1, R0
0x12BA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x12BC	0x4840    LDR	R0, [PC, #256]
0x12BE	0x6800    LDR	R0, [R0, #0]
0x12C0	0xF0400101  ORR	R1, R0, #1
0x12C4	0x483E    LDR	R0, [PC, #248]
0x12C6	0x6001    STR	R1, [R0, #0]
0x12C8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x12CA	0x483D    LDR	R0, [PC, #244]
0x12CC	0x6801    LDR	R1, [R0, #0]
0x12CE	0xF06F0007  MVN	R0, #7
0x12D2	0x4001    ANDS	R1, R0
0x12D4	0x483A    LDR	R0, [PC, #232]
0x12D6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x12D8	0xF7FFFDC2  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x12DC	0x4839    LDR	R0, [PC, #228]
0x12DE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x12E0	0x4839    LDR	R0, [PC, #228]
0x12E2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x12E4	0x4839    LDR	R0, [PC, #228]
0x12E6	0xEA020100  AND	R1, R2, R0, LSL #0
0x12EA	0x4839    LDR	R0, [PC, #228]
0x12EC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x12EE	0xF0020001  AND	R0, R2, #1
0x12F2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x12F4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x12F6	0x4836    LDR	R0, [PC, #216]
0x12F8	0x6800    LDR	R0, [R0, #0]
0x12FA	0xF0000002  AND	R0, R0, #2
0x12FE	0x2800    CMP	R0, #0
0x1300	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x1302	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1304	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x1306	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1308	0xF4023080  AND	R0, R2, #65536
0x130C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x130E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1310	0x482F    LDR	R0, [PC, #188]
0x1312	0x6800    LDR	R0, [R0, #0]
0x1314	0xF4003000  AND	R0, R0, #131072
0x1318	0x2800    CMP	R0, #0
0x131A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x131C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x131E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x1320	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x1322	0xF0025080  AND	R0, R2, #268435456
0x1326	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x1328	0x4829    LDR	R0, [PC, #164]
0x132A	0x6800    LDR	R0, [R0, #0]
0x132C	0xF0405180  ORR	R1, R0, #268435456
0x1330	0x4827    LDR	R0, [PC, #156]
0x1332	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1334	0x4826    LDR	R0, [PC, #152]
0x1336	0x6800    LDR	R0, [R0, #0]
0x1338	0xF0005000  AND	R0, R0, #536870912
0x133C	0x2800    CMP	R0, #0
0x133E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x1340	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x1342	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x1344	0xF0026080  AND	R0, R2, #67108864
0x1348	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x134A	0x4821    LDR	R0, [PC, #132]
0x134C	0x6800    LDR	R0, [R0, #0]
0x134E	0xF0406180  ORR	R1, R0, #67108864
0x1352	0x481F    LDR	R0, [PC, #124]
0x1354	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1356	0x4611    MOV	R1, R2
0x1358	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x135A	0x481D    LDR	R0, [PC, #116]
0x135C	0x6800    LDR	R0, [R0, #0]
0x135E	0xF0006000  AND	R0, R0, #134217728
0x1362	0x2800    CMP	R0, #0
0x1364	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x1366	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1368	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x136A	0x4611    MOV	R1, R2
0x136C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x136E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1372	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x1374	0x4816    LDR	R0, [PC, #88]
0x1376	0x6800    LDR	R0, [R0, #0]
0x1378	0xF0407180  ORR	R1, R0, #16777216
0x137C	0x4814    LDR	R0, [PC, #80]
0x137E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1380	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x1382	0x4813    LDR	R0, [PC, #76]
0x1384	0x6800    LDR	R0, [R0, #0]
0x1386	0xF0007000  AND	R0, R0, #33554432
0x138A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x138C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x138E	0x460A    MOV	R2, R1
0x1390	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x1392	0x480C    LDR	R0, [PC, #48]
0x1394	0x6800    LDR	R0, [R0, #0]
0x1396	0xF000010C  AND	R1, R0, #12
0x139A	0x0090    LSLS	R0, R2, #2
0x139C	0xF000000C  AND	R0, R0, #12
0x13A0	0x4281    CMP	R1, R0
0x13A2	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x13A4	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x13A6	0xF8DDE000  LDR	LR, [SP, #0]
0x13AA	0xB001    ADD	SP, SP, #4
0x13AC	0x4770    BX	LR
0x13AE	0xBF00    NOP
0x13B0	0x00810501  	#83951745
0x13B4	0x8402001D  	#1934338
0x13B8	0x06440001  	#67140
0x13BC	0x19400001  	#72000
0x13C0	0x20004002  	FLASH_ACR+0
0x13C4	0x10044002  	RCC_CFGR+0
0x13C8	0x102C4002  	RCC_CFGR2+0
0x13CC	0xFFFF000F  	#1048575
0x13D0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x0E60	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x0E62	0x4815    LDR	R0, [PC, #84]
0x0E64	0x6800    LDR	R0, [R0, #0]
0x0E66	0xF0400101  ORR	R1, R0, #1
0x0E6A	0x4813    LDR	R0, [PC, #76]
0x0E6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x0E6E	0x4913    LDR	R1, [PC, #76]
0x0E70	0x4813    LDR	R0, [PC, #76]
0x0E72	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x0E74	0x4810    LDR	R0, [PC, #64]
0x0E76	0x6801    LDR	R1, [R0, #0]
0x0E78	0x4812    LDR	R0, [PC, #72]
0x0E7A	0x4001    ANDS	R1, R0
0x0E7C	0x480E    LDR	R0, [PC, #56]
0x0E7E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x0E80	0x480D    LDR	R0, [PC, #52]
0x0E82	0x6801    LDR	R1, [R0, #0]
0x0E84	0xF46F2080  MVN	R0, #262144
0x0E88	0x4001    ANDS	R1, R0
0x0E8A	0x480B    LDR	R0, [PC, #44]
0x0E8C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x0E8E	0x480C    LDR	R0, [PC, #48]
0x0E90	0x6801    LDR	R1, [R0, #0]
0x0E92	0xF46F00FE  MVN	R0, #8323072
0x0E96	0x4001    ANDS	R1, R0
0x0E98	0x4809    LDR	R0, [PC, #36]
0x0E9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x0E9C	0x4806    LDR	R0, [PC, #24]
0x0E9E	0x6801    LDR	R1, [R0, #0]
0x0EA0	0xF06F50A0  MVN	R0, #335544320
0x0EA4	0x4001    ANDS	R1, R0
0x0EA6	0x4804    LDR	R0, [PC, #16]
0x0EA8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x0EAA	0xF04F0100  MOV	R1, #0
0x0EAE	0x4806    LDR	R0, [PC, #24]
0x0EB0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x0EB2	0xB001    ADD	SP, SP, #4
0x0EB4	0x4770    BX	LR
0x0EB6	0xBF00    NOP
0x0EB8	0x10004002  	RCC_CR+0
0x0EBC	0x0000F0FF  	#-251723776
0x0EC0	0x10044002  	RCC_CFGR+0
0x0EC4	0xFFFFFEF6  	#-17367041
0x0EC8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x11C4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x11C6	0x4902    LDR	R1, [PC, #8]
0x11C8	0x4802    LDR	R0, [PC, #8]
0x11CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x11CC	0xB001    ADD	SP, SP, #4
0x11CE	0x4770    BX	LR
0x11D0	0x19400001  	#72000
0x11D4	0x00742000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x11BC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x11BE	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x11C0	0xB001    ADD	SP, SP, #4
0x11C2	0x4770    BX	LR
; end of ___GenExcept
0x1520	0xB500    PUSH	(R14)
0x1522	0xF8DFB014  LDR	R11, [PC, #20]
0x1526	0xF8DFA014  LDR	R10, [PC, #20]
0x152A	0xF8DFC014  LDR	R12, [PC, #20]
0x152E	0xF7FFFB93  BL	3160
0x1532	0xBD00    POP	(R15)
0x1534	0x4770    BX	LR
0x1536	0xBF00    NOP
0x1538	0x00002000  	#536870912
0x153C	0x005F2000  	#536871007
0x1540	0x14AC0000  	#5292
0x15A0	0xB500    PUSH	(R14)
0x15A2	0xF8DFB010  LDR	R11, [PC, #16]
0x15A6	0xF8DFA010  LDR	R10, [PC, #16]
0x15AA	0xF7FFFCE3  BL	3956
0x15AE	0xBD00    POP	(R15)
0x15B0	0x4770    BX	LR
0x15B2	0xBF00    NOP
0x15B4	0x00002000  	#536870912
0x15B8	0x00902000  	#536871056
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x13D4	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x13D8	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x13DC	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x13E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x13E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x13E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x13EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x13F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x13F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x13F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x13FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1400	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1404	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1408	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x140C	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1410	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1414	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1418	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x141C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1420	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1424	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1428	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x142C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1430	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1434	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1438	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x143C	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,675 :: __GPIO_MODULE_SPI3_PC10_11_12 [108]
0x1440	0x0000002A ;__GPIO_MODULE_SPI3_PC10_11_12+0
0x1444	0x0000002B ;__GPIO_MODULE_SPI3_PC10_11_12+4
0x1448	0x0000002C ;__GPIO_MODULE_SPI3_PC10_11_12+8
0x144C	0xFFFFFFFF ;__GPIO_MODULE_SPI3_PC10_11_12+12
0x1450	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+16
0x1454	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+20
0x1458	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+24
0x145C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+28
0x1460	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+32
0x1464	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+36
0x1468	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+40
0x146C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+44
0x1470	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+48
0x1474	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+52
0x1478	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+56
0x147C	0x00000818 ;__GPIO_MODULE_SPI3_PC10_11_12+60
0x1480	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+64
0x1484	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+68
0x1488	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+72
0x148C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+76
0x1490	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+80
0x1494	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+84
0x1498	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+88
0x149C	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+92
0x14A0	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+96
0x14A4	0x00000000 ;__GPIO_MODULE_SPI3_PC10_11_12+100
0x14A8	0x08201100 ;__GPIO_MODULE_SPI3_PC10_11_12+104
; end of __GPIO_MODULE_SPI3_PC10_11_12
;,0 :: _initBlock_2 [82]
; Containing: ?ICS?lstr3_Voltmeter_ARM [19]
;             ?ICS?lstr4_Voltmeter_ARM [20]
;             ?ICS?lstr5_Voltmeter_ARM [18]
;             ?ICS?lstr1_Voltmeter_ARM [25]
0x14AC	0x54524155 ;_initBlock_2+0 : ?ICS?lstr3_Voltmeter_ARM at 0x14AC
0x14B0	0x696E4920 ;_initBlock_2+4
0x14B4	0x6C616974 ;_initBlock_2+8
0x14B8	0x64657A69 ;_initBlock_2+12
0x14BC	0x41000A0D ;_initBlock_2+16 : ?ICS?lstr4_Voltmeter_ARM at 0x14BF
0x14C0	0x31204344 ;_initBlock_2+20
0x14C4	0x696E4920 ;_initBlock_2+24
0x14C8	0x6C616974 ;_initBlock_2+28
0x14CC	0x64657A69 ;_initBlock_2+32
0x14D0	0x53000A0D ;_initBlock_2+36 : ?ICS?lstr5_Voltmeter_ARM at 0x14D3
0x14D4	0x49204950 ;_initBlock_2+40
0x14D8	0x6974696E ;_initBlock_2+44
0x14DC	0x7A696C61 ;_initBlock_2+48
0x14E0	0x0A0D6465 ;_initBlock_2+52
0x14E4	0x746E4500 ;_initBlock_2+56 : ?ICS?lstr1_Voltmeter_ARM at 0x14E5
0x14E8	0x6E697265 ;_initBlock_2+60
0x14EC	0x68572067 ;_initBlock_2+64
0x14F0	0x20656C69 ;_initBlock_2+68
0x14F4	0x706F6F4C ;_initBlock_2+72
0x14F8	0x0D2E2E2E ;_initBlock_2+76
0x14FC	0x000A ;_initBlock_2+80
; end of _initBlock_2
;,0 :: _initBlock_3 [33]
; Containing: ?ICS?lstr2_Voltmeter_ARM [3]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
;             APBAHBPrescTable [16]
;             ADCPrescTable [4]
0x14FE	0x4E00566D ;_initBlock_3+0 : ?ICS?lstr2_Voltmeter_ARM at 0x14FE : ?ICS?lstr1___Lib_Conversions at 0x1501
0x1502	0x30004E61 ;_initBlock_3+4 : ?ICS?lstr2___Lib_Conversions at 0x1505
0x1506	0x464E4900 ;_initBlock_3+8 : ?ICS?lstr3___Lib_Conversions at 0x1507
0x150A	0x00000000 ;_initBlock_3+12 : APBAHBPrescTable at 0x150B
0x150E	0x03020100 ;_initBlock_3+16
0x1512	0x03020104 ;_initBlock_3+20
0x1516	0x08070604 ;_initBlock_3+24
0x151A	0x06040209 ;_initBlock_3+28 : ADCPrescTable at 0x151B
0x151E	0x08 ;_initBlock_3+32
; end of _initBlock_3
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01E8      [12]    _Get_Fosc_kHz
0x01F4     [272]    _GPIO_Alternate_Function_Enable
0x0304     [140]    _GPIO_Clk_Enable
0x0390     [168]    _RCC_GetClocksFrequency
0x0438      [34]    __Lib_SPI_123_SPIx_Read
0x045C      [30]    __Lib_UART_123_45_UARTx_Write
0x047C     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x05A4      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x05D8     [500]    _GPIO_Config
0x07CC      [28]    _SPI3_Read
0x07E8     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0A2C      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x0A70      [40]    _strcpy
0x0A98     [104]    __Compare_FP
0x0B00     [100]    _getADC
0x0B64      [84]    _SPI3_Init_Advanced
0x0BB8      [52]    _UART1_Init
0x0BEC      [28]    _GPIO_Digital_Output
0x0C08      [52]    _ADC1_Init
0x0C3C      [28]    _UART1_Write_Text
0x0C58      [20]    ___CC2DW
0x0C6C     [500]    _FloatToStr
0x0E60     [108]    __Lib_System_105_107_SystemClockSetDefault
0x0ECC      [28]    _UART1_Write
0x0EE8     [138]    __Mul_FP
0x0F74      [58]    ___FillZeros
0x0FB0     [220]    _system_setup
0x108C     [258]    __Sub_FP
0x1190      [44]    __UnsignedIntegralToFloat
0x11BC       [8]    ___GenExcept
0x11C4      [20]    __Lib_System_105_107_InitialSetUpFosc
0x11D8     [184]    _main
0x1290     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [19]    ?lstr3_Voltmeter_ARM
0x20000013      [20]    ?lstr4_Voltmeter_ARM
0x20000027      [18]    ?lstr5_Voltmeter_ARM
0x20000039      [25]    ?lstr1_Voltmeter_ARM
0x20000052       [3]    ?lstr2_Voltmeter_ARM
0x20000055       [4]    ?lstr1___Lib_Conversions
0x20000059       [2]    ?lstr2___Lib_Conversions
0x2000005B       [4]    ?lstr3___Lib_Conversions
0x20000060       [4]    _voltage
0x20000064       [2]    _sum
0x20000066       [2]    _calibration
0x20000068       [4]    _measurement
0x2000006C       [4]    _txt
0x20000070       [4]    _ADC_Get_Sample_Ptr
0x20000074       [4]    ___System_CLOCK_IN_KHZ
0x20000078       [4]    _SPI_Rd_Ptr
0x2000007C       [4]    _SPI_Wr_Ptr
0x20000080       [4]    _UART_Wr_Ptr
0x20000084       [4]    _UART_Rd_Ptr
0x20000088       [4]    _UART_Rdy_Ptr
0x2000008C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x13D4     [108]    __GPIO_MODULE_USART1_PA9_10
0x1440     [108]    __GPIO_MODULE_SPI3_PC10_11_12
0x14AC      [19]    ?ICS?lstr3_Voltmeter_ARM
0x14BF      [20]    ?ICS?lstr4_Voltmeter_ARM
0x14D3      [18]    ?ICS?lstr5_Voltmeter_ARM
0x14E5      [25]    ?ICS?lstr1_Voltmeter_ARM
0x14FE       [3]    ?ICS?lstr2_Voltmeter_ARM
0x1501       [4]    ?ICS?lstr1___Lib_Conversions
0x1505       [2]    ?ICS?lstr2___Lib_Conversions
0x1507       [4]    ?ICS?lstr3___Lib_Conversions
0x150B      [16]    __Lib_System_105_107_APBAHBPrescTable
0x151B       [4]    __Lib_System_105_107_ADCPrescTable
