// Seed: 641733299
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5
    , id_13,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11
);
  supply1 id_14 = id_8 == id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    output uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8
);
  wire id_10;
  supply0 id_11 = 1;
  always @(posedge "" or 1'h0) begin : LABEL_0
    id_0 = id_6;
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_1,
      id_8,
      id_4,
      id_5,
      id_7,
      id_5,
      id_8,
      id_7,
      id_1,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
