Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 21:11:53 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                111         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.353        0.000                      0                  207        0.091        0.000                      0                  207        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
G0/inst/clk_100       {0.000 5.000}      10.000          100.000         
  clk_25_prescaler    {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
G0/inst/clk_100                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_prescaler         29.353        0.000                      0                  207        0.091        0.000                      0                  207       19.500        0.000                       0                   102  
  clkfbout_prescaler                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  G0/inst/clk_100
  To Clock:  G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       29.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.353ns  (required time - arrival time)
  Source:                 G4/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/vtemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 3.981ns (37.718%)  route 6.574ns (62.282%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.637     1.637    G4/clk_25
    SLICE_X2Y7           FDRE                                         r  G4/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     2.155 f  G4/vcount_reg[0]/Q
                         net (fo=30, routed)          1.217     3.373    G4/vcount_reg[0]
    SLICE_X2Y8           LUT5 (Prop_lut5_I2_O)        0.150     3.523 f  G4/vsync_i_2/O
                         net (fo=16, routed)          0.506     4.029    G4/vsync_i_2_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.328     4.357 r  G4/vsync_i_1/O
                         net (fo=21, routed)          1.344     5.701    G4/vsync_i_1_n_0
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.124     5.825 r  G4/vtemp1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.825    G4/vtemp1_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.375 r  G4/vtemp1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.375    G4/vtemp1_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.489 r  G4/vtemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.489    G4/vtemp1_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.802 r  G4/vtemp1_carry__1/O[3]
                         net (fo=6, routed)           0.990     7.792    G4/vtemp1_carry__1_n_4
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.306     8.098 r  G4/vtemp1__24_carry_i_1/O
                         net (fo=1, routed)           0.000     8.098    G4/vtemp1__24_carry_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     8.348 r  G4/vtemp1__24_carry/O[2]
                         net (fo=3, routed)           1.307     9.655    G4/vtemp1__24_carry_n_5
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.326     9.981 r  G4/vtemp1__36_carry__1_i_2/O
                         net (fo=1, routed)           0.665    10.646    G4/vtemp1__36_carry__1_i_2_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.673    11.319 r  G4/vtemp1__36_carry__1/CO[1]
                         net (fo=1, routed)           0.544    11.863    G4/vtemp1__36_carry__1_n_2
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.329    12.192 r  G4/vtemp[0]_i_2/O
                         net (fo=1, routed)           0.000    12.192    G4/vtemp[0]_i_2_n_0
    SLICE_X3Y9           FDRE                                         r  G4/vtemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G4/clk_25
    SLICE_X3Y9           FDRE                                         r  G4/vtemp_reg[0]/C
                         clock pessimism              0.094    41.611    
                         clock uncertainty           -0.098    41.514    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.031    41.545    G4/vtemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.545    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                 29.353    

Slack (MET) :             29.783ns  (required time - arrival time)
  Source:                 G4/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G4/htemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 3.867ns (38.075%)  route 6.289ns (61.925%))
  Logic Levels:           11  (CARRY4=4 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.569     1.569    G4/clk_25
    SLICE_X11Y5          FDRE                                         r  G4/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  G4/hcount_reg[2]/Q
                         net (fo=15, routed)          0.915     2.904    G4/hcount_reg[2]
    SLICE_X11Y5          LUT3 (Prop_lut3_I1_O)        0.327     3.231 r  G4/htemp1_carry__0_i_11/O
                         net (fo=7, routed)           0.922     4.152    G4/htemp1_carry__0_i_11_n_0
    SLICE_X11Y9          LUT5 (Prop_lut5_I4_O)        0.332     4.484 r  G4/htemp1_carry__0_i_9/O
                         net (fo=6, routed)           0.862     5.346    G4/htemp1_carry__0_i_9_n_0
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.156     5.502 r  G4/htemp1_carry_i_5/O
                         net (fo=13, routed)          0.742     6.245    G4/htemp1_carry_i_5_n_0
    SLICE_X11Y6          LUT5 (Prop_lut5_I3_O)        0.355     6.600 r  G4/htemp1_carry__0_i_3/O
                         net (fo=1, routed)           0.332     6.931    G4/htemp1_carry__0_i_3_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.451 r  G4/htemp1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    G4/htemp1_carry__0_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.670 r  G4/htemp1_carry__1/O[0]
                         net (fo=11, routed)          1.324     8.994    G4/htemp1_carry__1_n_7
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.325     9.319 r  G4/htemp1__23_carry_i_1/O
                         net (fo=2, routed)           0.882    10.202    G4/htemp1__23_carry_i_1_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.327    10.529 r  G4/htemp1__23_carry_i_4/O
                         net (fo=1, routed)           0.000    10.529    G4/htemp1__23_carry_i_4_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.930 r  G4/htemp1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    10.930    G4/htemp1__23_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.087 r  G4/htemp1__23_carry__0/CO[1]
                         net (fo=1, routed)           0.310    11.397    G4/htemp1__23_carry__0_n_2
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.329    11.726 r  G4/htemp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.726    G4/htemp[0]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  G4/htemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.449    41.449    G4/clk_25
    SLICE_X8Y7           FDRE                                         r  G4/htemp_reg[0]/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.098    41.432    
    SLICE_X8Y7           FDRE (Setup_fdre_C_D)        0.077    41.509    G4/htemp_reg[0]
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 29.783    

Slack (MET) :             32.612ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.887ns (26.519%)  route 5.229ns (73.481%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     8.683    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[0]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[0]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.612ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.887ns (26.519%)  route 5.229ns (73.481%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     8.683    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[1]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[1]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.612ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.887ns (26.519%)  route 5.229ns (73.481%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     8.683    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[2]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[2]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.612ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.887ns (26.519%)  route 5.229ns (73.481%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     8.683    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[3]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[3]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.683    
  -------------------------------------------------------------------
                         slack                                 32.612    

Slack (MET) :             32.950ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.887ns (27.842%)  route 4.890ns (72.158%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     8.345    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[4]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[4]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 32.950    

Slack (MET) :             32.950ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.887ns (27.842%)  route 4.890ns (72.158%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     8.345    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[5]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[5]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 32.950    

Slack (MET) :             32.950ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.887ns (27.842%)  route 4.890ns (72.158%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     8.345    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    41.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[6]/C
                         clock pessimism              0.080    41.597    
                         clock uncertainty           -0.098    41.500    
    SLICE_X5Y6           FDRE (Setup_fdre_C_CE)      -0.205    41.295    G2/vpos_reg[6]
  -------------------------------------------------------------------
                         required time                         41.295    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 32.950    

Slack (MET) :             33.366ns  (required time - arrival time)
  Source:                 G2/myhSpriteLoc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 1.887ns (29.820%)  route 4.441ns (70.180%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.567     1.567    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     2.085 r  G2/myhSpriteLoc_reg[5]/Q
                         net (fo=16, routed)          0.869     2.954    G2/Q[2]
    SLICE_X13Y9          LUT3 (Prop_lut3_I0_O)        0.124     3.078 r  G2/i__carry_i_9/O
                         net (fo=2, routed)           1.127     4.205    G2/i__carry_i_9_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.124     4.329 r  G2/i__carry_i_5/O
                         net (fo=1, routed)           0.000     4.329    G2/i__carry_i_5_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.705 r  G2/active3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.705    G2/active3_inferred__2/i__carry_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.959 r  G2/active3_inferred__2/i__carry__0/CO[0]
                         net (fo=1, routed)           1.108     6.067    G2/active31_in
    SLICE_X6Y10          LUT6 (Prop_lut6_I2_O)        0.367     6.434 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     6.721    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     6.845 r  G2/active_i_1/O
                         net (fo=15, routed)          1.051     7.895    G2/active_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457    41.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.448    41.448    G2/clk_25
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.169    41.262    G2/hpos_reg[0]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                 33.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G2/clk_25
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  G2/hpos_reg[0]/Q
                         net (fo=3, routed)           0.168     0.897    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.877     0.877    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.623    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.806    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.100%)  route 0.229ns (61.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.564     0.564    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[2]/Q
                         net (fo=3, routed)           0.229     0.934    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.822    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 G2/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.298%)  route 0.247ns (63.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.564     0.564    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[2]/Q
                         net (fo=3, routed)           0.247     0.952    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.877     0.877    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.826    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 G2/hpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.957%)  route 0.262ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.564     0.564    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[1]/Q
                         net (fo=3, routed)           0.262     0.967    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.822    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 G2/hpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.165%)  route 0.284ns (66.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.564     0.564    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  G2/hpos_reg[3]/Q
                         net (fo=3, routed)           0.284     0.989    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.877     0.877    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.826    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y8           FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.120     0.826    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.048     0.874 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.874    G3/douta[11]
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G3/clk_25
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[11]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y8           FDSE (Hold_fdse_C_D)         0.131     0.709    G3/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 G2/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.602%)  route 0.240ns (59.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G2/clk_25
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  G2/hpos_reg[0]/Q
                         net (fo=3, routed)           0.240     0.969    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.873     0.873    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.802    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y8           FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.124     0.830    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.048     0.878 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.878    G3/douta[5]
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G3/clk_25
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[5]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y8           FDSE (Hold_fdse_C_D)         0.131     0.709    G3/RGB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y8           FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.120     0.826    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.871 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.000     0.871    G3/douta[10]
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G3/clk_25
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[10]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y8           FDSE (Hold_fdse_C_D)         0.120     0.698    G3/RGB_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G3/RGB_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.565    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y8           FDRE                                         r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=8, routed)           0.124     0.830    G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.875 r  G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.875    G3/douta[4]
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G3/clk_25
    SLICE_X8Y8           FDSE                                         r  G3/RGB_reg[4]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y8           FDSE (Hold_fdse_C_D)         0.121     0.699    G3/RGB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    G0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y11      G2/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y9       G2/hpos_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      G2/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       G2/hpos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       G2/hpos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y11      G2/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       G2/hpos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       G2/hpos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     G2/hpos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 6.550ns (52.713%)  route 5.876ns (47.287%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.477    12.426    G1/x
    SLICE_X12Y8          FDCE                                         r  G1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 6.550ns (52.713%)  route 5.876ns (47.287%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.477    12.426    G1/x
    SLICE_X12Y8          FDPE                                         r  G1/x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 6.550ns (52.713%)  route 5.876ns (47.287%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.477    12.426    G1/x
    SLICE_X12Y8          FDPE                                         r  G1/x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 6.550ns (52.713%)  route 5.876ns (47.287%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.477    12.426    G1/x
    SLICE_X12Y8          FDCE                                         r  G1/x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 6.550ns (52.713%)  route 5.876ns (47.287%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.477    12.426    G1/x
    SLICE_X12Y8          FDCE                                         r  G1/x_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 6.550ns (52.717%)  route 5.875ns (47.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.476    12.425    G1/x
    SLICE_X13Y8          FDCE                                         r  G1/x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/x_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 6.550ns (52.717%)  route 5.875ns (47.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           1.583    11.620    G1/cnt2
    SLICE_X14Y7          LUT4 (Prop_lut4_I3_O)        0.329    11.949 r  G1/x[9]_i_1/O
                         net (fo=7, routed)           0.476    12.425    G1/x
    SLICE_X13Y8          FDPE                                         r  G1/x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/cnt_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 6.550ns (54.383%)  route 5.494ns (45.617%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           0.829    10.865    G1/cnt2
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.329    11.194 r  G1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.850    12.044    G1/moveVolgendeKans0
    SLICE_X54Y6          FDRE                                         r  G1/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/cnt_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 6.550ns (54.383%)  route 5.494ns (45.617%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           0.829    10.865    G1/cnt2
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.329    11.194 r  G1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.850    12.044    G1/moveVolgendeKans0
    SLICE_X54Y6          FDRE                                         r  G1/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 speedSel[1]
                            (input port)
  Destination:            G1/cnt_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 6.550ns (54.383%)  route 5.494ns (45.617%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  speedSel[1] (IN)
                         net (fo=0)                   0.000     0.000    speedSel[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  speedSel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.821     4.274    G1/A[1]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     8.115 r  G1/cnt3/P[1]
                         net (fo=2, routed)           0.995     9.110    G1/cnt3_n_104
    SLICE_X55Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.234 r  G1/cnt2_carry_i_8/O
                         net (fo=1, routed)           0.000     9.234    G1/cnt2_carry_i_8_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.766 r  G1/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.766    G1/cnt2_carry_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.880 r  G1/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.880    G1/cnt2_carry__0_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.037 r  G1/cnt2_carry__1/CO[1]
                         net (fo=3, routed)           0.829    10.865    G1/cnt2
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.329    11.194 r  G1/cnt[0]_i_1/O
                         net (fo=20, routed)          0.850    12.044    G1/moveVolgendeKans0
    SLICE_X54Y6          FDRE                                         r  G1/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.607%)  route 0.130ns (50.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  G9U/temp_byte_out_reg[7]/Q
                         net (fo=2, routed)           0.130     0.258    G7U/o_Byte_out[7]
    SLICE_X31Y62         FDRE                                         r  G7U/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[4]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[4]/Q
                         net (fo=2, routed)           0.123     0.264    G7U/o_Byte_out[4]
    SLICE_X31Y62         FDRE                                         r  G7U/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[5]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    G7U/o_Byte_out[5]
    SLICE_X31Y62         FDRE                                         r  G7U/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G6U/r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  G6U/r_SM_Main_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G6U/r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.087     0.228    G6U/r_SM_Main_reg_n_0_[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  G6U/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    G6U/r_SM_Main[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  G6U/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G6U/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE                         0.000     0.000 r  G6U/r_SM_Main_reg[1]/C
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  G6U/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          0.095     0.259    G6U/r_SM_Main_reg_n_0_[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  G6U/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    G6U/r_Bit_Index[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  G6U/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G6U/r_Bit_Index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  G6U/r_Bit_Index_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G6U/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.124     0.265    G6U/r_Bit_Index_reg_n_0_[0]
    SLICE_X8Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  G6U/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    G6U/r_Bit_Index[1]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  G6U/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G6U/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.454%)  route 0.124ns (39.546%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  G6U/r_Bit_Index_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G6U/r_Bit_Index_reg[0]/Q
                         net (fo=12, routed)          0.124     0.265    G6U/r_Bit_Index_reg_n_0_[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  G6U/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    G6U/r_Bit_Index[2]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  G6U/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G7U/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/o_TX_Serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.394%)  route 0.133ns (41.606%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE                         0.000     0.000 r  G7U/r_Bit_Index_reg[2]/C
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G7U/r_Bit_Index_reg[2]/Q
                         net (fo=3, routed)           0.133     0.274    G7U/r_Bit_Index_reg_n_0_[2]
    SLICE_X32Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.319 r  G7U/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     0.319    G7U/o_TX_Serial_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  G7U/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G6U/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G6U/r_Clk_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE                         0.000     0.000 r  G6U/r_Clk_Count_reg[7]/C
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  G6U/r_Clk_Count_reg[7]/Q
                         net (fo=6, routed)           0.073     0.221    G6U/r_Clk_Count_reg_n_0_[7]
    SLICE_X10Y21         LUT6 (Prop_lut6_I2_O)        0.098     0.319 r  G6U/r_Clk_Count[8]_i_3/O
                         net (fo=1, routed)           0.000     0.319    G6U/r_Clk_Count[8]_i_3_n_0
    SLICE_X10Y21         FDRE                                         r  G6U/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G9U/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            G7U/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.948%)  route 0.180ns (56.052%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE                         0.000     0.000 r  G9U/temp_byte_out_reg[6]/C
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  G9U/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.180     0.321    G7U/o_Byte_out[6]
    SLICE_X32Y62         FDRE                                         r  G7U/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.048ns (56.786%)  route 3.081ns (43.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631     1.631    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     2.149 r  G4/green_reg[3]/Q
                         net (fo=1, routed)           3.081     5.230    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530     8.761 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.761    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 4.042ns (58.602%)  route 2.855ns (41.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.632    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  G4/red_reg[0]/Q
                         net (fo=1, routed)           2.855     5.006    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.529 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.529    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 4.169ns (61.579%)  route 2.601ns (38.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631     1.631    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.478     2.109 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           2.601     4.711    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.691     8.402 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.402    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.736ns  (logic 4.173ns (61.952%)  route 2.563ns (38.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.632    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     2.110 r  G4/red_reg[2]/Q
                         net (fo=1, routed)           2.563     4.673    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.695     8.368 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.368    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.047ns (60.152%)  route 2.681ns (39.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.632    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  G4/green_reg[2]/Q
                         net (fo=1, routed)           2.681     4.831    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.361 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.361    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.646ns  (logic 4.152ns (62.481%)  route 2.493ns (37.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631     1.631    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.478     2.109 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           2.493     4.603    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.674     8.277 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.277    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 4.023ns (61.074%)  route 2.564ns (38.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.632    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           2.564     4.715    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.220 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.220    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 4.039ns (61.378%)  route 2.541ns (38.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.632    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           2.541     4.692    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     8.213 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.213    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.549ns  (logic 4.180ns (63.820%)  route 2.370ns (36.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631     1.631    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.478     2.109 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           2.370     4.479    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.702     8.181 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.181    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.020ns (62.131%)  route 2.451ns (37.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     1.575    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.631     1.631    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.518     2.149 r  G4/red_reg[3]/Q
                         net (fo=1, routed)           2.451     4.600    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     8.102 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.102    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G4/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.345ns (69.152%)  route 0.600ns (30.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.593     0.593    G4/clk_25
    SLICE_X0Y10          FDRE                                         r  G4/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  G4/vsync_reg/Q
                         net (fo=1, routed)           0.600     1.334    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.538 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.538    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.339ns (68.223%)  route 0.624ns (31.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.589     0.589    G4/clk_25
    SLICE_X4Y13          FDRE                                         r  G4/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  G4/hsync_reg/Q
                         net (fo=1, routed)           0.624     1.353    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.551 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.551    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.361ns (68.722%)  route 0.619ns (31.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  G4/blue_reg[0]/Q
                         net (fo=1, routed)           0.619     1.373    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.569 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.569    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.384ns (69.145%)  route 0.617ns (30.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  G4/blue_reg[2]/Q
                         net (fo=1, routed)           0.617     1.371    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.591 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.591    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.428ns (70.494%)  route 0.598ns (29.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148     0.738 r  G4/blue_reg[3]/Q
                         net (fo=1, routed)           0.598     1.335    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.280     2.615 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.615    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.368ns (67.432%)  route 0.661ns (32.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  G4/red_reg[3]/Q
                         net (fo=1, routed)           0.661     1.414    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.618 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.618    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.371ns (66.858%)  route 0.679ns (33.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.591     0.591    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  G4/green_reg[1]/Q
                         net (fo=1, routed)           0.679     1.434    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.641 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.641    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.386ns (66.110%)  route 0.710ns (33.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.591     0.591    G4/clk_25
    SLICE_X6Y11          FDRE                                         r  G4/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  G4/green_reg[0]/Q
                         net (fo=1, routed)           0.710     1.465    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.687 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.687    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.406ns (66.867%)  route 0.696ns (33.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148     0.738 r  G4/blue_reg[1]/Q
                         net (fo=1, routed)           0.696     1.434    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.258     2.692 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.692    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G4/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.421ns (67.149%)  route 0.695ns (32.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.590     0.590    G4/clk_25
    SLICE_X6Y12          FDRE                                         r  G4/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148     0.738 r  G4/red_reg[1]/Q
                         net (fo=1, routed)           0.695     1.433    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.273     2.706 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.706    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.575     6.575    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.549     0.549    G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.709ns (33.157%)  route 3.446ns (66.843%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     5.155    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.709ns (33.157%)  route 3.446ns (66.843%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     5.155    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[1]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.709ns (33.157%)  route 3.446ns (66.843%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     5.155    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[2]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.155ns  (logic 1.709ns (33.157%)  route 3.446ns (66.843%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.838     5.155    G2/active_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y5           FDRE                                         r  G2/vpos_reg[3]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.709ns (35.485%)  route 3.108ns (64.515%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     4.817    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[4]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.709ns (35.485%)  route 3.108ns (64.515%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     4.817    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.817ns  (logic 1.709ns (35.485%)  route 3.108ns (64.515%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.500     4.817    G2/active_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517     1.517    G2/clk_25
    SLICE_X5Y6           FDRE                                         r  G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.709ns (39.137%)  route 2.658ns (60.863%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          1.051     4.368    G2/active_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.448     1.448    G2/clk_25
    SLICE_X8Y9           FDRE                                         r  G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.709ns (40.723%)  route 2.488ns (59.277%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          0.880     4.197    G2/active_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.449     1.449    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.709ns (40.723%)  route 2.488ns (59.277%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           1.321     2.783    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.907 f  G2/active_i_2/O
                         net (fo=1, routed)           0.286     3.193    G2/active_i_2_n_0
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.317 r  G2/active_i_1/O
                         net (fo=15, routed)          0.880     4.197    G2/active_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.457     1.457    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         1.449     1.449    G2/clk_25
    SLICE_X11Y10         FDRE                                         r  G2/hpos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/x_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (44.041%)  route 0.163ns (55.959%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE                         0.000     0.000 r  G1/x_reg[7]/C
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  G1/x_reg[7]/Q
                         net (fo=4, routed)           0.163     0.291    G2/myhSpriteLoc_reg[9]_0[4]
    SLICE_X13Y9          FDRE                                         r  G2/myhSpriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G2/clk_25
    SLICE_X13Y9          FDRE                                         r  G2/myhSpriteLoc_reg[7]/C

Slack:                    inf
  Source:                 G1/x_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.055%)  route 0.145ns (46.945%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  G1/x_reg[3]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  G1/x_reg[3]/Q
                         net (fo=8, routed)           0.145     0.309    G2/myhSpriteLoc_reg[9]_0[0]
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[3]/C

Slack:                    inf
  Source:                 G1/x_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            G2/myhSpriteLoc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.055%)  route 0.145ns (46.945%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDPE                         0.000     0.000 r  G1/x_reg[4]/C
    SLICE_X12Y8          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  G1/x_reg[4]/Q
                         net (fo=7, routed)           0.145     0.309    G2/myhSpriteLoc_reg[9]_0[1]
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[4]/C

Slack:                    inf
  Source:                 G1/x_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.341%)  route 0.168ns (50.659%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  G1/x_reg[8]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  G1/x_reg[8]/Q
                         net (fo=3, routed)           0.168     0.332    G2/myhSpriteLoc_reg[9]_0[5]
    SLICE_X13Y10         FDRE                                         r  G2/myhSpriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.834     0.834    G2/clk_25
    SLICE_X13Y10         FDRE                                         r  G2/myhSpriteLoc_reg[8]/C

Slack:                    inf
  Source:                 G1/x_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G2/myhSpriteLoc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.441%)  route 0.193ns (56.559%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  G1/x_reg[6]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  G1/x_reg[6]/Q
                         net (fo=5, routed)           0.193     0.341    G2/myhSpriteLoc_reg[9]_0[3]
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[6]/C

Slack:                    inf
  Source:                 G1/x_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            G2/myhSpriteLoc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.811%)  route 0.233ns (61.189%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDPE                         0.000     0.000 r  G1/x_reg[5]/C
    SLICE_X12Y8          FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  G1/x_reg[5]/Q
                         net (fo=6, routed)           0.233     0.381    G2/myhSpriteLoc_reg[9]_0[2]
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.835     0.835    G2/clk_25
    SLICE_X12Y9          FDRE                                         r  G2/myhSpriteLoc_reg[5]/C

Slack:                    inf
  Source:                 G1/x_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            G2/myhSpriteLoc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.409%)  route 0.281ns (66.591%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDPE                         0.000     0.000 r  G1/x_reg[9]/C
    SLICE_X13Y8          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  G1/x_reg[9]/Q
                         net (fo=2, routed)           0.281     0.422    G2/myhSpriteLoc_reg[9]_0[6]
    SLICE_X13Y10         FDRE                                         r  G2/myhSpriteLoc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.834     0.834    G2/clk_25
    SLICE_X13Y10         FDRE                                         r  G2/myhSpriteLoc_reg[9]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.274ns (34.275%)  route 0.526ns (65.725%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           0.406     0.636    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.681 r  G2/active_i_1/O
                         net (fo=15, routed)          0.120     0.800    G2/active_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  G2/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.862     0.862    G2/clk_25
    SLICE_X7Y11          FDRE                                         r  G2/active_reg/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.274ns (27.049%)  route 0.740ns (72.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           0.406     0.636    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.681 r  G2/active_i_1/O
                         net (fo=15, routed)          0.334     1.014    G2/active_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.834     0.834    G2/clk_25
    SLICE_X11Y11         FDRE                                         r  G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 sprSel[1]
                            (input port)
  Destination:            G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.274ns (27.049%)  route 0.740ns (72.951%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sprSel[1] (IN)
                         net (fo=0)                   0.000     0.000    sprSel[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sprSel_IBUF[1]_inst/O
                         net (fo=2, routed)           0.406     0.636    G2/sprSel_IBUF[1]
    SLICE_X6Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.681 r  G2/active_i_1/O
                         net (fo=15, routed)          0.334     1.014    G2/active_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk100_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     0.817    G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  G0/inst/clkout1_buf/O
                         net (fo=100, routed)         0.834     0.834    G2/clk_25
    SLICE_X11Y11         FDRE                                         r  G2/hpos_reg[6]/C





