INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/Integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integrator
WARNING: [VRFC 10-986] literal value truncated to fit in 16 bits [D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/Integrator.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/Velocity_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Velocity_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/adder_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/adder_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/adder_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/coll_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coll_det
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/multiplier_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/multiplier_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/simultaneous_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/subtractor_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/update_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/imports/new/write_simultaneous.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_test1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FYP_FINAL/FYP-FINAL/Bot1_complete_col_avoidance/Bot1_complete_col_avoidance.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
