{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533509488711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533509488711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  5 19:51:28 2018 " "Processing started: Sun Aug  5 19:51:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533509488711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1533509488711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files ip/altsource_probe/hps_reset.v;ip/vga_pll/vga_pll.v;soc_system.qsys DE10_NANO_SOC_FB " "Command: quartus_sh --ip_upgrade -variation_files ip/altsource_probe/hps_reset.v;ip/vga_pll/vga_pll.v;soc_system.qsys DE10_NANO_SOC_FB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1533509488711 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files \{ip/altsource_probe/hps_reset.v;ip/vga_pll/vga_pll.v;soc_system.qsys\} DE10_NANO_SOC_FB " "Quartus(args): -variation_files \{ip/altsource_probe/hps_reset.v;ip/vga_pll/vga_pll.v;soc_system.qsys\} DE10_NANO_SOC_FB" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1533509488711 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1533509518141 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1533509518142 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533509518143 ""}
{ "Info" "" "" "2018.08.05.19:52:29 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.08.05.19:52:29 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1533509549669 ""}
{ "Info" "" "" "2018.08.05.19:52:29 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.08.05.19:52:29 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1533509549680 ""}
{ "Info" "soc_system_generation.rpt" "" "2018.08.05.19:53:03 Info: Saving generation log to /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Saving generation log to /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system" 0 0 "Shell" 0 -1 1533509583237 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1533509583238 ""}
{ "Info" "soc_system.qsys" "" "2018.08.05.19:53:03 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1533509583479 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Reading input file" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Reading input file" 0 0 "Shell" 0 -1 1533509583627 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1533509583643 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1533509583647 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1533509583650 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1533509583656 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1533509583657 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1533509583658 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509583660 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1533509583663 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1533509583665 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1533509583684 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" 0 0 "Shell" 0 -1 1533509583687 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1533509583689 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509583689 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1533509583695 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509583696 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1533509583700 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509583709 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1533509583710 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1533509583715 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1533509583732 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509583755 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1533509583757 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1533509583760 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1533509583764 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509583766 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1533509583766 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1533509583770 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1533509583772 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1533509583775 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1533509583781 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Building connections" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Building connections" 0 0 "Shell" 0 -1 1533509583783 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Parameterizing connections" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1533509583797 ""}
{ "Info" "" "" "2018.08.05.19:53:03 Info: Validating" {  } {  } 0 0 "2018.08.05.19:53:03 Info: Validating" 0 0 "Shell" 0 -1 1533509583800 ""}
{ "Info" "" "" "2018.08.05.19:53:17 Info: Done reading input file" {  } {  } 0 0 "2018.08.05.19:53:17 Info: Done reading input file" 0 0 "Shell" 0 -1 1533509597325 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.08.05.19:53:21 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.08.05.19:53:21 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1533509601860 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509601868 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509601869 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1533509601874 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1533509601875 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1533509601885 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1533509601888 ""}
{ "Info" "" "" "2018.08.05.19:53:21 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.08.05.19:53:21 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1533509601892 ""}
{ "Warning" "" "" "2018.08.05.19:53:21 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.08.05.19:53:21 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1533509601897 ""}
{ "Info" "" "" "2018.08.05.19:53:25 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2018.08.05.19:53:25 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1533509605945 ""}
{ "Info" "" "" "2018.08.05.19:53:37 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.08.05.19:53:37 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1533509617674 ""}
{ "Info" "" "" "2018.08.05.19:53:39 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2018.08.05.19:53:39 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1533509619283 ""}
{ "Info" "" "" "2018.08.05.19:53:39 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2018.08.05.19:53:39 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1533509619370 ""}
{ "Info" "" "" "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1533509620543 ""}
{ "Info" "" "" "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1533509620548 ""}
{ "Info" "" "" "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.08.05.19:53:40 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1533509620559 ""}
{ "Warning" "" "" "2018.08.05.19:53:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.08.05.19:53:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1533509621033 ""}
{ "Warning" "" "" "2018.08.05.19:53:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.08.05.19:53:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1533509621034 ""}
{ "Warning" "" "" "2018.08.05.19:53:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.08.05.19:53:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1533509621041 ""}
{ "Warning" "" "" "2018.08.05.19:53:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.08.05.19:53:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1533509621044 ""}
{ "Info" "" "" "2018.08.05.19:53:47 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.08.05.19:53:47 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1533509627633 ""}
{ "Info" "" "" "2018.08.05.19:53:54 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.08.05.19:53:54 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1533509634653 ""}
{ "Info" "" "" "2018.08.05.19:54:02 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" {  } {  } 0 0 "2018.08.05.19:54:02 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1533509642555 ""}
{ "Warning" "" "" "2018.08.05.19:54:23 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Shell" 0 -1 1533509663213 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 182" "" "2018.08.05.19:54:23 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc_read_master.v Line: 47\n2018.08.05.19:54:23 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc.v Line: 142\n2018.08.05.19:54:23 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc.v Line: 143\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc_read_master.v Line: 47\n2018.08.05.19:54:23 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc.v Line: 142\n2018.08.05.19:54:23 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\" File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_prc.v Line: 143\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 181\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 261\n2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 262\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 178\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 179\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 180\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663221 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 184" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 183\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663222 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 187" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 185\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 186\n2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663225 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 189" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663228 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 193" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663232 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 194" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663233 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 195" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663234 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 197" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663235 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 212" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663236 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 214" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663236 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 215" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663237 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 217" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663238 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663239 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 229" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663240 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 239" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663242 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 260" "" "2018.08.05.19:54:23 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663243 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 424" "" "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663244 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 425" "" "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663246 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 437" "" "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663248 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd Line: 641" "" "2018.08.05.19:54:23 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663249 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 230" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663252 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663254 ""}
{ "Warning" "alt_vipvfr131_common_general_fifo.vhd Line: 264" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663255 ""}
{ "Warning" "alt_vipvfr131_common_gray_clock_crosser.vhd Line: 70" "" "2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663257 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd Line: 129" "" "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663258 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663260 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663262 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 45" "" "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663264 ""}
{ "Warning" "alt_vipvfr131_common_avalon_mm_slave.v Line: 72" "" "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663269 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 62" "" "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663273 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 82" "" "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663279 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.08.05.19:54:23 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Net \"control_header_state\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663282 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 58" "" "2018.08.05.19:54:23 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Net \"control_header_state\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663284 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.08.05.19:54:23 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Net \"control_header_data\[7..5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663287 ""}
{ "Warning" "alt_vipvfr131_vfr_control_packet_encoder.v Line: 59" "" "2018.08.05.19:54:23 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" {  } {  } 0 0 "2018.08.05.19:54:23 Warning: Net \"control_header_data\[3..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: /tmp/alt7748_7621637772017937556.dir/0008_sopcqmap" 0 0 "Shell" 0 -1 1533509663291 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" {  } {  } 0 0 "2018.08.05.19:54:23 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo" 0 0 "Shell" 0 -1 1533509663317 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2018.08.05.19:54:23 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1533509663359 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.08.05.19:54:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1533509663385 ""}
{ "Info" "  ]" "" "2018.08.05.19:54:23 Info: button_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen" {  } {  } 0 0 "2018.08.05.19:54:23 Info: button_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0010_button_pio_gen" 0 0 "Shell" 0 -1 1533509663386 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.08.05.19:54:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1533509663739 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.08.05.19:54:23 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1533509663740 ""}
{ "Info" "" "" "2018.08.05.19:54:23 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.08.05.19:54:23 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1533509663742 ""}
{ "Info" "  ]" "" "2018.08.05.19:54:23 Info: dipsw_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen" {  } {  } 0 0 "2018.08.05.19:54:23 Info: dipsw_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0011_dipsw_pio_gen" 0 0 "Shell" 0 -1 1533509663742 ""}
{ "Info" "" "" "2018.08.05.19:54:24 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.08.05.19:54:24 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1533509664058 ""}
{ "Info" "" "" "2018.08.05.19:54:24 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.08.05.19:54:24 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1533509664062 ""}
{ "Info" "" "" "2018.08.05.19:54:24 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.08.05.19:54:24 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1533509664814 ""}
{ "Info" "" "" "2018.08.05.19:54:24 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.08.05.19:54:24 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1533509664859 ""}
{ "Info" "" "" "2018.08.05.19:54:27 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.08.05.19:54:27 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1533509667517 ""}
{ "Info" "" "" "2018.08.05.19:54:28 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.08.05.19:54:28 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1533509668744 ""}
{ "Info" "" "" "2018.08.05.19:54:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.08.05.19:54:29 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1533509669895 ""}
{ "Info" "" "" "2018.08.05.19:54:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.08.05.19:54:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1533509669902 ""}
{ "Info" "  ]" "" "2018.08.05.19:54:29 Info: jtag_uart:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen" {  } {  } 0 0 "2018.08.05.19:54:29 Info: jtag_uart:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0012_jtag_uart_gen" 0 0 "Shell" 0 -1 1533509669902 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2018.08.05.19:54:30 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.08.05.19:54:30 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2018.08.05.19:54:30 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1533509670380 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.08.05.19:54:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1533509670382 ""}
{ "Info" "  ]" "" "2018.08.05.19:54:30 Info: led_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen" {  } {  } 0 0 "2018.08.05.19:54:30 Info: led_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7748_7621637772017937556.dir/0013_led_pio_gen" 0 0 "Shell" 0 -1 1533509670385 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.08.05.19:54:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1533509670695 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.08.05.19:54:30 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1533509670696 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.08.05.19:54:30 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1533509670698 ""}
{ "Info" "" "" "2018.08.05.19:54:30 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.08.05.19:54:30 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1533509670708 ""}
{ "Info" "" "" "2018.08.05.19:54:31 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.08.05.19:54:31 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1533509671395 ""}
{ "Info" "" "" "2018.08.05.19:54:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509671686 ""}
{ "Info" "" "" "2018.08.05.19:54:31 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.08.05.19:54:31 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1533509671913 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673195 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673515 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673637 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673723 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673782 ""}
{ "Info" "" "" "2018.08.05.19:54:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509673919 ""}
{ "Info" "" "" "2018.08.05.19:54:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:34 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509674234 ""}
{ "Info" "" "" "2018.08.05.19:54:35 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.08.05.19:54:35 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1533509675677 ""}
{ "Info" "" "" "2018.08.05.19:54:35 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.19:54:35 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533509675908 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1533509676188 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1533509676229 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1533509676250 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1533509676256 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1533509676267 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1533509676280 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1533509676295 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1533509676299 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1533509676301 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1533509676303 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1533509676309 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1533509676314 ""}
{ "Info" "" "" "2018.08.05.19:54:36 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.08.05.19:54:36 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1533509676319 ""}
{ "Info" "" "" "2018.08.05.19:55:45 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.08.05.19:55:45 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1533509745911 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v\n2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_st_pipeline_base.v\n2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509745922 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:45 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509745922 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1533509746278 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1533509746280 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746281 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1533509746283 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746284 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1533509746286 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746287 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746288 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746289 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533509746307 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533509746318 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1533509746333 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746336 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1533509746342 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746343 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746343 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746344 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746346 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746352 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746354 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746362 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746366 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746368 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533509746395 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1533509746413 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533509746447 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746449 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533509746548 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746555 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2018.08.05.19:55:46 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv\n2018.08.05.19:55:46 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv\n2018.08.05.19:55:46 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746581 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1533509746582 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746609 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.08.05.19:55:46 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_slave_agent.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules/altera_merlin_slave_agent.sv\n2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746640 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533509746692 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1533509746767 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533509746788 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533509746849 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746850 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1533509746855 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533509746882 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:46 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509746884 ""}
{ "Info" "" "" "2018.08.05.19:55:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.08.05.19:55:46 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1533509746982 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533509747099 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533509747198 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1533509747236 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1533509747283 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533509747292 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1533509747312 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533509747365 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747370 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1533509747473 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747488 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1533509747549 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1533509747568 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533509747603 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747603 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1533509747621 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747622 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1533509747626 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747628 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747630 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747631 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533509747649 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533509747662 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533509747666 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533509747692 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747694 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533509747709 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747710 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1533509747779 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1533509747907 ""}
{ "Info" "verbosity_pkg.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747907 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747908 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747908 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747909 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747909 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747909 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" {  } {  } 0 0 "2018.08.05.19:55:47 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1533509747910 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.08.05.19:55:47 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1533509747914 ""}
{ "Info" "" "" "2018.08.05.19:55:47 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2018.08.05.19:55:47 Info: soc_system: Done \"soc_system\" with 75 modules, 218 files" {  } {  } 0 0 "2018.08.05.19:55:47 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"\n2018.08.05.19:55:47 Info: soc_system: Done \"soc_system\" with 75 modules, 218 files" 0 0 "Shell" 0 -1 1533509747918 ""}
{ "Info" "" "" "2018.08.05.19:55:48 Info: qsys-generate succeeded.\n2018.08.05.19:55:48 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.08.05.19:55:48 Info: qsys-generate succeeded.\n2018.08.05.19:55:48 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1533509748044 ""}
{ "Info" "" "" "2018.08.05.19:55:48 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.08.05.19:55:48 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1533509748044 ""}
{ "Info" " --use-relative-paths=true" "" "2018.08.05.19:55:48 Info: sim-script-gen --spd=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/soc_system.spd --output-directory=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:48 Info: sim-script-gen --spd=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/soc_system.spd --output-directory=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509748045 ""}
{ "Info" " --use-relative-paths=true" "" "2018.08.05.19:55:48 Info: Doing: ip-make-simscript --spd=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/soc_system.spd --output-directory=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:48 Info: Doing: ip-make-simscript --spd=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/soc_system.spd --output-directory=/home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509748061 ""}
{ "Info" " directory:" "" "2018.08.05.19:55:50 Info: Generating the following file(s) for MODELSIM simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:50 Info: Generating the following file(s) for MODELSIM simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509750682 ""}
{ "Info" "msim_setup.tcl" "" "2018.08.05.19:55:50 Info:     mentor" {  } {  } 0 0 "2018.08.05.19:55:50 Info:     mentor" 0 0 "Shell" 0 -1 1533509750697 ""}
{ "Info" " directory:" "" "2018.08.05.19:55:50 Info: Generating the following file(s) for VCS simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:50 Info: Generating the following file(s) for VCS simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509750840 ""}
{ "Info" "vcs_setup.sh" "" "2018.08.05.19:55:50 Info:     synopsys/vcs" {  } {  } 0 0 "2018.08.05.19:55:50 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1533509750851 ""}
{ "Info" " directory:" "" "2018.08.05.19:55:50 Info: Generating the following file(s) for VCSMX simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:50 Info: Generating the following file(s) for VCSMX simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509750912 ""}
{ "Info" "synopsys_sim.setup" "" "2018.08.05.19:55:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.08.05.19:55:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1533509750913 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.08.05.19:55:50 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.08.05.19:55:50 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1533509750925 ""}
{ "Info" " directory:" "" "2018.08.05.19:55:51 Info: Generating the following file(s) for NCSIM simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Generating the following file(s) for NCSIM simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509751157 ""}
{ "Info" "cds.lib" "" "2018.08.05.19:55:51 Info:     cadence" {  } {  } 0 0 "2018.08.05.19:55:51 Info:     cadence" 0 0 "Shell" 0 -1 1533509751165 ""}
{ "Info" "hdl.var" "" "2018.08.05.19:55:51 Info:     cadence" {  } {  } 0 0 "2018.08.05.19:55:51 Info:     cadence" 0 0 "Shell" 0 -1 1533509751297 ""}
{ "Info" " directory" "" "2018.08.05.19:55:51 Info:     cadence/ncsim_setup.sh\n2018.08.05.19:55:51 Info:     55 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.08.05.19:55:51 Info:     cadence/ncsim_setup.sh\n2018.08.05.19:55:51 Info:     55 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1533509751299 ""}
{ "Info" " directory:" "" "2018.08.05.19:55:51 Info: Generating the following file(s) for RIVIERA simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Generating the following file(s) for RIVIERA simulator in /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/simulation" 0 0 "Shell" 0 -1 1533509751368 ""}
{ "Info" "soc_system.qsys" "" "2018.08.05.19:55:51 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1533509751388 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Reading input file" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Reading input file" 0 0 "Shell" 0 -1 1533509751610 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1533509751648 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1533509751654 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1533509751664 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1533509751667 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1533509751669 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module alt_vip_vfr_hdmi\n2018.08.05.19:55:51 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module alt_vip_vfr_hdmi\n2018.08.05.19:55:51 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509751673 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1533509751673 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1533509751678 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1533509751693 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1533509751696 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509751696 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1533509751699 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1533509751700 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509751703 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1533509751705 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1533509751735 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1533509751775 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509751850 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1533509751856 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1533509751869 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1533509751873 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509751878 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1533509751883 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1533509751890 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing module mm_bridge_0\n2018.08.05.19:55:51 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing module mm_bridge_0\n2018.08.05.19:55:51 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]\n2018.08.05.19:55:51 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1533509751938 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Building connections" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Building connections" 0 0 "Shell" 0 -1 1533509751946 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Parameterizing connections" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1533509751965 ""}
{ "Info" "" "" "2018.08.05.19:55:51 Info: Validating" {  } {  } 0 0 "2018.08.05.19:55:51 Info: Validating" 0 0 "Shell" 0 -1 1533509751986 ""}
{ "Info" "" "" "2018.08.05.19:56:06 Info: Done reading input file" {  } {  } 0 0 "2018.08.05.19:56:06 Info: Done reading input file" 0 0 "Shell" 0 -1 1533509766821 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.08.05.19:56:11 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.08.05.19:56:11 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1533509771086 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509771095 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509771096 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1533509771096 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1533509771099 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1533509771124 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1533509771128 ""}
{ "Info" "" "" "2018.08.05.19:56:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.08.05.19:56:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1533509771128 ""}
{ "Warning" "" "" "2018.08.05.19:56:11 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.08.05.19:56:11 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1533509771142 ""}
{ "Info" "soc_system.qsys" "" "2018.08.05.19:56:12 Info: Loading DE10_NANO_SoC_FB" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Loading DE10_NANO_SoC_FB" 0 0 "Shell" 0 -1 1533509772464 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Reading input file" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Reading input file" 0 0 "Shell" 0 -1 1533509772485 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1533509772491 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module ILC" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1533509772492 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1533509772494 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1533509772495 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding alt_vip_vfr_hdmi \[alt_vip_vfr 14.0\]" 0 0 "Shell" 0 -1 1533509772498 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module alt_vip_vfr_hdmi" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module alt_vip_vfr_hdmi" 0 0 "Shell" 0 -1 1533509772499 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509772501 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module button_pio" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1533509772502 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1533509772503 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1533509772505 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.1\]" 0 0 "Shell" 0 -1 1533509772507 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1533509772509 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509772511 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1533509772512 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509772513 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1533509772515 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509772517 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1533509772517 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1533509772519 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module hps_0" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1533509772530 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1533509772546 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1533509772547 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1533509772549 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1533509772550 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1533509772551 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module led_pio" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1533509772554 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1533509772557 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1533509772559 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1533509772561 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1533509772562 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Building connections" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Building connections" 0 0 "Shell" 0 -1 1533509772564 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Parameterizing connections" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1533509772571 ""}
{ "Info" "" "" "2018.08.05.19:56:12 Info: Validating" {  } {  } 0 0 "2018.08.05.19:56:12 Info: Validating" 0 0 "Shell" 0 -1 1533509772577 ""}
{ "Info" "" "" "2018.08.05.19:56:36 Info: Done reading input file" {  } {  } 0 0 "2018.08.05.19:56:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1533509796728 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2018.08.05.19:56:45 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2018.08.05.19:56:45 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, /home/Dados/opt/intelFPGA/17.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1533509805307 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509805311 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1533509805359 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1533509805367 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1533509805372 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1533509805386 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1533509805391 ""}
{ "Info" "" "" "2018.08.05.19:56:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2018.08.05.19:56:45 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1533509805405 ""}
{ "Warning" "" "" "2018.08.05.19:56:45 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 0 "2018.08.05.19:56:45 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1533509805420 ""}
{ "Info" "" "" "2018.08.05.19:59:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.08.05.19:59:18 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1533509958251 ""}
{ "Info" "" "" "2018.08.05.19:59:36 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2018.08.05.19:59:36 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1533509976248 ""}
{ "Info" "" "" "2018.08.05.19:59:41 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" {  } {  } 0 0 "2018.08.05.19:59:41 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0" 0 0 "Shell" 0 -1 1533509981112 ""}
{ "Info" "" "" "2018.08.05.19:59:41 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" {  } {  } 0 0 "2018.08.05.19:59:41 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2" 0 0 "Shell" 0 -1 1533509981117 ""}
{ "Info" "" "" "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1533509984476 ""}
{ "Info" "" "" "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1533509984480 ""}
{ "Info" "" "" "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1533509984480 ""}
{ "Info" "" "" "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2018.08.05.19:59:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1533509984480 ""}
{ "Warning" "" "" "2018.08.05.19:59:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.08.05.19:59:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1533509985964 ""}
{ "Warning" "" "" "2018.08.05.19:59:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.08.05.19:59:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1533509985973 ""}
{ "Warning" "" "" "2018.08.05.19:59:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2018.08.05.19:59:46 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1533509986005 ""}
{ "Warning" "" "" "2018.08.05.19:59:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2018.08.05.19:59:46 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1533509986018 ""}
{ "Info" "" "" "2018.08.05.20:00:03 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2018.08.05.20:00:03 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1533510003819 ""}
{ "Info" "" "" "2018.08.05.20:00:03 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 0 "2018.08.05.20:00:03 Info: alt_vip_itc_0: \"soc_system\" instantiated alt_vip_itc \"alt_vip_itc_0\"" 0 0 "Shell" 0 -1 1533510003830 ""}
{ "Info" "" "" "2018.08.05.20:00:03 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" {  } {  } 0 0 "2018.08.05.20:00:03 Info: alt_vip_vfr_hdmi: \"soc_system\" instantiated alt_vip_vfr \"alt_vip_vfr_hdmi\"" 0 0 "Shell" 0 -1 1533510003844 ""}
{ "Info" "" "" "2018.08.05.20:00:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.08.05.20:00:03 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1533510003851 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.08.05.20:00:03 Info: button_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7748_7621637772017937556.dir/0074_button_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0074_button_pio_gen/" {  } {  } 0 0 "2018.08.05.20:00:03 Info: button_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7748_7621637772017937556.dir/0074_button_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0074_button_pio_gen/" 0 0 "Shell" 0 -1 1533510003852 ""}
{ "Info" "" "" "2018.08.05.20:00:04 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2018.08.05.20:00:04 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1533510004382 ""}
{ "Info" "" "" "2018.08.05.20:00:04 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2018.08.05.20:00:04 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1533510004384 ""}
{ "Info" "" "" "2018.08.05.20:00:04 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.08.05.20:00:04 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1533510004385 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.08.05.20:00:04 Info: dipsw_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7748_7621637772017937556.dir/0075_dipsw_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0075_dipsw_pio_gen/" {  } {  } 0 0 "2018.08.05.20:00:04 Info: dipsw_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7748_7621637772017937556.dir/0075_dipsw_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0075_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1533510004386 ""}
{ "Info" "" "" "2018.08.05.20:00:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2018.08.05.20:00:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1533510004948 ""}
{ "Info" "" "" "2018.08.05.20:00:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2018.08.05.20:00:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1533510004953 ""}
{ "Info" "" "" "2018.08.05.20:00:05 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2018.08.05.20:00:05 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1533510005414 ""}
{ "Info" "" "" "2018.08.05.20:00:05 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2018.08.05.20:00:05 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1533510005437 ""}
{ "Info" "" "" "2018.08.05.20:00:08 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2018.08.05.20:00:08 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1533510008344 ""}
{ "Info" "" "" "2018.08.05.20:00:10 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.08.05.20:00:10 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1533510010892 ""}
{ "Info" "" "" "2018.08.05.20:00:13 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2018.08.05.20:00:13 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1533510013365 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2018.08.05.20:00:13 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2018.08.05.20:00:13 Info: jtag_uart:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7748_7621637772017937556.dir/0076_jtag_uart_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0076_jtag_uart_gen/" {  } {  } 0 0 "2018.08.05.20:00:13 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2018.08.05.20:00:13 Info: jtag_uart:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7748_7621637772017937556.dir/0076_jtag_uart_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0076_jtag_uart_gen/" 0 0 "Shell" 0 -1 1533510013454 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2018.08.05.20:00:14 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1533510014350 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2018.08.05.20:00:14 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1533510014351 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2018.08.05.20:00:14 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'\n2018.08.05.20:00:14 Info: led_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7748_7621637772017937556.dir/0077_led_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0077_led_pio_gen/" {  } {  } 0 0 "2018.08.05.20:00:14 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'\n2018.08.05.20:00:14 Info: led_pio:   Generation command is \[exec /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/bin/perl -I /home/Dados/opt/intelFPGA/17.1/quartus/linux64/perl/lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/europa -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin/perl_lib -I /home/Dados/opt/intelFPGA/17.1/quartus/sopc_builder/bin -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/Dados/opt/intelFPGA/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7748_7621637772017937556.dir/0077_led_pio_gen/ --quartus_dir=/home/Dados/opt/intelFPGA/17.1/quartus --verilog --config=/tmp/alt7748_7621637772017937556.dir/0077_led_pio_gen/" 0 0 "Shell" 0 -1 1533510014355 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2018.08.05.20:00:14 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1533510014775 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2018.08.05.20:00:14 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1533510014778 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2018.08.05.20:00:14 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1533510014783 ""}
{ "Info" "" "" "2018.08.05.20:00:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2018.08.05.20:00:14 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1533510014791 ""}
{ "Info" "" "" "2018.08.05.20:00:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.08.05.20:00:15 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1533510015543 ""}
{ "Info" "" "" "2018.08.05.20:00:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510015922 ""}
{ "Info" "" "" "2018.08.05.20:00:16 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.08.05.20:00:16 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1533510016896 ""}
{ "Info" "" "" "2018.08.05.20:00:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510018376 ""}
{ "Info" "" "" "2018.08.05.20:00:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:18 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510018833 ""}
{ "Info" "" "" "2018.08.05.20:00:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:18 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510018916 ""}
{ "Info" "" "" "2018.08.05.20:00:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:19 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510019020 ""}
{ "Info" "" "" "2018.08.05.20:00:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:19 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510019279 ""}
{ "Info" "" "" "2018.08.05.20:00:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:19 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510019379 ""}
{ "Info" "" "" "2018.08.05.20:00:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:19 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510019453 ""}
{ "Info" "" "" "2018.08.05.20:00:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.08.05.20:00:21 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1533510021086 ""}
{ "Info" "" "" "2018.08.05.20:00:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.08.05.20:00:21 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1533510021759 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1533510022088 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1533510022118 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1533510022122 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1533510022131 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1533510022144 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1533510022167 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1533510022203 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1533510022208 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1533510022217 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1533510022239 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1533510022242 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1533510022268 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1533510022286 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1533510022697 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1533510022928 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: alt_vip_vfr_hdmi_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"alt_vip_vfr_hdmi_avalon_master_translator\"" 0 0 "Shell" 0 -1 1533510022949 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: alt_vip_vfr_hdmi_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"alt_vip_vfr_hdmi_avalon_master_agent\"" 0 0 "Shell" 0 -1 1533510022964 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1533510022966 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.08.05.20:00:22 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:22 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510022967 ""}
{ "Info" "" "" "2018.08.05.20:00:22 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.20:00:22 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533510022995 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533510023042 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1533510023150 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: alt_vip_vfr_hdmi_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"alt_vip_vfr_hdmi_avalon_master_limiter\"" 0 0 "Shell" 0 -1 1533510023161 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023167 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023169 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: hps_0_f2h_axi_slave_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hps_0_f2h_axi_slave_wr_burst_adapter\"" 0 0 "Shell" 0 -1 1533510023196 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023212 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023217 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023220 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533510023247 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1533510023355 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533510023371 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533510023402 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023402 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: hps_only_master_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_only_master_master_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1533510023404 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023405 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023406 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: mm_bridge_0_s0_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1533510023407 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1533510023409 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023410 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: mm_bridge_0_s0_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1533510023411 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023412 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533510023428 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1533510023442 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533510023453 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533510023473 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023474 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1533510023481 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533510023504 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023505 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1533510023597 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533510023627 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533510023672 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"\n2018.08.05.20:00:23 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"\n2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_002: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_002\"\n2018.08.05.20:00:23 Info: router_004: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_004\"\n2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533510023761 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_demux_001: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1533510023772 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533510023788 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023789 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_mux_002: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1533510023811 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023817 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1533510023822 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_demux_002: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1533510023830 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533510023870 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023870 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: rsp_mux_001: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1533510023922 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023925 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: crosser: \"mm_interconnect_2\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1533510023928 ""}
{ "Info" "altera_avalon_st_clock_crosser.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023930 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023932 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:23 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510023934 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1533510023955 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1533510023983 ""}
{ "Info" "" "" "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.08.05.20:00:23 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1533510023989 ""}
{ "Info" "" "" "2018.08.05.20:00:24 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.08.05.20:00:24 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1533510024050 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:24 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:24 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510024055 ""}
{ "Info" "" "" "2018.08.05.20:00:24 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.08.05.20:00:24 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1533510024118 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.08.05.20:00:24 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" {  } {  } 0 0 "2018.08.05.20:00:24 Info: Reusing file /home/corsi/Dropbox/Insper/EbarcadosAvancados/Manuais-Documentos/DE10-nano/DE10-Nano_v.1.3.2_HWrevC_SystemCD/Demonstrations/SoC_FPGA/DE10_NANO_SoC_FB/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1533510024121 ""}
{ "Info" "" "" "2018.08.05.20:00:24 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.08.05.20:00:24 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1533510024252 ""}
{ "Info" "" "" "2018.08.05.20:01:22 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.08.05.20:01:22 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1533510082144 ""}
{ "Info" "" "" "2018.08.05.20:01:22 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.08.05.20:01:22 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1533510082156 ""}
{ "Info" "" "" "2018.08.05.20:01:22 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.08.05.20:01:22 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1533510082160 ""}
{ "Info" "" "" "2018.08.05.20:01:22 Info: soc_system: Done \"soc_system\" with 75 modules, 178 files" {  } {  } 0 0 "2018.08.05.20:01:22 Info: soc_system: Done \"soc_system\" with 75 modules, 178 files" 0 0 "Shell" 0 -1 1533510082160 ""}
{ "Info" "" "" "2018.08.05.20:01:25 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.08.05.20:01:25 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1533510085526 ""}
{ "Info" "" "" "2018.08.05.20:01:25 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.08.05.20:01:25 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1533510085531 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/vga_pll/vga_pll.v ip/vga_pll/vga_pll.BAK.v " "Backing up file \"ip/vga_pll/vga_pll.v\" to \"ip/vga_pll/vga_pll.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1533510105894 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll ip/vga_pll/vga_pll.v " "Started upgrading IP component altera_pll with file \"ip/vga_pll/vga_pll.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533510105894 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1533510150281 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533510150944 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533510152409 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll ip/vga_pll/vga_pll.v " "Completed upgrading IP component altera_pll with file \"ip/vga_pll/vga_pll.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533510152409 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1533510152410 ""}
