<profile>

<section name = "Vivado HLS Report for 'layernorm_write'" level="0">
<item name = "Date">Mon Feb 20 12:11:04 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">layernorm_kern29</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu19eg-ffvc1760-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.676, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">50, 24578, 50, 24578, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">48, 24576, 2, 1, 1, 48 ~ 24576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 166, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 291, -</column>
<column name="Register">-, -, 86, -, -</column>
<specialColumn name="Available">1968, 1968, 1045440, 522720, 128</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_553_p2">+, 0, 0, 45, 38, 1</column>
<column name="j_fu_579_p2">+, 0, 0, 15, 6, 1</column>
<column name="bound_fu_542_p2">-, 0, 0, 45, 38, 38</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="out_V_id_V1_status">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_548_p2">icmp, 0, 0, 21, 38, 38</column>
<column name="out_data_last_V_fu_573_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_1_i3_fu_559_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="j_i_mid2_fu_565_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="in_write_V_V_0_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_10_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_11_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_12_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_13_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_14_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_15_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_1_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_2_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_3_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_4_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_5_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_6_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_7_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_8_blk_n">9, 2, 1, 2</column>
<column name="in_write_V_V_9_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_495">9, 2, 38, 76</column>
<column name="j_i_reg_506">9, 2, 6, 12</column>
<column name="n_pipe4_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_data_V_din">15, 3, 512, 1536</column>
<column name="out_V_dest_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_id_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_blk_n">9, 2, 1, 2</column>
<column name="out_V_last_V_din">15, 3, 1, 3</column>
<column name="out_V_user_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_622">34, 0, 38, 4</column>
<column name="exitcond_flatten_reg_627">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_495">38, 0, 38, 0</column>
<column name="j_i_reg_506">6, 0, 6, 0</column>
<column name="out_data_last_V_reg_636">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layernorm_write, return value</column>
<column name="out_V_data_V_din">out, 512, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_full_n">in, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_data_V_write">out, 1, ap_fifo, out_V_data_V, pointer</column>
<column name="out_V_id_V_din">out, 8, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_full_n">in, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_id_V_write">out, 1, ap_fifo, out_V_id_V, pointer</column>
<column name="out_V_dest_V_din">out, 8, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_full_n">in, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_dest_V_write">out, 1, ap_fifo, out_V_dest_V, pointer</column>
<column name="out_V_user_V_din">out, 16, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_full_n">in, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_user_V_write">out, 1, ap_fifo, out_V_user_V, pointer</column>
<column name="out_V_last_V_din">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_full_n">in, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="out_V_last_V_write">out, 1, ap_fifo, out_V_last_V, pointer</column>
<column name="n_pipe4_V_V_dout">in, 32, ap_fifo, n_pipe4_V_V, pointer</column>
<column name="n_pipe4_V_V_empty_n">in, 1, ap_fifo, n_pipe4_V_V, pointer</column>
<column name="n_pipe4_V_V_read">out, 1, ap_fifo, n_pipe4_V_V, pointer</column>
<column name="in_write_V_V_0_dout">in, 32, ap_fifo, in_write_V_V_0, pointer</column>
<column name="in_write_V_V_0_empty_n">in, 1, ap_fifo, in_write_V_V_0, pointer</column>
<column name="in_write_V_V_0_read">out, 1, ap_fifo, in_write_V_V_0, pointer</column>
<column name="in_write_V_V_1_dout">in, 32, ap_fifo, in_write_V_V_1, pointer</column>
<column name="in_write_V_V_1_empty_n">in, 1, ap_fifo, in_write_V_V_1, pointer</column>
<column name="in_write_V_V_1_read">out, 1, ap_fifo, in_write_V_V_1, pointer</column>
<column name="in_write_V_V_2_dout">in, 32, ap_fifo, in_write_V_V_2, pointer</column>
<column name="in_write_V_V_2_empty_n">in, 1, ap_fifo, in_write_V_V_2, pointer</column>
<column name="in_write_V_V_2_read">out, 1, ap_fifo, in_write_V_V_2, pointer</column>
<column name="in_write_V_V_3_dout">in, 32, ap_fifo, in_write_V_V_3, pointer</column>
<column name="in_write_V_V_3_empty_n">in, 1, ap_fifo, in_write_V_V_3, pointer</column>
<column name="in_write_V_V_3_read">out, 1, ap_fifo, in_write_V_V_3, pointer</column>
<column name="in_write_V_V_4_dout">in, 32, ap_fifo, in_write_V_V_4, pointer</column>
<column name="in_write_V_V_4_empty_n">in, 1, ap_fifo, in_write_V_V_4, pointer</column>
<column name="in_write_V_V_4_read">out, 1, ap_fifo, in_write_V_V_4, pointer</column>
<column name="in_write_V_V_5_dout">in, 32, ap_fifo, in_write_V_V_5, pointer</column>
<column name="in_write_V_V_5_empty_n">in, 1, ap_fifo, in_write_V_V_5, pointer</column>
<column name="in_write_V_V_5_read">out, 1, ap_fifo, in_write_V_V_5, pointer</column>
<column name="in_write_V_V_6_dout">in, 32, ap_fifo, in_write_V_V_6, pointer</column>
<column name="in_write_V_V_6_empty_n">in, 1, ap_fifo, in_write_V_V_6, pointer</column>
<column name="in_write_V_V_6_read">out, 1, ap_fifo, in_write_V_V_6, pointer</column>
<column name="in_write_V_V_7_dout">in, 32, ap_fifo, in_write_V_V_7, pointer</column>
<column name="in_write_V_V_7_empty_n">in, 1, ap_fifo, in_write_V_V_7, pointer</column>
<column name="in_write_V_V_7_read">out, 1, ap_fifo, in_write_V_V_7, pointer</column>
<column name="in_write_V_V_8_dout">in, 32, ap_fifo, in_write_V_V_8, pointer</column>
<column name="in_write_V_V_8_empty_n">in, 1, ap_fifo, in_write_V_V_8, pointer</column>
<column name="in_write_V_V_8_read">out, 1, ap_fifo, in_write_V_V_8, pointer</column>
<column name="in_write_V_V_9_dout">in, 32, ap_fifo, in_write_V_V_9, pointer</column>
<column name="in_write_V_V_9_empty_n">in, 1, ap_fifo, in_write_V_V_9, pointer</column>
<column name="in_write_V_V_9_read">out, 1, ap_fifo, in_write_V_V_9, pointer</column>
<column name="in_write_V_V_10_dout">in, 32, ap_fifo, in_write_V_V_10, pointer</column>
<column name="in_write_V_V_10_empty_n">in, 1, ap_fifo, in_write_V_V_10, pointer</column>
<column name="in_write_V_V_10_read">out, 1, ap_fifo, in_write_V_V_10, pointer</column>
<column name="in_write_V_V_11_dout">in, 32, ap_fifo, in_write_V_V_11, pointer</column>
<column name="in_write_V_V_11_empty_n">in, 1, ap_fifo, in_write_V_V_11, pointer</column>
<column name="in_write_V_V_11_read">out, 1, ap_fifo, in_write_V_V_11, pointer</column>
<column name="in_write_V_V_12_dout">in, 32, ap_fifo, in_write_V_V_12, pointer</column>
<column name="in_write_V_V_12_empty_n">in, 1, ap_fifo, in_write_V_V_12, pointer</column>
<column name="in_write_V_V_12_read">out, 1, ap_fifo, in_write_V_V_12, pointer</column>
<column name="in_write_V_V_13_dout">in, 32, ap_fifo, in_write_V_V_13, pointer</column>
<column name="in_write_V_V_13_empty_n">in, 1, ap_fifo, in_write_V_V_13, pointer</column>
<column name="in_write_V_V_13_read">out, 1, ap_fifo, in_write_V_V_13, pointer</column>
<column name="in_write_V_V_14_dout">in, 32, ap_fifo, in_write_V_V_14, pointer</column>
<column name="in_write_V_V_14_empty_n">in, 1, ap_fifo, in_write_V_V_14, pointer</column>
<column name="in_write_V_V_14_read">out, 1, ap_fifo, in_write_V_V_14, pointer</column>
<column name="in_write_V_V_15_dout">in, 32, ap_fifo, in_write_V_V_15, pointer</column>
<column name="in_write_V_V_15_empty_n">in, 1, ap_fifo, in_write_V_V_15, pointer</column>
<column name="in_write_V_V_15_read">out, 1, ap_fifo, in_write_V_V_15, pointer</column>
</table>
</item>
</section>
</profile>
