// Seed: 440637552
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10
);
  uwire id_12;
  assign id_12 = 1;
  assign id_4  = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output wor id_7,
    output tri id_8,
    output supply1 id_9
);
  logic [7:0][1 : 1] id_11 = id_0;
  module_0(
      id_2, id_3, id_0, id_9, id_7, id_2, id_11, id_6, id_3, id_11, id_11
  );
  wire id_12;
endmodule
