Source Block: oh/elink/hdl/etx_io.v@66:76@HdlIdDef
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_lclk90_ddr;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;

`define IDLE    3'b000
`define CYCLE1  3'b001
`define CYCLE2  3'b010
`define CYCLE3  3'b011

Diff Content:
+ 71    wire 	  firstedge;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_io.v@65:75
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_lclk90_ddr;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;

`define IDLE    3'b000
`define CYCLE1  3'b001
`define CYCLE2  3'b010

Clone Blocks 2:
oh/elink/hdl/etx_io.v@64:74
   wire [7:0] 	  txo_data;
   wire 	  txo_frame;   
   wire 	  txo_lclk90;
  
   wire 	  tx_new_frame;
   wire 	  tx_lclk90_ddr;
   wire 	  tx_wr_wait_async;
   wire 	  tx_rd_wait_async;

`define IDLE    3'b000
`define CYCLE1  3'b001

