<?xml version="1.0" encoding="UTF-8"?>
<Module name="sd_read_para_top" T_Register="5246(0)" T_Alu="245(0)" T_Lut="3656(0)" T_Bsram="25(0)" T_Ssram="143(0)">
    <SubModule name="u_sd_ctrl_top" Lut="4" T_Register="217(0)" T_Lut="237(4)">
        <SubModule name="u_sd_init" Register="111" Lut="135" T_Register="111(111)" T_Lut="135(135)"/>
        <SubModule name="u_sd_read" Register="106" Lut="98" T_Register="106(106)" T_Lut="98(98)"/>
    </SubModule>
    <SubModule name="u_sd_rpll"/>
    <SubModule name="u_ddr_rpll"/>
    <SubModule name="gw_gao_inst_0" Register="1046" Alu="13" Lut="619" Bsram="13" T_Register="1046(1046)" T_Alu="13(13)" T_Lut="619(619)" T_Bsram="13(13)"/>
    <SubModule name="u_sd_read_model" Register="102" Alu="23" Lut="119" T_Register="102(102)" T_Alu="23(23)" T_Lut="119(119)"/>
    <SubModule name="u_ddr3_top" Lut="1" T_Register="3881(0)" T_Alu="209(0)" T_Lut="2681(1)" T_Bsram="12(0)" T_Ssram="143(0)">
        <SubModule name="u_ddr3_rw" Register="121" Lut="351" T_Register="121(121)" T_Lut="351(351)"/>
        <SubModule name="u_ddr3" Register="3432" Alu="167" Lut="2102" Bsram="4" Ssram="137" T_Register="3432(3432)" T_Alu="167(167)" T_Lut="2102(2102)" T_Bsram="4(4)" T_Ssram="137(137)"/>
        <SubModule name="u_ddr3_fifo_ctrl" Register="168" Lut="10" T_Register="328(168)" T_Alu="42(0)" T_Lut="227(10)" T_Bsram="8(0)" T_Ssram="6(0)">
            <SubModule name="u_rd_fifo" Register="77" Alu="21" Lut="106" Ssram="3" T_Register="77(77)" T_Alu="21(21)" T_Lut="106(106)" T_Ssram="3(3)"/>
            <SubModule name="u_wr_fifo" Register="83" Alu="21" Lut="111" Bsram="8" Ssram="3" T_Register="83(83)" T_Alu="21(21)" T_Lut="111(111)" T_Bsram="8(8)" T_Ssram="3(3)"/>
        </SubModule>
    </SubModule>
</Module>
