{
    "DESIGN_NAME": "lia_digital_core",
    "VERILOG_FILES": "dir::rtl/lia_digital_core.v",

    "FP_PIN_ORDER_CFG": "dir::constraints/pin_order.cfg",
    "FP_IO_MODE": 0,
    "FP_IO_HLAYER": "met3",
    "FP_IO_VLAYER": "met2",
    "FP_IO_MIN_DISTANCE": 3,

    "BASE_SDC_FILE": "dir::constraints/lia.sdc",
    "PNR_SDC_FILE": "dir::constraints/lia.sdc",
    "DIODE_INSERTION_TCL": "dir::constraints/antenna_fix.tcl",

    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,

    "PL_TIME_DRIVEN": true,
    "PL_ROUTABILITY_DRIVEN": true,
    "GRT_REPAIR_ANTENNAS": true,
    "GRT_ANTENNA_ITERS": 30,
    "GRT_ANTENNA_MARGIN": 2,
    "GRT_ANT_MARGIN_MULTI": 1.2,
    "GRT_MAX_SLEW": 1.5,


    "SYNTH_STRATEGY": "DELAY 1",
    "SYNTH_MAX_FANOUT": 7,
    "SYNTH_BUFFERING": true,
    "SYNTH_SIZING": true,

    "CTS_TARGET_SKEW": 50,
    "CTS_TOLERANCE": 100,
    "CTS_MAX_CAP": 0.2,

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 640 640",
    "PL_TARGET_DENSITY": 0.42,
    "FP_CORE_UTIL": 42,
    "PL_BASIC_PLACEMENT": false,
    "CELL_PAD": 2,
    "DIODE_INSERTION_STRATEGY": 3,
    "GLB_RT_MAX_DIODE_INS_ITERS" : 30,
    "DIODE_ON_PORTS": "in",
    "DIODE_PADDING": 6,
    "DIODE_CELL": "sky130_fd_sc_hd__diode_2/cathode",


    "ROUTING_CORES": 8,
    "GRT_OVERFLOW_ITERS": 100,
    "GRT_ADJUSTMENT": 0.2,
    "DRT_OPT_ITERS": 48,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_CONGESTION_ITERATIONS": 100,

    "GLB_RT_MAXLAYER": 5,
    "RT_MIN_LAYER": "met1",
    "RT_MAX_LAYER": "met5",
    "GRT_LAYER_ADJUSTMENTS": "0.5,0.5,1.2,1.0,0.7",

    "FP_PDN_VPITCH": 153.6,
    "FP_PDN_HPITCH": 153.18,
    "FP_PDN_VWIDTH": 4.8,
    "FP_PDN_HWIDTH": 4.8,
    "FP_PDN_MULTILAYER": false,

    "DESIGN_IS_CORE": false,
    "RUN_IRDROP_REPORT": true,
    "QUIT_ON_IR_DROP_VIOLATION": false,

    "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
    "PL_RESIZER_BUFFER_OUTPUT_PORTS": 1,
    "PL_RESIZER_MAX_WIRE_LENGTH": 500,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_MAX_SLEW_MARGIN": 30,
    "PL_RESIZER_MAX_CAP_MARGIN": 10,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_MAX_CAP_MARGIN": 10,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 80,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.2
}
