digraph "CFG for 'vec_erff' function" {
	label="CFG for 'vec_erff' function";

	Node0x6451d90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %56\l|{<s0>T|<s1>F}}"];
	Node0x6451d90:s0 -> Node0x6452b30;
	Node0x6451d90:s1 -> Node0x6453da0;
	Node0x6452b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call float @llvm.fabs.f32(float %17)\l  %19 = fcmp olt float %18, 1.000000e+00\l  br i1 %19, label %20, label %28\l|{<s0>T|<s1>F}}"];
	Node0x6452b30:s0 -> Node0x64554b0;
	Node0x6452b30:s1 -> Node0x6455540;
	Node0x64554b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%20:\l20:                                               \l  %21 = fmul float %17, %17\l  %22 = tail call float @llvm.fmuladd.f32(float %21, float 0xBF4268BC20000000,\l... float 0x3F74208280000000)\l  %23 = tail call float @llvm.fmuladd.f32(float %21, float %22, float\l... 0xBF9B593700000000)\l  %24 = tail call float @llvm.fmuladd.f32(float %21, float %23, float\l... 0x3FBCE077C0000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %21, float %24, float\l... 0xBFD8126600000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %21, float %25, float\l... 0x3FC06EBA00000000)\l  %27 = tail call float @llvm.fma.f32(float %18, float %26, float %18)\l  br label %52\l}"];
	Node0x64554b0 -> Node0x64561f0;
	Node0x6455540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%28:\l28:                                               \l  %29 = tail call float @llvm.fmuladd.f32(float %18, float 0x3EF1D31560000000,\l... float 0xBF38D12900000000)\l  %30 = tail call float @llvm.fmuladd.f32(float %18, float %29, float\l... 0x3F6F9A6D20000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %18, float %30, float\l... 0xBF98C31640000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %18, float %31, float\l... 0x3FBB4E9C80000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %18, float %32, float\l... 0x3FE4515FA0000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %18, float %33, float\l... 0x3FC078E500000000)\l  %35 = tail call float @llvm.fma.f32(float %18, float %34, float %18)\l  %36 = fneg float %35\l  %37 = fmul float %35, 0xBFF7154760000000\l  %38 = tail call float @llvm.rint.f32(float %37)\l  %39 = fcmp olt float %35, 0xC0562E4300000000\l  %40 = fcmp ogt float %35, 0x4059D1DA00000000\l  %41 = fneg float %37\l  %42 = tail call float @llvm.fma.f32(float %36, float 0x3FF7154760000000,\l... float %41)\l  %43 = tail call float @llvm.fma.f32(float %36, float 0x3E54AE0BE0000000,\l... float %42)\l  %44 = fsub float %37, %38\l  %45 = fadd float %43, %44\l  %46 = tail call float @llvm.exp2.f32(float %45)\l  %47 = fptosi float %38 to i32\l  %48 = tail call float @llvm.amdgcn.ldexp.f32(float %46, i32 %47)\l  %49 = fsub float 1.000000e+00, %48\l  %50 = select i1 %40, float 1.000000e+00, float %49\l  %51 = select i1 %39, float 0xFFF0000000000000, float %50\l  br label %52\l}"];
	Node0x6455540 -> Node0x64561f0;
	Node0x64561f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%52:\l52:                                               \l  %53 = phi float [ %27, %20 ], [ %51, %28 ]\l  %54 = tail call float @llvm.copysign.f32(float %53, float %17)\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %54, float addrspace(1)* %55, align 4, !tbaa !7\l  br label %56\l}"];
	Node0x64561f0 -> Node0x6453da0;
	Node0x6453da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  ret void\l}"];
}
