Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Jun 13 17:10:18 2017
| Host         : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: child (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: choose_mode (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: pause (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: d/clk_N_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: flag_reg/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_state_reg[0]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_state_reg[1]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_state_reg[2]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_state_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: work_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: work_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: work_state_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: work_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.833        0.000                      0                  131        0.103        0.000                      0                  131        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.833        0.000                      0                  131        0.103        0.000                      0                  131        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.138ns (20.377%)  route 4.447ns (79.623%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.975    10.583    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y98         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.138ns (20.377%)  route 4.447ns (79.623%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.975    10.583    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y98         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 1.138ns (20.377%)  route 4.447ns (79.623%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.975    10.583    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y98         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.138ns (20.898%)  route 4.307ns (79.102%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.835    10.444    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
                         clock pessimism              0.269    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.524    14.415    cd/fd/dn/ss/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.138ns (20.898%)  route 4.307ns (79.102%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.835    10.444    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/C
                         clock pessimism              0.269    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.524    14.415    cd/fd/dn/ss/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.138ns (20.898%)  route 4.307ns (79.102%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.835    10.444    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/C
                         clock pessimism              0.269    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.524    14.415    cd/fd/dn/ss/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.138ns (20.898%)  route 4.307ns (79.102%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.835    10.444    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  cd/fd/dn/ss/counter_reg[20]/C
                         clock pessimism              0.269    14.975    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y95         FDRE (Setup_fdre_C_R)       -0.524    14.415    cd/fd/dn/ss/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.138ns (20.895%)  route 4.308ns (79.105%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.836    10.445    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[25]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y97         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.138ns (20.895%)  route 4.308ns (79.105%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.836    10.445    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[26]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y97         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.138ns (20.895%)  route 4.308ns (79.105%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.640     4.999    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y92         FDRE (Prop_fdre_C_Q)         0.518     5.517 f  cd/fd/dn/ss/counter_reg[5]/Q
                         net (fo=12, routed)          1.032     6.548    cd/fd/dn/ss/counter[5]
    SLICE_X31Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           1.098     7.771    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I0_O)        0.124     7.895 r  cd/fd/dn/ss/counter[0]_i_7/O
                         net (fo=1, routed)           0.320     8.215    cd/fd/dn/ss/counter[0]_i_7_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.297     8.636    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.760 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.725     9.485    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.609 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.836    10.445    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X30Y97         FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/C
                         clock pessimism              0.269    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X30Y97         FDRE (Setup_fdre_C_R)       -0.524    14.416    cd/fd/dn/ss/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 d/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[28]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.819 r  d/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.819    d/counter_reg[28]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.873 r  d/counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.873    d/data0[29]
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.901    d/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[29]/C
                         clock pessimism             -0.235     1.665    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.770    d/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 d/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[28]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.819 r  d/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.819    d/counter_reg[28]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.884 r  d/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.884    d/data0[31]
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.901    d/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[31]/C
                         clock pessimism             -0.235     1.665    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.770    d/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 d/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[28]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.819 r  d/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.819    d/counter_reg[28]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.909 r  d/counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.909    d/data0[30]
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.901    d/clk_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  d/counter_reg[30]/C
                         clock pessimism             -0.235     1.665    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.770    d/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.570     1.403    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.544 f  cd/fd/dn/ss/counter_reg[0]/Q
                         net (fo=6, routed)           0.180     1.725    cd/fd/dn/ss/counter[0]
    SLICE_X31Y92         LUT2 (Prop_lut2_I0_O)        0.042     1.767 r  cd/fd/dn/ss/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    cd/fd/dn/ss/counter[0]_i_1__0_n_0
    SLICE_X31Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.841     1.910    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
                         clock pessimism             -0.506     1.403    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.105     1.508    cd/fd/dn/ss/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.399    d/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  d/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  d/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.658    d/counter_reg_n_0_[12]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.766 r  d/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.766    d/data0[12]
    SLICE_X49Y95         FDRE                                         r  d/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.837     1.906    d/clk_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  d/counter_reg[12]/C
                         clock pessimism             -0.506     1.399    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.504    d/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  d/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[20]
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.767 r  d/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.767    d/data0[20]
    SLICE_X49Y97         FDRE                                         r  d/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     1.907    d/clk_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  d/counter_reg[20]/C
                         clock pessimism             -0.506     1.400    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.505    d/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  d/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[24]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.767 r  d/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.767    d/data0[24]
    SLICE_X49Y98         FDRE                                         r  d/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     1.907    d/clk_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  d/counter_reg[24]/C
                         clock pessimism             -0.506     1.400    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.505    d/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.567     1.400    d/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  d/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.659    d/counter_reg_n_0_[28]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.767 r  d/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.767    d/data0[28]
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.838     1.907    d/clk_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  d/counter_reg[28]/C
                         clock pessimism             -0.506     1.400    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.505    d/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.399    d/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  d/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  d/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.658    d/counter_reg_n_0_[8]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.766 r  d/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.766    d/data0[8]
    SLICE_X49Y94         FDRE                                         r  d/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.837     1.906    d/clk_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  d/counter_reg[8]/C
                         clock pessimism             -0.506     1.399    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.504    d/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.566     1.399    d/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  d/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  d/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.661    d/counter_reg_n_0_[16]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.769 r  d/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.769    d/data0[16]
    SLICE_X49Y96         FDRE                                         r  d/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.837     1.906    d/clk_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  d/counter_reg[16]/C
                         clock pessimism             -0.506     1.399    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.504    d/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y92    cd/fd/dn/ss/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y95    cd/fd/dn/ss/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    d/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    d/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    d/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    d/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    d/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    d/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    d/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    d/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    d/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    d/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y92    cd/fd/dn/ss/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y93    cd/fd/dn/ss/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y94    cd/fd/dn/ss/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y95    cd/fd/dn/ss/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y95    cd/fd/dn/ss/counter_reg[18]/C



