{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556909308304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909308414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:48:28 2019 " "Processing started: Fri May 03 21:48:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909308414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909308414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909308414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556909309570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556909309570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_trn-RTL " "Found design unit 1: MUL_altfp_mult_trn-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332133 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332133 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_trn " "Found entity 1: MUL_altfp_mult_trn" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332133 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_j1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_j1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_OSCILL-BEH " "Found design unit 1: TB_OSCILL-BEH" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTPROC-SYN " "Found design unit 1: UARTPROC-SYN" {  } { { "UARTPROC.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/UARTPROC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTPROC " "Found entity 1: UARTPROC" {  } { { "UARTPROC.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/UARTPROC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-SYN " "Found design unit 1: test-SYN" {  } { { "test.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BLOCK1-BEh " "Found design unit 1: TB_BLOCK1-BEh" {  } { { "TB_BLOCK1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_BLOCK1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332351 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BLOCK1 " "Found entity 1: TB_BLOCK1" {  } { { "TB_BLOCK1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_BLOCK1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909332351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909332351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ButtonProc " "Elaborating entity \"ButtonProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556909333430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHLL SHLL:\\USHLL:0:U " "Elaborating entity \"SHLL\" for hierarchy \"SHLL:\\USHLL:0:U\"" {  } { { "ButtonProc.vhd" "\\USHLL:0:U" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556909333523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556909333648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556909333648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556909333648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556909333648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556909333648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556909333648 ""}  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556909333648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_tkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_tkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_tkb " "Found entity 1: lpm_clshift_tkb" {  } { { "db/lpm_clshift_tkb.tdf" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/db/lpm_clshift_tkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556909333664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909333664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_tkb SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated " "Elaborating entity \"lpm_clshift_tkb\" for hierarchy \"SHLL:\\USHLL:0:U\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_tkb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556909333664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[26\] GND " "Pin \"FREQ1\[26\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[27\] GND " "Pin \"FREQ1\[27\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[28\] GND " "Pin \"FREQ1\[28\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[29\] GND " "Pin \"FREQ1\[29\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[30\] GND " "Pin \"FREQ1\[30\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ1\[31\] GND " "Pin \"FREQ1\[31\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[26\] GND " "Pin \"FREQ2\[26\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[27\] GND " "Pin \"FREQ2\[27\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[28\] GND " "Pin \"FREQ2\[28\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[29\] GND " "Pin \"FREQ2\[29\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[30\] GND " "Pin \"FREQ2\[30\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FREQ2\[31\] GND " "Pin \"FREQ2\[31\]\" is stuck at GND" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556909335352 "|ButtonProc|FREQ2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556909335352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556909335476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556909340414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556909340414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "618 " "Implemented 618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556909340820 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556909340820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Implemented 533 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556909340820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556909340820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909340852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:49:00 2019 " "Processing ended: Fri May 03 21:49:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909340852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909340852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909340852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556909340852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556909343476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909343491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:49:01 2019 " "Processing started: Fri May 03 21:49:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909343491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556909343491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556909343491 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556909343835 ""}
{ "Info" "0" "" "Project  = Generator" {  } {  } 0 0 "Project  = Generator" 0 0 "Fitter" 0 0 1556909343835 ""}
{ "Info" "0" "" "Revision = Generator" {  } {  } 0 0 "Revision = Generator" 0 0 "Fitter" 0 0 1556909343835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556909344038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556909344038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Generator EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556909344054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556909344132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556909344132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556909344522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556909344538 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556909344927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556909344927 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556909344927 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556909344927 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556909344950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556909344950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556909344950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556909344950 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556909344950 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556909344950 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556909344958 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "85 85 " "No exact pin location assignment(s) for 85 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1556909345362 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556909345737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556909345737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556909345737 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556909345737 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556909345737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C200~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node C200~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556909345831 ""}  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556909345831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556909346222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556909346222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556909346222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556909346222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556909346237 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556909346237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556909346237 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556909346237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556909346269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556909346269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556909346269 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "84 unused 2.5V 18 66 0 " "Number of I/O pins in group: 84 (unused VREF, 2.5V VCCIO, 18 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1556909346269 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1556909346269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1556909346269 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1556909346269 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1556909346269 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1556909346269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C " "Node \"C\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[0\] " "Node \"SIG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[1\] " "Node \"SIG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[2\] " "Node \"SIG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[3\] " "Node \"SIG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[4\] " "Node \"SIG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[5\] " "Node \"SIG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[6\] " "Node \"SIG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[7\] " "Node \"SIG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SIG\[8\] " "Node \"SIG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556909346378 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556909346378 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556909346378 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556909346394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556909347222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556909347394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556909347409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556909350378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556909350378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556909350800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/Evgeniy/Documents/GitHub/Diplom/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556909351644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556909351644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556909352394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556909352394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556909352394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556909352581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556909352597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556909352878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556909352878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556909353253 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556909353831 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556909354191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Evgeniy/Documents/GitHub/Diplom/output_files/Generator.fit.smsg " "Generated suppressed messages file C:/Users/Evgeniy/Documents/GitHub/Diplom/output_files/Generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556909354300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1119 " "Peak virtual memory: 1119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909354956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:49:14 2019 " "Processing ended: Fri May 03 21:49:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909354956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909354956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909354956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556909354956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556909356936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909356936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:49:16 2019 " "Processing started: Fri May 03 21:49:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909356936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556909356936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556909356936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556909357451 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556909357951 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556909357983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909358204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:49:18 2019 " "Processing ended: Fri May 03 21:49:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909358204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909358204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909358204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556909358204 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556909358931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556909360020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909360020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:49:19 2019 " "Processing started: Fri May 03 21:49:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909360020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556909360020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Generator -c Generator " "Command: quartus_sta Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556909360020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556909360239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556909360598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556909360598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909360676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909360676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556909360926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909360926 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name C200 C200 " "create_clock -period 1.000 -name C200 C200" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556909360926 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556909360926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556909360942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556909360942 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556909360942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556909360958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556909360989 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556909360989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.596 " "Worst-case setup slack is -3.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596            -468.258 C200  " "   -3.596            -468.258 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 C200  " "    0.434               0.000 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909361020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909361020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -226.050 C200  " "   -3.000            -226.050 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361020 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556909361067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556909361114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556909361536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556909361723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556909361723 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556909361723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.350 " "Worst-case setup slack is -3.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.350            -425.416 C200  " "   -3.350            -425.416 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 C200  " "    0.384               0.000 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909361739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909361755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -226.050 C200  " "   -3.000            -226.050 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909361755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909361755 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556909361801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556909361989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556909362005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556909362005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.092 " "Worst-case setup slack is -1.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.092            -121.154 C200  " "   -1.092            -121.154 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909362005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 C200  " "    0.179               0.000 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909362020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909362020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556909362036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -163.922 C200  " "   -3.000            -163.922 C200 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556909362036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556909362036 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556909362677 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556909362677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909362786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:49:22 2019 " "Processing ended: Fri May 03 21:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909362786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909362786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909362786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556909362786 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556909364295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909364302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:49:24 2019 " "Processing started: Fri May 03 21:49:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909364302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556909364302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556909364302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556909365147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_slow.vho C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_slow.vho in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909365476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_slow.vho C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_slow.vho in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909365601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_fast.vho C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_fast.vho in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909365741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator.vho C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator.vho in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909365889 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_vhd_slow.sdo C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909365986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_vhd_slow.sdo C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909366083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_vhd_fast.sdo C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909366177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_vhd.sdo C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/ simulation " "Generated file Generator_vhd.sdo in folder \"C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556909366287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909366349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:49:26 2019 " "Processing ended: Fri May 03 21:49:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909366349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909366349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909366349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556909366349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1556909367870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556909367877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 21:49:27 2019 " "Processing started: Fri May 03 21:49:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556909367877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1556909367877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1556909367877 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Generator Generator " "Quartus(args): --block_on_gui Generator Generator" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1556909367877 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1556909368064 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1556909368330 ""}
{ "Warning" "0" "" "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1556909368455 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" {  } { { "C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Evgeniy/Documents/GitHub/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1556909368470 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:49:35 on May 03,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:49:35 on May 03,2019" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity hard_block" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity ButtonProc" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity ButtonProc" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of ButtonProc" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of ButtonProc" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:49:35 on May 03,2019, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:49:35 on May 03,2019, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.buttonproc" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.buttonproc" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.buttonproc " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.buttonproc " 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 21:50:25 on May 03,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 21:50:25 on May 03,2019" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas_pack" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.altera_primitives_components" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.buttonproc(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.buttonproc(structure)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block(structure)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_ena_reg(behave)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera.dffeas(vital_dffeas)" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 79207 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 79207 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 21:50:31 on May 03,2019, Elapsed time: 0:00:06" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 21:50:31 on May 03,2019, Elapsed time: 0:00:06" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1556909431956 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1556909432081 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Evgeniy/Documents/GitHub/Diplom/Generator_nativelink_simulation.rpt" {  } { { "C:/Users/Evgeniy/Documents/GitHub/Diplom/Generator_nativelink_simulation.rpt" "0" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Generator_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Evgeniy/Documents/GitHub/Diplom/Generator_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1556909432081 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1556909432081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556909432081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 21:50:32 2019 " "Processing ended: Fri May 03 21:50:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556909432081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556909432081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556909432081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1556909432081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1556909432722 ""}
