
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl

WARNING: /apps/xilinx24/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Feb 13 20:34:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 44395
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1654.207 ; gain = 75.828 ; free physical = 9703 ; free virtual = 85139
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu48dr-ffvg1517-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22489
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2948.707 ; gain = 326.844 ; free physical = 8282 ; free virtual = 83727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_control_s_axi' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_control_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fir_control_s_axi' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_15s_32_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_15s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_15s_32_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_15s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_15ns_32_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_15ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_15ns_32_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_15ns_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_14s_31_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_14s_31_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_14s_31_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_14s_31_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_12ns_29_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_12ns_29_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_12ns_29_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_12ns_29_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_14ns_31_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_14ns_31_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_14ns_31_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_14ns_31_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_13ns_30_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_13ns_30_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_13ns_30_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_13ns_30_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_17s_13s_30_2_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_13s_30_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_17s_13s_30_2_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_mul_17s_13s_30_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_delay_pipe' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_delay_pipe' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3674/hdl/verilog/fir_control_s_axi.v:258]
WARNING: [Synth 8-7129] Port ap_done_int in module fir_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_13s_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_13ns_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_14ns_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_15s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_15ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_12ns_29_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_14s_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.691 ; gain = 404.828 ; free physical = 8187 ; free virtual = 83632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3041.520 ; gain = 419.656 ; free physical = 8184 ; free virtual = 83630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3041.520 ; gain = 419.656 ; free physical = 8184 ; free virtual = 83630
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3041.520 ; gain = 0.000 ; free physical = 8184 ; free virtual = 83630
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3197.207 ; gain = 0.000 ; free physical = 8126 ; free virtual = 83572
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3197.207 ; gain = 0.000 ; free physical = 8126 ; free virtual = 83572
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3197.215 ; gain = 0.008 ; free physical = 8127 ; free virtual = 83572
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3197.215 ; gain = 575.352 ; free physical = 8075 ; free virtual = 83521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.219 ; gain = 583.355 ; free physical = 8070 ; free virtual = 83515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.219 ; gain = 583.355 ; free physical = 8055 ; free virtual = 83501
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3205.227 ; gain = 583.363 ; free physical = 8024 ; free virtual = 83471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Multipliers : 
	              15x17  Multipliers := 3     
	              16x17  Multipliers := 2     
	              14x17  Multipliers := 2     
	              13x17  Multipliers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_13s_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_13ns_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_14ns_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_15s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_15ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_12ns_29_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_17s_14s_31_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module fir_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3205.227 ; gain = 583.363 ; free physical = 8033 ; free virtual = 83480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.480 ; gain = 1012.617 ; free physical = 7586 ; free virtual = 83033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3667.527 ; gain = 1045.664 ; free physical = 7550 ; free virtual = 82997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 3667.527 ; gain = 1045.664 ; free physical = 7472 ; free virtual = 82919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6926 ; free virtual = 82403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6924 ; free virtual = 82401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6922 ; free virtual = 82399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6922 ; free virtual = 82399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6922 ; free virtual = 82399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6922 ; free virtual = 82399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |   187|
|2     |LUT1   |    50|
|3     |LUT2   |   595|
|4     |LUT3   |   385|
|5     |LUT4   |   250|
|6     |LUT5   |   214|
|7     |LUT6   |   284|
|8     |FDRE   |   663|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6922 ; free virtual = 82399
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3804.340 ; gain = 1026.781 ; free physical = 6941 ; free virtual = 82418
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3804.340 ; gain = 1182.477 ; free physical = 6940 ; free virtual = 82417
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3804.340 ; gain = 0.000 ; free physical = 7083 ; free virtual = 82560
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3813.988 ; gain = 0.000 ; free physical = 6951 ; free virtual = 82428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e03d1a28
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3813.988 ; gain = 2111.180 ; free physical = 6935 ; free virtual = 82412
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2709.639; main = 2709.639; forked = 225.435
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4745.629; main = 3813.992; forked = 1234.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.000 ; gain = 0.000 ; free physical = 6915 ; free virtual = 82393
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 5549d6f2d9a24cbc
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3838.016 ; gain = 0.000 ; free physical = 6872 ; free virtual = 82352
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 20:35:35 2025...
