/*************************************************************************
 *   Cboy, a Game Boy emulator
 *   Copyright (C) 2014 jkbenaim
 *
 *   This program is free software: you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation, either version 3 of the License, or
 *   (at your option) any later version.
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *   GNU General Public License for more details.
 *
 *   You should have received a copy of the GNU General Public License
 *   along with this program.  If not, see <http://www.gnu.org/licenses/>.
 ************************************************************************/

#include "memory.h"
#include "cart_chardev.h"
#include "cart.h"
#include "mbc_c_mbc5.h"
#include "cpu.h"
#include <stdlib.h>

int rom_bank_shadow;
int ram_bank_shadow;
uint8_t rumble = 0;

void mbc_c_mbc5_install()
{
  int i;
  
  // invalidate caches
  for( i=0; i<8*1024*1024; ++i )
  {
    cart.cartromValid[i] = 0;
  }
  for( i=0; i<cart.extram_size; ++i )
  {
    cart.extramValidRead[i] = 0;
    cart.extramValidWrite[i] = 0;
  }
  
  // read cart bank zero
  for( i=0x0; i<=(0x3F); ++i ) {
    readmem[i]   = mbc_c_mbc5_read_bank_0;
  }
  // read cart bank n
  for( i=0x40; i<=(0x7F); ++i ) {
    readmem[i]   = mbc_c_mbc5_read_bank_n;
  }
  
  // write 0000-1FFF: ram enable
  for( i=0x00; i<=0x1F; ++i ) {
    writemem[i] = mbc_c_mbc5_write_ram_enable;
  }
  // write 2000-2FFF: rom bank select (low bits)
  for( i=0x20; i<=0x2F; ++i ) {
    writemem[i] = mbc_c_mbc5_write_rom_bank_select_low;
  }
  // write 3000-3FFF: rom bank select (high bit)
  for( i=0x30; i<=0x3F; ++i ) {
    writemem[i] = mbc_c_mbc5_write_rom_bank_select_high;
  }
  // write 4000-5FFF: ram bank select
  for( i=0x40; i<=0x5F; ++i ) {
    writemem[i] = mbc_c_mbc5_write_ram_bank_select;
  }
  // write 6000-7FFF: nothing
  for( i=0x60; i<=0x7F; ++i ) {
    writemem[i] = mbc_c_mbc5_write_dummy;
  }
  
  // read A000-BFFF: read extram
  // calculate the last address where extram is installed
  int extram_end = 0xA0 + (cart.extram_size>8192?8192:cart.extram_size)/256;
  for( i=0xA0; i<extram_end; ++i ) {
    readmem[i] = mbc_c_mbc5_read_extram;
  }
  for( i=extram_end; i<=0xBF; ++i ) {
    readmem[i] = mbc_c_mbc5_read_ff;
  }
  
  // write A000-BFFF: write extram
  for( i=0xA0; i<extram_end; ++i ) {
    writemem[i] = mbc_c_mbc5_write_extram;
  }
  for( i=extram_end; i<=0xBF; ++i ) {
    writemem[i] = mbc_c_mbc5_write_dummy;
  }
  
  // set up cart params
  cart.cartrom_bank_zero = cart.cartrom;
  cart.cartrom_bank_n = cart.cartrom + 0x4000;
  
  // enable extram, just in case
  ca_write( cart.fd, 0x0000, 0x0a );
  
  rom_bank_shadow = -1;
  cart.cart_bank_num = 1;
  ram_bank_shadow = -1;
  cart.extram_bank_num = 0;
  cart.reg_rom_bank_low = 1;
  cart.reg_rom_bank_high = 0;
  
  cart.extram_bank = cart.extram;
  cart.extram_bank_validRead = cart.extramValidRead;
  cart.extram_bank_validWrite = cart.extramValidWrite;
  
  cart.cleanup = mbc_c_mbc5_cleanup;
}

uint8_t mbc_c_mbc5_read_bank_0( uint16_t address )
{
  if( (address >= 0x120) && (address <= 0x013f) )
  {
    // direct passthrough
    return ca_read( cart.fd, address );
  }
  
  if( !cart.cartromValid[address] )
  {
    // fill cache
    unsigned int startAddress = address & 0xFF00;
    ca_read256Bytes( cart.fd, startAddress, cart.cartrom+startAddress );
    
    // mark cache as valid
    int i;
    for( i=0; i<256; i++ )
      cart.cartromValid[startAddress+i] = 1;
  }
  // read from cache
  return cart.cartrom[address];
}

uint8_t mbc_c_mbc5_read_bank_n( uint16_t address ) {
  if( !cart.cartromValid_bank_n[address-0x4000] )
  {
    // set rom bank
    if( rom_bank_shadow != cart.cart_bank_num )
    {
      ca_write( cart.fd, 0x2000, cart.reg_rom_bank_low );
      ca_write( cart.fd, 0x3000, cart.reg_rom_bank_high );
      rom_bank_shadow = cart.cart_bank_num;
    }
    // fill cache
    unsigned int startAddress = address & 0xFF00;
    ca_read256Bytes( cart.fd, startAddress, cart.cartrom_bank_n+startAddress-0x4000 );
    
    // mark cache as valid
    int i;
    for( i=0; i<256; i++ )
      cart.cartromValid_bank_n[startAddress+i-0x4000] = 1;
  }
  // read from cache
  return cart.cartrom_bank_n[address-0x4000];
}

void mbc_c_mbc5_write_dummy( uint16_t address, uint8_t data ) {
  // do nothing
}

uint8_t mbc_c_mbc5_read_ff( uint16_t address ) {
  return 0xFF;
}

// write 0000-1FFFF: ram enable
uint8_t gbmembuf[0x140-0x120];
void mbc_c_mbc5_write_ram_enable( uint16_t address, uint8_t data ) {
  if( (address >= 0x120) && (address <= 0x013f) )
  {
    // direct passthrough
    ca_write( cart.fd, address, data );
    printf("wrote %04X:%02X, pc: %04X\n", address, data, state.pc);
    gbmembuf[address-0x120]=data;
    if( address == 0x13f )
      switch( gbmembuf[0] )
      {
        case 0x80:
        case 0x81:
        case 0x82:
        case 0x83:
        case 0x84:
        case 0xc0:
        case 0xc1:
        case 0xc2:
        case 0xc3:
        case 0xc4:
        {
          int i;
          for(i=0;i<8*1024*1024;++i)
            cart.cartromValid[i] = 0;
          state.pc = 0x0100;
        }
        break;
        default:
          break;
      }
  }
  else
    cart.extramEnabled = data;
}

// write 2000-2FFF: rom bank select (low bits)
void mbc_c_mbc5_write_rom_bank_select_low( uint16_t address, uint8_t data ) {
  cart.reg_rom_bank_low = data;
  mbc_c_mbc5_set_rom_bank();
}

// write 3000-3FFF: rom bank select (high bit)
void mbc_c_mbc5_write_rom_bank_select_high( uint16_t address, uint8_t data ) {
  cart.reg_rom_bank_high = data;
  mbc_c_mbc5_set_rom_bank();
}

// write 2000-3FFF: rom bank select
void mbc_c_mbc5_set_rom_bank() {
  size_t offset;
  int bank = ((cart.reg_rom_bank_high&0x01)<<8) + cart.reg_rom_bank_low;
  if(bank == 0)
    bank = 1;
  cart.cart_bank_num = bank;
  offset = (size_t)bank*16384 % cart.cartromsize;
  
//   printf( "switch cart bank num: %02X\n", cart.cart_bank_num );
  cart.cartrom_bank_n = cart.cartrom + offset;
  cart.cartromValid_bank_n = cart.cartromValid + offset;
}

// write 4000-5FFF: ram bank select
void mbc_c_mbc5_write_ram_bank_select( uint16_t address, uint8_t data ) {
  uint8_t bank=0;
  switch( cart.extram_size )
  {
    case 0:
    case 2048:
    case 8192:
      bank = 0;
      break;
    case 32768:
      bank = data & 0x03;
      break;
    case 131072:
      bank = data & 0x0f;
      break;
  }
  
  cart.extram_bank_num = bank;
  cart.extram_bank = cart.extram + bank*8192;
  cart.extram_bank_validRead = cart.extramValidRead + bank*8192;
  cart.extram_bank_validWrite = cart.extramValidWrite + bank*8192;
  
  // handle rumble
  switch( cart.mbc_type )
  {
    case 0x1C:  // MBC5+RUMBLE
    case 0x1D:  // MBC5+RUMBLE+RAM
    case 0x1E:  // MBC5+RUMBLE+RAM+BATTERY
      if( (data & 0xf8) != rumble )
      {
        rumble = data & 0xf8;
//         printf( "rumble changed: %02X\n", rumble );
        ca_write( cart.fd, 0x4000, ram_bank_shadow | rumble );
      }
      break;
    default:
      break;
  }
}

// read A000-BFFF extram
uint8_t mbc_c_mbc5_read_extram( uint16_t address ) {
  if( cart.extramEnabled != 0x0a )
  {
    return 0xff;
  }
  if( !cart.extram_bank_validRead[address-0xA000] )
  {
    // set ram bank
    if( ram_bank_shadow != cart.extram_bank_num )
    {
      ca_write( cart.fd, 0x4000, cart.extram_bank_num );
      ram_bank_shadow = cart.extram_bank_num;
    }
    // fill cache
    unsigned int startAddress = address & 0xFF00;
    uint8_t buf[256];
    ca_read256Bytes( cart.fd, startAddress, buf );
    int i;
    for( i=0; i<256; i++ )
    {
      if( cart.extram_bank_validRead[startAddress+i-0xA000] == 0 )
	cart.extram_bank[startAddress+i-0xA000] = buf[i];
    }
    
    // mark cache as valid
    for( i=0; i<256; i++ )
      cart.extram_bank_validRead[startAddress+i-0xA000] = 1;
  }
  // read from cache
  return cart.extram_bank[address - 0xA000];
}

// write A000-BFFF extram
void mbc_c_mbc5_write_extram( uint16_t address, uint8_t data ) {
  // cache priming
  read_byte( address );
  
  cart.extram_bank[address&0x1fff] = data;
  cart.extram_bank_validRead[address&0x1fff] = 1;
  cart.extram_bank_validWrite[address&0x1fff] = 1;
}

void mbc_c_mbc5_cleanup() {
  // save extram back
  
  if( cart.battery_backed )
  {
    // enable extram
    ca_write( cart.fd, 0x0000, 0x0a );
    
    // write to extram
    unsigned int address;
    unsigned char data;
    int bank;
    switch( cart.extram_size )
    {
      case 0:
      case 2048:
      case 8192:
        // switch to bank 0
        ca_write( cart.fd, 0x4000, 0 );
        cart.extram_bank = cart.extram;
        cart.extram_bank_validWrite = cart.extramValidWrite;
        
        // write
        for( address=0xA000; address<(0xA000+cart.extram_size); address++ )
        {
          if(cart.extram_bank_validWrite[address-0xA000] == 1)
          {
            data = cart.extram_bank[address-0xA000];
            ca_write( cart.fd, address, data );
          }
        }
        break;
      case 32768:
        // 32KBytes in 4 banks of 8KBytes each
        for(bank=0; bank<4; bank++)
        {
          // switch to bank
          ca_write( cart.fd, 0x4000, bank );
          cart.extram_bank = cart.extram + bank*0x2000;
          cart.extram_bank_validWrite = cart.extramValidWrite + bank*0x2000;
          
          // write
          for( address=0xA000; address<(0xC000); address++ )
          {
            if(cart.extram_bank_validWrite[address-0xA000] == 1)
            {
              data = cart.extram_bank[address-0xA000];
              ca_write( cart.fd, address, data );
            }
          }
        }
        break;
      default:
        fprintf( stderr, "Invalid extram size when saving extram back.\n" );
        exit(1);
        break;
    }
  }
}

