[Event-to-counter mappings]
pmc1=itlb_misses
pmc2=l1_data_accesses
pmc3=l1_data_refills
pmc4=l1_instr_refills
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13805       tick           476       7638589       1472717          1382 
      2  13805       tick            27      12190855       2412596            53 
      3  13805       tick            26      12188555       2412149            52 
      4  13805       tick            25      12191886       2412809            50 
      5  13805       tick            27      12176773       2409809            54 
      6  13805       tick            27      12176458       2409751            53 
      7  13805       tick            26      12178069       2410073            52 
      8  13805       tick            26      12187991       2412034            52 
      9  13805       tick            26      12183519       2411150            52 
     10  13805       tick            28      12178999       2410231            54 
     11  13805       tick            27      12162656       2407009            53 
     12  13805       tick            26      12171439       2408755            52 
     13  13805       tick            27      12185239       2411488            53 
     14  13805       tick            29      12189673       2412366            55 
     15  13805       tick            27      12160834       2406650            53 
     16  13805       tick            33      12147299       2403935            63 
     17  13805       tick            27      12176980       2409835            53 
     18  13805       tick            27      12172168       2408907            53 
     19  13805       tick            27      12176451       2409735            53 
     20  13805       exit            27       1211715        239743           107 
