Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 13 08:24:45 2022
| Host         : DESKTOP-5BPV03O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file opt_report_control_sets_0.rpt
| Design       : openmips_min_sopc
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   610 |
|    Minimum number of control sets                        |   578 |
|    Addition due to synthesis replication                 |    32 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1214 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   610 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    86 |
| >= 6 to < 8        |    37 |
| >= 8 to < 10       |   178 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     4 |
| >= 16              |   239 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2758 |            0 |
| No           | No                    | Yes                    |             576 |            0 |
| No           | Yes                   | No                     |            1226 |            0 |
| Yes          | No                    | No                     |            1328 |            0 |
| Yes          | No                    | Yes                    |             881 |            0 |
| Yes          | Yes                   | No                     |            5993 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                   |                0 |              1 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                0 |              1 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              1 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                0 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                0 |              1 |
|  clk_in_IBUF                                                     | flash_rom/sck_en_i_1_n_9                                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              1 |
|  clk_in_IBUF                                                     | flash_rom/sdo_i_1_n_9                                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              1 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                0 |              1 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |              1 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                |                0 |              1 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                0 |              1 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                0 |              1 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                0 |              2 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |              2 |
|  ps2_keyboard_driver/clk3                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              2 |
|                                                                  |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              2 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                0 |              2 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                0 |              2 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              2 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              2 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |              3 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |              3 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                0 |              3 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |              3 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                           |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                      |                0 |              4 |
|  clk_BUFG                                                        | openmips0/mem_wb0/data2[0]                                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        | openmips0/ex_mem0/mem_excepttype_reg[10]_3                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                   |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                              |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |              4 |
|  openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]_0[0]             |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                   |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/wb_interface/lcr_reg[7]_1[0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                              |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                  |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                             |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                             |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                             |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                           |                0 |              4 |
|  clk_in_IBUF                                                     | flash_rom/sdo_count[3]_i_1_n_9                                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                       |                0 |              4 |
|  clk_0                                                           | ps2_keyboard_driver/FSM_sequential_num[3]_i_1_n_9                                                                                                                                                                                                        | ps2_keyboard_driver/FSM_sequential_num[3]_i_3_n_9                                                                                                                                                                                       |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_9                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                    | DDR2/Ram/mem_wdf_mask[3]_i_1_n_9                                                                                                                                                                                                        |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                    | DDR2/Ram/mem_wdf_mask[11]_i_1_n_9                                                                                                                                                                                                       |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                                                            |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                  |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rcounter16[3]_i_1_n_9                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                          |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                     |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_9                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/top[3]_i_1_n_9                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_2[0]                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |                0 |              4 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                         |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |              4 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/top[3]_i_1__0_n_9                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/bottom[3]_i_1_n_9                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              4 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                0 |              4 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                            |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                           |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                         |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                |                0 |              5 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rshift[4]_i_1_n_9                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                             |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                         |                0 |              5 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wb_adr_is_reg[4]_0[0]                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/count[4]_i_1_n_9                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                |                0 |              5 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/counter[4]_i_1_n_9                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_9                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                       |                                                                                                                                                                                                                                         |                0 |              5 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]_0[0]                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |              5 |
|  clk_BUFG                                                        | openmips0/mem_wb0/p_1_out[0]                                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  openmips0/id_ex0/E[0]                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              5 |
|  clk_in_IBUF                                                     | openmips0/iwishbone_bus_if/state18_out                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                0 |              5 |
|  clk_in_IBUF                                                     | flash_rom/next_state                                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                           |                0 |              5 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                 |                                                                                                                                                                                                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                               |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                 |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                         |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |              6 |
|  clk_0                                                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/FSM_onehot_cState[5]_i_1_n_9                                                                                                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                0 |              6 |
|  clk_BUFG                                                        | openmips0/div0/cnt[5]_i_1_n_9                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                          |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                         |                0 |              6 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                0 |              6 |
|  clk_in_IBUF                                                     | GraphicsController/display/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_1[0]                                                                                                                                            |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                            |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                       |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                         |                0 |              6 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                0 |              7 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |                0 |              7 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                     |                0 |              7 |
|  ps2_keyboard_driver/ps2_asci_reg[6]_i_2_n_9                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |              7 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                             |                0 |              7 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                0 |              7 |
|  clk_in_IBUF                                                     | GraphicsController/lineNow[5]_i_2_n_9                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |              7 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                0 |              7 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                0 |              7 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_1                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_10                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_103                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_104                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_116                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_117                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_121                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_21                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_23                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_24                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_27                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_120                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_22                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_125                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_2                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_33                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_34                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_20                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_37                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_17                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_115                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_38                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_39                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_105                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_107                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_35                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_113                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_4                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_31                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_40                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_108                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_15                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_28                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_112                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_13                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_16                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_126                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_3                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_19                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_43                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_118                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                           |                                                                                                                                                                                                                                         |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_124                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_26                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_30                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_36                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_42                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_44                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_29                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                                                         |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_45                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_106                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_47                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_111                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_25                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_48                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_49                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_46                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_32                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_41                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_18                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                           |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                           |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_109                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_11                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_122                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_123                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_114                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_119                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_12                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_14                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_110                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  seg80/clk                                                       | seg80/dtube_data[7]_i_1_n_9                                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_63                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_74                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_64                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_85                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_68                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_86                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_94                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_95                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_96                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_98                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_70                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_89                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_59                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_51                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_6                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_55                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/regs/block_cnt[7]_i_1_n_9                                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_56                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_57                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_73                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_99                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_83                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_52                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_76                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_8                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_88                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_92                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_91                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_78                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_62                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_61                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_93                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_79                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_90                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_84                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_65                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_7                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_71                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_5                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_50                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_53                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_75                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_77                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_66                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_80                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_82                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_67                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_81                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_87                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_9                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_BUFG                                                        | openmips0/ex_mem0/tlb_typeM_reg[1]_0[0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_60                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_72                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_69                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_54                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_58                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | flash_rom/dataout[7]_i_1_n_9                                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_97                                                                                                                                                                                                               | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/regs/i_uart_sync_flops/E[0]                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/wb_interface/E[0]                                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/wb_interface/lcr_reg[7]_0[0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[1]                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[3]                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[2]                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_sel_o_reg[3]_0[0]                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[1]                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[2]                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[3]                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[0]                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[1]                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[0]                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[2]                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[3]                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[0]                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[1]                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[2]                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[3]                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]                                                                                                                                                                                                                  | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_0                                                                                                                                                                                                                | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_100                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_101                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_102                                                                                                                                                                                                              | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              8 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                         |                0 |              9 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                0 |              9 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/bit_counter[2]_i_1_n_9                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |              9 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                      |                0 |              9 |
|  clk_in_IBUF                                                     | GraphicsController/lineNow[5]_i_2_n_9                                                                                                                                                                                                                    | GraphicsController/screenlinebuf                                                                                                                                                                                                        |                0 |              9 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                    |                0 |              9 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                        |                0 |              9 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                |                0 |              9 |
|  clk_in_IBUF                                                     | sel                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |             10 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                0 |             10 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                0 |             10 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |             10 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                0 |             10 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             10 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                0 |             10 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                0 |             10 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                |                0 |             11 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rf_data_in[10]_i_1_n_9                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             11 |
|  clk_in_IBUF                                                     | GraphicsController/display/v_count[10]_i_2_n_9                                                                                                                                                                                                           | GraphicsController/display/v_count[10]_i_1_n_9                                                                                                                                                                                          |                0 |             11 |
|  clk_in_IBUF                                                     | GraphicsController/pix_stb                                                                                                                                                                                                                               | GraphicsController/display/h_count                                                                                                                                                                                                      |                0 |             11 |
|  clk_in_IBUF                                                     | flash_rom/read_count[10]__0_i_1_n_9                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             11 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                |                0 |             12 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1]_1[0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                                                               |                0 |             12 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                0 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                0 |             12 |
|  seg80/clk                                                       |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                           |                0 |             12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                           |                0 |             12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                                                               |                0 |             12 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                                                               |                0 |             13 |
|  clk_in_IBUF                                                     | GraphicsController/vgaAddrShowRam[12]_i_1_n_9                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |             13 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |             15 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                              |                0 |             15 |
|  clk_0                                                           | ps2_keyboard_driver/wb_dat_o[6]_i_1__0_n_9                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             15 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             15 |
|  clk_BUFG                                                        | uart_top0/regs/tf_push_reg_n_9                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             16 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                           |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_7[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_12[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_14[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_4[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_2[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | openmips0/dwishbone_bus_if/rf_we_i_2_0[0]                                                                                                                                                                                               |                0 |             16 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                0 |             16 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg[0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_1[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_0[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_11[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_8[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_6[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_5[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_3[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                0 |             16 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                0 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                0 |             16 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                0 |             16 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_13[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_in_IBUF                                                     | DDR2/wait_count[15]_i_2_n_9                                                                                                                                                                                                                              | DDR2/wait_count[15]_i_1_n_9                                                                                                                                                                                                             |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_9[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_10[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_in_IBUF                                                     | flash_rom/datain_shift[7]_i_1_n_9                                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_in_IBUF                                                     | flash_rom/page_count[15]_i_1_n_9                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             16 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |             16 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             17 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             17 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             18 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                |                0 |             18 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                0 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                0 |             18 |
|  clk_BUFG                                                        | openmips0/ex_mem0/tlb_typeM_reg[1]_0[1]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             19 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                             |                0 |             20 |
|  clk_in_IBUF                                                     | wb_conmax_top0/s4/msel/arb2/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |             21 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_35[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_32[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_40[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_30[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_34[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_38[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_49[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_48[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_41[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_43[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_42[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_44[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_33[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_36[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_37[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                             |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_39[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_45[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_47[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_46[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_31[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             22 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |             23 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                   |                0 |             23 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                |                0 |             24 |
|  clk_in_IBUF                                                     | DDR2/mem_a[26]_i_1_n_9                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             24 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                0 |             24 |
|  clk_in_IBUF                                                     | flash_rom/addr[23]_i_1_n_9                                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                0 |             24 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                  |                0 |             25 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                |                0 |             25 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             25 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             25 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             25 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             25 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             26 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1]_0[0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             26 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             26 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             26 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |             26 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1][0]                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             26 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             27 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_3[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_12[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_22[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_26[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_17[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_28[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_7[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_11[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_9[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_13[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_18[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_10[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_21[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_25[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                                             |                0 |             28 |
|  clk_BUFG                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_24[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_6[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_5[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_20[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_19[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                0 |             28 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_14[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             28 |
|  clk_0                                                           |                                                                                                                                                                                                                                                          | ps2_keyboard_driver/FSM_sequential_num[3]_i_3_n_9                                                                                                                                                                                       |                0 |             29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                            |                0 |             29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                |                0 |             30 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_128[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                0 |             30 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_we_reg_2                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             31 |
|  clk_BUFG                                                        | openmips0/id_ex0/rst_n_in_reg_0                                                                                                                                                                                                                          | openmips0/div0/dividend[31]_i_1_n_9                                                                                                                                                                                                     |                0 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                0 |             31 |
|  clk_BUFG                                                        | openmips0/ex_mem0/status_o_reg[1]_0[0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_5_2546_BUFG                                                   |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_BUFG                                                        | openmips0/id_ex0/rst_n_in_reg_1                                                                                                                                                                                                                          | openmips0/div0/dividend[64]_i_1_n_9                                                                                                                                                                                                     |                0 |             32 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_we_reg_1[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/rd_buf[31]_i_1_n_9                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_in_IBUF                                                     | DDR2/mem_dq_i[31]_i_2_n_9                                                                                                                                                                                                                                | DDR2/mem_dq_i[31]_i_1_n_9                                                                                                                                                                                                               |                0 |             32 |
|  clk_in_IBUF                                                     | DDR2/wb_dat_o[31]_i_1__1_n_9                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                0 |             32 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/rgpio_ctrl_reg[0][0]                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rd_buf[31]_i_1__0_n_9                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                0 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |             32 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                |                0 |             32 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                             |                0 |             32 |
|  clk_BUFG                                                        | uart_top0/wb_interface/re_o                                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_in_IBUF                                                     | flash_rom/read_data[31]_i_1_n_9                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_BUFG                                                        | openmips0/div0/divisor[31]_i_1_n_9                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                0 |             32 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/ram_dq_o[31]_i_1_n_9                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                0 |             32 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | openmips0/mem_wb0/rst_n_in_reg                                                                                                                                                                                                          |                0 |             32 |
|  clk_BUFG                                                        | openmips0/ex_mem0/rst_n_in_reg_75[0]                                                                                                                                                                                                                     | openmips0/pc_reg0/p_0_in                                                                                                                                                                                                                |                0 |             32 |
|  n_3_99_BUFG                                                     |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_4_2071_BUFG                                                   |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_8_9475_BUFG                                                   |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_7_4791_BUFG                                                   |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_2_73_BUFG                                                     |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  n_6_2672_BUFG                                                   |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             32 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o[31]_i_1__0_n_9                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |             34 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                0 |             34 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                0 |             36 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_69[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_68[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_75[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_50[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_79[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_58[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_56[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_64[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_60[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_67[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_72[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_62[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_51[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_66[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_61[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_53[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_65[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_55[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_63[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_78[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_54[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_74[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_77[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_80[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_70[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_59[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_57[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_76[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_81[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_73[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_71[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_52[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             40 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                   |                0 |             47 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                                                             |                0 |             48 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                                |                0 |             48 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             49 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             49 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_23[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_2[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_0[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_15[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2][0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_1[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_4[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_16[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_27[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/E[0]                                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_29[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_8[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                0 |             55 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/E[0]                                                                                                                                                                                                                          | openmips0/ex_mem0/rst_n_in_reg_70[0]                                                                                                                                                                                                    |                0 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             63 |
|  clk_BUFG                                                        | openmips0/ex0/rst_n_in_reg_3                                                                                                                                                                                                                             | openmips0/ex_mem0/rst_n_in_reg_70[0]                                                                                                                                                                                                    |                0 |             64 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                     |                                                                                                                                                                                                                                         |                0 |             64 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                                                         |                0 |             64 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_whilo_reg_0[0]                                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             64 |
|  n_1_9387_BUFG                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |             64 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                0 |             64 |
|  clk_BUFG                                                        | openmips0/div0/result_o[63]_i_1_n_9                                                                                                                                                                                                                      | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             65 |
|  n_0_890_BUFG                                                    |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             66 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_we_o_i_1_n_9                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |             69 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | openmips0/ex_mem0/rst_n_in_reg_70[0]                                                                                                                                                                                                    |                0 |             70 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                         |                0 |             88 |
|  clk_BUFG                                                        | openmips0/mem_wb0/p_0_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                0 |             96 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                         |                0 |             96 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                 |                                                                                                                                                                                                                                         |                0 |             96 |
|  clk_BUFG                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                0 |            103 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |            106 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                            |                                                                                                                                                                                                                                         |                0 |            112 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                            |                                                                                                                                                                                                                                         |                0 |            112 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                            |                                                                                                                                                                                                                                         |                0 |            112 |
|  clk_BUFG                                                        | openmips0/ex_mem0/rst_n_in_reg_69                                                                                                                                                                                                                        | openmips0/ex_mem0/rst_n_in_reg_72[0]                                                                                                                                                                                                    |                0 |            141 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                                                         |                0 |            144 |
|  clk_BUFG                                                        | openmips0/ex0/rst_n_in_reg_3                                                                                                                                                                                                                             | openmips0/ex0/rst_n_in_reg                                                                                                                                                                                                              |                0 |            177 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                         |                0 |            192 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/E[0]                                                                                                                                                                                                                          | openmips0/dwishbone_bus_if/rst_n_in_reg[0]                                                                                                                                                                                              |                0 |            255 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                                                                    |                0 |            405 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |            932 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                0 |           1663 |
+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


