============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2019  03:39:33 am
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                Pin                              Type          Fanout  Load Slew Delay Arrival   
                                                                       (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------
(clock clock_name)                         launch                                            0 R 
U_crtl_estado_atual_reg[1]/CP                                                  0             0 R 
U_crtl_estado_atual_reg[1]/Q               HS65_LS_DFPRQX9          2  10.5   59  +140     140 F 
g5316/A                                                                             +0     141   
g5316/Z                                    HS65_LS_AND2X35          1  30.3   27   +74     215 F 
g5315/A                                                                             +0     215   
g5315/Z                                    HS65_LS_BFX284           5 223.0   25   +57     272 F 
g5256/A                                                                             +1     273   
g5256/Z                                    HS65_LS_IVX284          10 201.5   28   +28     301 R 
g5190/A                                                                             +0     302   
g5190/Z                                    HS65_LS_IVX213           3  97.6   17   +23     325 F 
g5171/A                                                                             +1     326   
g5171/Z                                    HS65_LS_IVX284          11 182.9   24   +23     349 R 
g5167/A                                                                             +0     349   
g5167/Z                                    HS65_LS_IVX71            9  94.4   34   +35     384 F 
g4787/B                                                                             +0     384   
g4787/Z                                    HS65_LS_NAND2X21         1  21.6   41   +36     421 R 
g4354/C                                                                             +0     421   
g4354/Z                                    HS65_LS_OAI21X49         6  54.7   46   +51     472 F 
U_inter/linha[36][3] 
  g57206/A                                                                          +0     472   
  g57206/Z                                 HS65_LS_IVX40            2  23.8   30   +36     508 R 
  g57205/A                                                                          +0     508   
  g57205/Z                                 HS65_LS_IVX35            3  24.9   22   +29     537 F 
  g57203/A                                                                          +0     537   
  g57203/Z                                 HS65_LS_IVX35            3  27.8   30   +29     566 R 
  g53203/A                                                                          +0     566   
  g53203/Z                                 HS65_LS_NAND2X14         2  10.2   37   +40     606 F 
  g51944/A                                                                          +0     606   
  g51944/Z                                 HS65_LS_IVX18            1  17.0   38   +40     646 R 
  g48107/A                                                                          +0     646   
  g48107/Z                                 HS65_LS_OAI12X37         2  29.1   40   +46     692 F 
  g47495/B                                                                          +0     692   
  g47495/Z                                 HS65_LS_AOI12X46         2  18.4   40   +38     730 R 
  g47152/A                                                                          +0     730   
  g47152/Z                                 HS65_LS_IVX18            2  14.7   27   +36     766 F 
  g46784/D1                                                                         +0     766   
  g46784/Z                                 HS65_LS_MUX21I1X18       2  15.7   46   +71     837 F 
  PUs[3].U_F8_csa_tree_U_S14_add_18_10_groupi/in_0[5] 
    g486/A                                                                          +0     837   
    g486/Z                                 HS65_LS_IVX27            2  13.1   27   +32     869 R 
    g470/D1                                                                         +0     869   
    g470/Z                                 HS65_LS_MUXI21X10        2  15.7   66   +54     923 F 
    g260/A                                                                          +0     923   
    g260/Z                                 HS65_LS_CNIVX27          1  18.1   32   +39     962 R 
    g244/A                                                                          +0     962   
    g244/Z                                 HS65_LS_PAOI2X22         1  15.6   42   +45    1007 F 
    g243/A0                                                                         +0    1007   
    g243/CO                                HS65_LS_FA1X27           1  15.6   34  +105    1112 F 
    g242/A0                                                                         +0    1112   
    g242/CO                                HS65_LS_FA1X27           1  12.8   31   +99    1211 F 
    g241/CI                                                                         +0    1211   
    g241/CO                                HS65_LS_FA1X27           1  12.8   31   +94    1305 F 
    g240/CI                                                                         +0    1306   
    g240/CO                                HS65_LS_FA1X27           1  12.8   31   +94    1400 F 
    g239/CI                                                                         +0    1400   
    g239/CO                                HS65_LS_FA1X27           1  15.6   34   +97    1496 F 
    g238/A0                                                                         +0    1497   
    g238/CO                                HS65_LS_FA1X27           1   9.2   30   +95    1592 F 
    g237/A                                                                          +0    1592   
    g237/Z                                 HS65_LSS_XNOR2X12        1   3.8   44   +66    1658 R 
  PUs[3].U_F8_csa_tree_U_S14_add_18_10_groupi/out_0[12] 
  PUs[3].U_F8_U_p10_output_reg[12]/D  <<<  HS65_LS_DFPQX27                          +0    1658   
  PUs[3].U_F8_U_p10_output_reg[12]/CP      setup                               0   +89    1747 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)                         capture                                        1847 R 
                                           adjustments                            -100    1747   
-------------------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl_estado_atual_reg[1]/CP
End-point    : U_inter/PUs[3].U_F8_U_p10_output_reg[12]/D
