Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\sharr\OneDrive - Singapore University of Technology and Design\Term4\Term4_50002_ComputationStructures\50002_1D\Checkoff3\50002_1D_LightOutGame\work\project.tcl}
# set projDir "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/vivado"
# set projName "50002_1D_LightOutGame"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sharr/OneDrive - Singapore University of Technology and Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/vivado/50002_1D_LightOutGame'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/au_top_0.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/reset_conditioner_1.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/initialise_2.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/button_conditioner_3.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/edge_detector_4.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/buttonInput_5.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/calculation_6.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/multi_dec_ctr_7.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/multi_seven_seg_8.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/counter_9.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/pipeline_10.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/regfile_11.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_mux_12.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/decimal_counter_13.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/counter_14.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/seven_seg_15.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/decoder_16.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/asel_mux_17.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/bsel_mux_18.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_19.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/wdsel_mux_20.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_shifter_21.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_adder_22.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_boolean_23.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_compare_24.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_multiplier_25.v" "C:/Users/sharr/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/verilog/alu_modulo_26.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 13:28:05 2022...
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: C:/Users/sharr/OneDrive - Singapore University of Technology and Design/Term4/Term4_50002_ComputationStructures/50002_1D/Checkoff3/50002_1D_LightOutGame/work/vivado/50002_1D_LightOutGame/50002_1D_LightOutGame.srcs/sources_1/imports/verilog/reset_conditioner_1.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
Vivado exited.

Bin file (C:\Users\sharr\OneDrive - Singapore University of Technology and Design\Term4\Term4_50002_ComputationStructures\50002_1D\Checkoff3\50002_1D_LightOutGame\work\vivado\50002_1D_LightOutGame\50002_1D_LightOutGame.runs\impl_1\au_top_0.bin) could not be found! The build probably failed.
