m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadd_sub_example
Z0 !s110 1764438371
!i10b 1
!s100 ah<6OkOGPeBlzAM46=efl2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@ZJdMbj9K=ZWD]NV5VB`o2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/simulation
w1763724820
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v
!i122 465
L0 3 52
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1764438371.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/add_sub_example.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbinary_representation
R0
!i10b 1
!s100 ZhGQP917:KRS]oO87_1f=1
R1
I_akO>0P@4SWeB:MJ2Egoc2
R2
R3
w1763721371
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v
!i122 466
L0 1 19
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!i113 1
R6
R7
vdiv_example
R0
!i10b 1
!s100 0Y=c`UYNm>NOcik6FP[@33
R1
IbA@3;HWSO?CD;ANTgWZW;1
R2
R3
w1763807286
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v
!i122 467
L0 1 25
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_example.v|
!i113 1
R6
R7
vdiv_q15q16
!s110 1764438467
!i10b 1
!s100 4h7>@M_eNG8NUUCoHXN1j1
R1
IEAB`i6c[4>d4`>Y=b;@iH1
R2
R3
w1764438460
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
!i122 481
L0 3 72
R4
r1
!s85 0
31
!s108 1764438467.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!i113 1
R6
R7
vdivider
R0
!i10b 1
!s100 gfg?di[1GY4[h>hnT<ZHY2
R1
IDlaG^U^OG4_AI4Z;5[a@c1
R2
R3
w1763132195
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v
!i122 469
L0 3 31
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/divider.v|
!i113 1
R6
R7
vDSP_mac_div
R0
!i10b 1
!s100 07Dkm3FK2X`BRhQSkeFWG2
R1
I_Ui10Q@okfH2_=DBQD9d`3
R2
R3
w1763135728
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
!i122 470
L0 4 17
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!i113 1
R6
R7
n@d@s@p_mac_div
vDSP_modules
Z8 !s110 1764438372
!i10b 1
!s100 z5nMoSe8NL=i`4OhHb9f60
R1
IIN87lOdD6a7Dam6N;@J]e1
R2
R3
w1764435083
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v
!i122 475
L0 1 177
R4
r1
!s85 0
31
Z9 !s108 1764438372.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/DSP_modules.v|
!i113 1
R6
R7
n@d@s@p_modules
vfixed_point_add_sub
R0
!i10b 1
!s100 Z?M70Tk`o0zW4d17[zlon1
R1
IJP`=Y10CchN4QbW1Z6iF81
R2
R3
w1764431150
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
!i122 471
L0 1 37
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!i113 1
R6
R7
vfixed_point_add_sub_q1_15
R8
!i10b 1
!s100 B1486MiHDjoSFZERPCMJT2
R1
I>V>KcU]<eUL6GfcXYnzf`1
R2
R3
w1764431585
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub_q1_15.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub_q1_15.v
!i122 478
L0 1 36
R4
r1
!s85 0
31
R9
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub_q1_15.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub_q1_15.v|
!i113 1
R6
R7
vmult_booth_wooly
R8
!i10b 1
!s100 <L@>;UChEF<Rn3J9>PY]o3
R1
IG>A`W1>XEW337AHbE]jQi0
R2
R3
w1763727857
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
!i122 472
L0 1 34
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!i113 1
R6
R7
vmult_example
R8
!i10b 1
!s100 EWSoW^7aWn3m_2[P<Y1U20
R1
Ie6fQSM>gXOJ]d0JX?1cCI0
R2
R3
w1763725441
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v
!i122 473
L0 1 21
R4
r1
!s85 0
31
R9
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!i113 1
R6
R7
vmult_q15
R8
!i10b 1
!s100 :g6l<mUKjG1boC;j@oVmh2
R1
IAI>SWi9C66EUN0J6X5@WX0
R2
R3
w1764266670
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15_over.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15_over.v
!i122 477
L0 4 44
R4
r1
!s85 0
31
R9
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15_over.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q15_over.v|
!i113 1
R6
R7
vmult_q16
R8
!i10b 1
!s100 iz4@KXoZeY49M74CEimji3
R1
I^9]an78eQMP4MWSaIeaHJ0
R2
R3
w1764432707
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q16.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q16.v
!i122 479
L0 4 37
R4
r1
!s85 0
31
R9
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q16.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/modules/mult_q16.v|
!i113 1
R6
R7
vtb_DSP_modules
R8
!i10b 1
!s100 ai`8KR]_ljP9oJ4imz5mb3
R1
I]G3F7K@4@3id<iGNS]R]L0
R2
R3
w1763721601
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
!i122 476
L0 3 61
R4
r1
!s85 0
31
R9
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/Lessons/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!i113 1
R6
R7
ntb_@d@s@p_modules
