design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
clangpu_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/0188/hdl/clangpu_v1_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_clangpu_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clangpu_0_0/sim/design_1_clangpu_0_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
core_controller_v1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d369/hdl/core_controller_v1_0_S_AXI.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
core_controller_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d369/hdl/core_controller_v1_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_core_controller_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_core_controller_0_0/sim/design_1_core_controller_0_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ClangPU.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
