{
  "module_name": "constants.h",
  "hash_id": "d4f6f23eafa280f2450ab200071de7255dfab31f887b58ee759c0a735fc26c93",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/mvm/constants.h",
  "human_readable_source": " \n \n#ifndef __MVM_CONSTANTS_H\n#define __MVM_CONSTANTS_H\n\n#include <linux/ieee80211.h>\n#include \"fw-api.h\"\n\n#define IWL_MVM_UAPSD_NOAGG_BSSIDS_NUM\t\t20\n\n#define IWL_MVM_DEFAULT_PS_TX_DATA_TIMEOUT\t(100 * USEC_PER_MSEC)\n#define IWL_MVM_DEFAULT_PS_RX_DATA_TIMEOUT\t(100 * USEC_PER_MSEC)\n#define IWL_MVM_WOWLAN_PS_TX_DATA_TIMEOUT\t(10 * USEC_PER_MSEC)\n#define IWL_MVM_WOWLAN_PS_RX_DATA_TIMEOUT\t(10 * USEC_PER_MSEC)\n#define IWL_MVM_SHORT_PS_TX_DATA_TIMEOUT\t(2 * 1024)  \n#define IWL_MVM_SHORT_PS_RX_DATA_TIMEOUT\t(40 * 1024)  \n#define IWL_MVM_P2P_LOWLATENCY_PS_ENABLE\t0\n#define IWL_MVM_UAPSD_RX_DATA_TIMEOUT\t\t(50 * USEC_PER_MSEC)\n#define IWL_MVM_UAPSD_TX_DATA_TIMEOUT\t\t(50 * USEC_PER_MSEC)\n#define IWL_MVM_UAPSD_QUEUES\t\t(IEEE80211_WMM_IE_STA_QOSINFO_AC_VO |\\\n\t\t\t\t\t IEEE80211_WMM_IE_STA_QOSINFO_AC_VI |\\\n\t\t\t\t\t IEEE80211_WMM_IE_STA_QOSINFO_AC_BK |\\\n\t\t\t\t\t IEEE80211_WMM_IE_STA_QOSINFO_AC_BE)\n#define IWL_MVM_PS_HEAVY_TX_THLD_PACKETS\t20\n#define IWL_MVM_PS_HEAVY_RX_THLD_PACKETS\t8\n#define IWL_MVM_PS_SNOOZE_HEAVY_TX_THLD_PACKETS\t30\n#define IWL_MVM_PS_SNOOZE_HEAVY_RX_THLD_PACKETS\t20\n#define IWL_MVM_PS_HEAVY_TX_THLD_PERCENT\t50\n#define IWL_MVM_PS_HEAVY_RX_THLD_PERCENT\t50\n#define IWL_MVM_PS_SNOOZE_INTERVAL\t\t25\n#define IWL_MVM_PS_SNOOZE_WINDOW\t\t50\n#define IWL_MVM_WOWLAN_PS_SNOOZE_WINDOW\t\t25\n#define IWL_MVM_LOWLAT_QUOTA_MIN_PERCENT\t64\n#define IWL_MVM_BT_COEX_EN_RED_TXP_THRESH\t62\n#define IWL_MVM_BT_COEX_DIS_RED_TXP_THRESH\t65\n#define IWL_MVM_BT_COEX_SYNC2SCO\t\t1\n#define IWL_MVM_BT_COEX_MPLUT\t\t\t1\n#define IWL_MVM_BT_COEX_RRC\t\t\t1\n#define IWL_MVM_BT_COEX_TTC\t\t\t1\n#define IWL_MVM_BT_COEX_MPLUT_REG0\t\t0x22002200\n#define IWL_MVM_BT_COEX_MPLUT_REG1\t\t0x11118451\n#define IWL_MVM_BT_COEX_ANTENNA_COUPLING_THRS\t30\n#define IWL_MVM_FW_MCAST_FILTER_PASS_ALL\t0\n#define IWL_MVM_FW_BCAST_FILTER_PASS_ALL\t0\n#define IWL_MVM_QUOTA_THRESHOLD\t\t\t4\n#define IWL_MVM_RS_RSSI_BASED_INIT_RATE         0\n#define IWL_MVM_RS_80_20_FAR_RANGE_TWEAK\t1\n#define IWL_MVM_TOF_IS_RESPONDER\t\t0\n#define IWL_MVM_HW_CSUM_DISABLE\t\t\t0\n#define IWL_MVM_PARSE_NVM\t\t\t0\n#define IWL_MVM_ADWELL_ENABLE\t\t\t1\n#define IWL_MVM_ADWELL_MAX_BUDGET\t\t0\n#define IWL_MVM_TCM_LOAD_MEDIUM_THRESH\t\t10  \n#define IWL_MVM_TCM_LOAD_HIGH_THRESH\t\t50  \n#define IWL_MVM_TCM_LOWLAT_ENABLE_THRESH\t100  \n#define IWL_MVM_UAPSD_NONAGG_PERIOD\t\t5000  \n#define IWL_MVM_UAPSD_NOAGG_LIST_LEN\t\tIWL_MVM_UAPSD_NOAGG_BSSIDS_NUM\n#define IWL_MVM_NON_TRANSMITTING_AP\t\t0\n#define IWL_MVM_RS_NUM_TRY_BEFORE_ANT_TOGGLE    1\n#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE      2\n#define IWL_MVM_RS_HT_VHT_RETRIES_PER_RATE_TW   1\n#define IWL_MVM_RS_INITIAL_MIMO_NUM_RATES       3\n#define IWL_MVM_RS_INITIAL_SISO_NUM_RATES       3\n#define IWL_MVM_RS_INITIAL_LEGACY_NUM_RATES     2\n#define IWL_MVM_RS_INITIAL_LEGACY_RETRIES       2\n#define IWL_MVM_RS_SECONDARY_LEGACY_RETRIES\t1\n#define IWL_MVM_RS_SECONDARY_LEGACY_NUM_RATES   16\n#define IWL_MVM_RS_SECONDARY_SISO_NUM_RATES     3\n#define IWL_MVM_RS_SECONDARY_SISO_RETRIES       1\n#define IWL_MVM_RS_RATE_MIN_FAILURE_TH\t\t3\n#define IWL_MVM_RS_RATE_MIN_SUCCESS_TH\t\t8\n#define IWL_MVM_RS_STAY_IN_COLUMN_TIMEOUT\t5\t \n#define IWL_MVM_RS_IDLE_TIMEOUT\t\t\t5\t \n#define IWL_MVM_RS_MISSED_RATE_MAX\t\t15\n#define IWL_MVM_RS_LEGACY_FAILURE_LIMIT\t\t160\n#define IWL_MVM_RS_LEGACY_SUCCESS_LIMIT\t\t480\n#define IWL_MVM_RS_LEGACY_TABLE_COUNT\t\t160\n#define IWL_MVM_RS_NON_LEGACY_FAILURE_LIMIT\t400\n#define IWL_MVM_RS_NON_LEGACY_SUCCESS_LIMIT\t4500\n#define IWL_MVM_RS_NON_LEGACY_TABLE_COUNT\t1500\n#define IWL_MVM_RS_SR_FORCE_DECREASE\t\t15\t \n#define IWL_MVM_RS_SR_NO_DECREASE\t\t85\t \n#define IWL_MVM_RS_AGG_TIME_LIMIT\t        4000     \n#define IWL_MVM_RS_AGG_DISABLE_START\t        3\n#define IWL_MVM_RS_AGG_START_THRESHOLD\t        10\t \n#define IWL_MVM_RS_TPC_SR_FORCE_INCREASE\t75\t \n#define IWL_MVM_RS_TPC_SR_NO_INCREASE\t\t85\t \n#define IWL_MVM_RS_TPC_TX_POWER_STEP\t\t3\n#define IWL_MVM_ENABLE_EBS\t\t\t1\n#define IWL_MVM_FTM_INITIATOR_ALGO\t\tIWL_TOF_ALGO_TYPE_MAX_LIKE\n#define IWL_MVM_FTM_INITIATOR_DYNACK\t\ttrue\n#define IWL_MVM_FTM_LMR_FEEDBACK_TERMINATE\tfalse\n#define IWL_MVM_FTM_R2I_MAX_REP\t\t\t7\n#define IWL_MVM_FTM_I2R_MAX_REP\t\t\t7\n#define IWL_MVM_FTM_R2I_MAX_STS\t\t\t1\n#define IWL_MVM_FTM_I2R_MAX_STS\t\t\t1\n#define IWL_MVM_FTM_R2I_MAX_TOTAL_LTF\t\t3\n#define IWL_MVM_FTM_I2R_MAX_TOTAL_LTF\t\t3\n#define IWL_MVM_FTM_INITIATOR_SECURE_LTF\tfalse\n#define IWL_MVM_FTM_RESP_NDP_SUPPORT\t\ttrue\n#define IWL_MVM_FTM_RESP_LMR_FEEDBACK_SUPPORT\ttrue\n#define IWL_MVM_FTM_NON_TB_MIN_TIME_BETWEEN_MSR\t5\n#define IWL_MVM_FTM_NON_TB_MAX_TIME_BETWEEN_MSR\t1000\n#define IWL_MVM_D3_DEBUG\t\t\tfalse\n#define IWL_MVM_USE_TWT\t\t\t\ttrue\n#define IWL_MVM_AMPDU_CONSEC_DROPS_DELBA\t20\n#define IWL_MVM_USE_NSSN_SYNC\t\t\t0\n#define IWL_MVM_FTM_INITIATOR_ENABLE_SMOOTH     false\n#define IWL_MVM_FTM_INITIATOR_SMOOTH_ALPHA      40\n \n#define IWL_MVM_FTM_INITIATOR_SMOOTH_UNDERSHOOT 20016\n#define IWL_MVM_FTM_INITIATOR_SMOOTH_OVERSHOOT  20016\n#define IWL_MVM_FTM_INITIATOR_SMOOTH_AGE_SEC    2\n#define IWL_MVM_DISABLE_AP_FILS\t\t\tfalse\n#define IWL_MVM_6GHZ_PASSIVE_SCAN_TIMEOUT       3000  \n#define IWL_MVM_6GHZ_PASSIVE_SCAN_ASSOC_TIMEOUT 60    \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}