{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575118051777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575118051778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 09:47:31 2019 " "Processing started: Sat Nov 30 09:47:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575118051778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575118051778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575118051778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575118052098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-banco " "Found design unit 1: final-banco" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575118052608 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575118052608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575118052608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575118052636 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALDO_CLIENTE final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"SALDO_CLIENTE\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT_SUM final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"RESULT_SUM\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT_SUB final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"RESULT_SUB\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S3 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S4 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S4\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S5 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S5\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S6 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S6\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S7 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S7\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052642 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DADO1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"DADO1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DADO2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"DADO2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY_VECTOR1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"DISPLAY_VECTOR1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY_VECTOR2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"DISPLAY_VECTOR2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"E1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"F1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052643 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"E2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"F2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2 final.vhd(46) " "Inferred latch for \"G2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F2 final.vhd(46) " "Inferred latch for \"F2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2 final.vhd(46) " "Inferred latch for \"E2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2 final.vhd(46) " "Inferred latch for \"D2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 final.vhd(46) " "Inferred latch for \"C2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 final.vhd(46) " "Inferred latch for \"B2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 final.vhd(46) " "Inferred latch for \"A2\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1 final.vhd(46) " "Inferred latch for \"G1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F1 final.vhd(46) " "Inferred latch for \"F1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E1 final.vhd(46) " "Inferred latch for \"E1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1 final.vhd(46) " "Inferred latch for \"D1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 final.vhd(46) " "Inferred latch for \"C1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 final.vhd(46) " "Inferred latch for \"B1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 final.vhd(46) " "Inferred latch for \"A1\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052644 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[0\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[1\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[2\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[3\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[4\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[5\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR2\[6\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR2\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[0\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[1\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[2\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[3\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[4\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[5\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY_VECTOR1\[6\] final.vhd(46) " "Inferred latch for \"DISPLAY_VECTOR1\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO2\[0\] final.vhd(46) " "Inferred latch for \"DADO2\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO2\[1\] final.vhd(46) " "Inferred latch for \"DADO2\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO2\[2\] final.vhd(46) " "Inferred latch for \"DADO2\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO2\[3\] final.vhd(46) " "Inferred latch for \"DADO2\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO1\[0\] final.vhd(46) " "Inferred latch for \"DADO1\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052645 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO1\[1\] final.vhd(46) " "Inferred latch for \"DADO1\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO1\[2\] final.vhd(46) " "Inferred latch for \"DADO1\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DADO1\[3\] final.vhd(46) " "Inferred latch for \"DADO1\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[0\] final.vhd(46) " "Inferred latch for \"S7\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[1\] final.vhd(46) " "Inferred latch for \"S7\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[2\] final.vhd(46) " "Inferred latch for \"S7\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[3\] final.vhd(46) " "Inferred latch for \"S7\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[4\] final.vhd(46) " "Inferred latch for \"S7\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[5\] final.vhd(46) " "Inferred latch for \"S7\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[6\] final.vhd(46) " "Inferred latch for \"S7\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[7\] final.vhd(46) " "Inferred latch for \"S7\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[0\] final.vhd(46) " "Inferred latch for \"S6\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[1\] final.vhd(46) " "Inferred latch for \"S6\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[2\] final.vhd(46) " "Inferred latch for \"S6\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[3\] final.vhd(46) " "Inferred latch for \"S6\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[4\] final.vhd(46) " "Inferred latch for \"S6\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[5\] final.vhd(46) " "Inferred latch for \"S6\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[6\] final.vhd(46) " "Inferred latch for \"S6\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[7\] final.vhd(46) " "Inferred latch for \"S6\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[0\] final.vhd(46) " "Inferred latch for \"S5\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[1\] final.vhd(46) " "Inferred latch for \"S5\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052646 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[2\] final.vhd(46) " "Inferred latch for \"S5\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[3\] final.vhd(46) " "Inferred latch for \"S5\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[4\] final.vhd(46) " "Inferred latch for \"S5\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[5\] final.vhd(46) " "Inferred latch for \"S5\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[6\] final.vhd(46) " "Inferred latch for \"S5\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[7\] final.vhd(46) " "Inferred latch for \"S5\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[0\] final.vhd(46) " "Inferred latch for \"S4\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[1\] final.vhd(46) " "Inferred latch for \"S4\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[2\] final.vhd(46) " "Inferred latch for \"S4\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[3\] final.vhd(46) " "Inferred latch for \"S4\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[4\] final.vhd(46) " "Inferred latch for \"S4\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[5\] final.vhd(46) " "Inferred latch for \"S4\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[6\] final.vhd(46) " "Inferred latch for \"S4\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[7\] final.vhd(46) " "Inferred latch for \"S4\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] final.vhd(46) " "Inferred latch for \"S3\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] final.vhd(46) " "Inferred latch for \"S3\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] final.vhd(46) " "Inferred latch for \"S3\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] final.vhd(46) " "Inferred latch for \"S3\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] final.vhd(46) " "Inferred latch for \"S3\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] final.vhd(46) " "Inferred latch for \"S3\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] final.vhd(46) " "Inferred latch for \"S3\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[7\] final.vhd(46) " "Inferred latch for \"S3\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052647 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] final.vhd(46) " "Inferred latch for \"S2\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] final.vhd(46) " "Inferred latch for \"S2\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] final.vhd(46) " "Inferred latch for \"S2\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] final.vhd(46) " "Inferred latch for \"S2\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] final.vhd(46) " "Inferred latch for \"S2\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] final.vhd(46) " "Inferred latch for \"S2\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] final.vhd(46) " "Inferred latch for \"S2\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[7\] final.vhd(46) " "Inferred latch for \"S2\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] final.vhd(46) " "Inferred latch for \"S1\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] final.vhd(46) " "Inferred latch for \"S1\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] final.vhd(46) " "Inferred latch for \"S1\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] final.vhd(46) " "Inferred latch for \"S1\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] final.vhd(46) " "Inferred latch for \"S1\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] final.vhd(46) " "Inferred latch for \"S1\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] final.vhd(46) " "Inferred latch for \"S1\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[7\] final.vhd(46) " "Inferred latch for \"S1\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[0\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[1\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[2\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[3\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[4\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[5\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052648 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[6\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[7\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[0\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[1\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[2\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[3\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[4\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[5\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[6\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[7\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[0\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[1\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[2\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[3\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[4\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[5\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[6\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[7\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575118052649 "|final"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[0\] " "Latch S2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[0\] " "Latch S3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[0\] " "Latch S1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[0\] " "Latch S6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[0\] " "Latch S5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[0\] " "Latch S4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053109 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[0\] " "Latch S7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[1\] " "Latch S2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[1\] " "Latch S3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[1\] " "Latch S1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[1\] " "Latch S5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[1\] " "Latch S6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[1\] " "Latch S4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[1\] " "Latch S7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[2\] " "Latch S2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053110 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[2\] " "Latch S3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[2\] " "Latch S1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[2\] " "Latch S6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[2\] " "Latch S5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[2\] " "Latch S4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[2\] " "Latch S7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[3\] " "Latch S2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[3\] " "Latch S3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[3\] " "Latch S1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053111 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[3\] " "Latch S6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[3\] " "Latch S5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[3\] " "Latch S4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[3\] " "Latch S7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[4\] " "Latch S2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[4\] " "Latch S3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[4\] " "Latch S1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[4\] " "Latch S6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[4\] " "Latch S5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[4\] " "Latch S4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053112 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[4\] " "Latch S7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[5\] " "Latch S2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[5\] " "Latch S3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[5\] " "Latch S1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[5\] " "Latch S5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[5\] " "Latch S6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053113 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[5\] " "Latch S4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[5\] " "Latch S7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[6\] " "Latch S2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[6\] " "Latch S3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[6\] " "Latch S1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[6\] " "Latch S6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[6\] " "Latch S5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[6\] " "Latch S4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[6\] " "Latch S7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053114 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[7\] " "Latch S2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[7\] " "Latch S3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[7\] " "Latch S1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[7\] " "Latch S5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[7\] " "Latch S6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[7\] " "Latch S4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[7\] " "Latch S7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575118053115 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575118053115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575118053513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575118053513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575118053579 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575118053579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "222 " "Implemented 222 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575118053579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575118053579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575118053617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 09:47:33 2019 " "Processing ended: Sat Nov 30 09:47:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575118053617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575118053617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575118053617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575118053617 ""}
