#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 18 21:16:11 2023
# Process ID: 36400
# Current directory: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 C:\Users\choprak\ECE212_Chopra_Hill\Lab01\Lab02\Lab02.xpr
# Log file: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/vivado.log
# Journal file: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/choprak/ECE212_Chopra_Hill/Lab02/hdl/sevenseg_ctl.sv]
set_property is_enabled true [get_files  C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/sevenseg_ctl_top.sv]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hr_cnt_tb_behav -key {Behavioral:sim_1:Functional:hr_cnt_tb} -tclbatch {hr_cnt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source hr_cnt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 346 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hr_cnt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/xsim.dir/hr_cnt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 18 21:34:18 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "hr_cnt_tb_behav -key {Behavioral:sim_1:Functional:hr_cnt_tb} -tclbatch {hr_cnt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source hr_cnt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 456 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'hr_cnt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1088.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 456 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 61
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 456 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 63
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.820 ; gain = 4.105
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 456 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 63
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.203 ; gain = 8.383
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 556 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 65
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.500 ; gain = 1.297
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 556 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 65
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.133 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'hr_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj hr_cnt_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/hr_cnt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hr_cnt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hr_cnt_tb_behav xil_defaultlib.hr_cnt_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hr_cnt
Compiling module xil_defaultlib.hr_cnt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hr_cnt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 646 ns : File "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/hr_cnt_tb.sv" Line 65
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.133 ; gain = 0.000
close [ open C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/dig_clock_top.sv w ]
add_files C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sources_1/new/dig_clock_top.sv
update_compile_order -fileset sources_1
set_property top dig_clock_top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 22:06:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 22:11:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 22:18:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 22:24:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 18 22:26:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 22:50:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 18 22:50:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 18 22:51:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.895 ; gain = 1.902
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE2392A
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 18 22:57:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
[Mon Sep 18 22:57:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3814.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3814.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3814.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3931.191 ; gain = 1127.410
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 23:02:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 18 23:03:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 18 23:04:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv w ]
add_files -fileset sim_1 C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 18 23:10:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
add_files -norecurse {C:/Users/choprak/ECE212_Chopra_Hill/Lab02/hdl/single_pulser.sv C:/Users/choprak/ECE212_Chopra_Hill/Lab02/hdl/debounce.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top dig_clock_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dig_clk> not found while processing module instance <DIG_CLK_TB> [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dig_clock> not found while processing module instance <DIG_CLK_TB> [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dig_clock_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dig_clock> not found while processing module instance <DIG_CLK_TB> [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dig_clock_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dig_clock> not found while processing module instance <DIG_CLK_TB> [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dig_clock_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim'
"xelab -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac8d2a96b1884d8e8f0241d47d3ec34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dig_clock> not found while processing module instance <DIG_CLK_TB> [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.srcs/sim_1/new/dig_clock_tb.sv:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Sep 18 23:43:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Sep 18 23:43:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 18 23:44:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/choprak/ECE212_Chopra_Hill/Lab01/Lab02/Lab02.runs/impl_1/dig_clock_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 23:49:53 2023...
