set_max_delay 10 -rise -from clk2 -rise_from clk* -fall_from pin2 -through {net1, net2} -rise_through ff1 -fall_through [get_pins flop_Q] -to [get_pins flop_Q] -rise_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
