<table class="sphinxhide">
 <tr width="100%">
    <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>Vitis-AI™ 3.0</h1>
    <a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</br></a>
    <a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis-AI™ Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>


# Tutorials

<table>
<thead>
  <tr>
    <th width="35%" align="center"><h3><b>Tutorial Name</b></hr></th>
    <th width="15%" align="center"><h3><b>Highest Version</b></hr></th>
    <th width="50%" align="center"><h3><b>Description</b></hr></th>
  </tr>
</thead>
<tbody>
  
<tr>
 
  <td> <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/Keras_GoogleNet_ResNet/">Deep Learning with Custom GoogleNet and ResNet in Keras and Xilinx Vitis AI</a></td>
 <td align="center">3.0</td>
 <td>Quantize in fixed point some custom CNNs and deploy them on the Xilinx ZCU102 board, using Keras and the Xilinx7Vitis AI tool chain based on TensorFlow (TF).</td>
 </tr>
 <tr>
 <td><a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/pytorch-subgraphs/">Partitioning Vitis AI SubGraphs on CPU/DPU</a></td>
 <td align="center">3.0</td>
 <td>Learn how to deploy a CNN on the Xilinx <a href="https://www.xilinx.com/products/boards-and-kits/vck190.html">VCK190</a> board using Vitis AI.</td>
 </tr>
  <tr>
    <td><a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/Keras_FCN8_UNET_segmentation">FCN8 and UNET Semantic Segmentation with Keras and Xilinx Vitis AI</a></td>
    <td align="center">3.0</td>
    <td>Train the FCN8 and UNET Convolutional Neural Networks (CNNs) for Semantic Segmentation in Keras adopting a small custom dataset, quantize the floating point weights files to an 8-bit fixed point representation, and then deploy them on the Xilinx ZCU102 board using Vitis AI.</td>
  </tr>
  <tr>
  <td>
   <a href="https://github.com/Xilinx/Vitis-AI-Tutorials/tree/3.0/Tutorials/18-mpsocdpu-pre-post-pl-acc/README.md">Pre- and Post-processing Accelerators for Semantic Segmentation with Unet CNN on MPSoC DPU</a>
 </td>
 <td align="center">3.0</td>
 <td>A complete example of how using the <a href="https://github.com/Xilinx/Vitis-AI/tree/3.0/demo/Whole-App-Acceleration">WAA</a> flow targeting the MPSoC ZCU102 board.
</td>
 </tr>
</tbody>
</table>





</hr>
<p class="sphinxhide" align="center"><sup>Copyright&copy; 2023 Xilinx</sup></p>
