
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:25]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:76]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:6' bound to instance 'bounce' of component 'clock_enable' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:19]
INFO: [Synth 8-3491] module 'driver' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:24' bound to instance 'driver_seg' of component 'driver' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:115]
INFO: [Synth 8-638] synthesizing module 'driver' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:43]
	Parameter PERIOD bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:6' bound to instance 'clk_en0' of component 'clock_enable' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized1' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter PERIOD bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized1' (1#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/clock_enable.vhd:19]
	Parameter NBIT bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'simple_counter' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/simple_counter.vhd:7' bound to instance 'bin_cnt0' of component 'simple_counter' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:107]
INFO: [Synth 8-638] synthesizing module 'simple_counter' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/simple_counter.vhd:21]
	Parameter NBIT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'simple_counter' (2#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/simple_counter.vhd:21]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/bin2seg.vhd:6' bound to instance 'hex2seg' of component 'bin2seg' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/bin2seg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (3#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/bin2seg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'driver' (4#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/driver.vhd:43]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/debounce.vhd:34' bound to instance 'debouncerUP' of component 'debounce' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:139]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/debounce.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/debounce.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'debounce' (5#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/debounce.vhd:42]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/debounce.vhd:34' bound to instance 'debouncerDOWN' of component 'debounce' [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/247098/Documents/Display1/Display1.srcs/sources_1/new/display_top_level.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/247098/Documents/Display1/Display1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/247098/Documents/Display1/Display1.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/247098/Documents/Display1/Display1.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                released |                               00 |                               00
             pre_pressed |                               01 |                               11
                 pressed |                               10 |                               01
            pre_released |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input   16 Bit        Muxes := 1     
	  12 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 999.535 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.004 ; gain = 23.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   152|
|3     |LUT1   |    13|
|4     |LUT2   |   224|
|5     |LUT3   |   195|
|6     |LUT4   |   206|
|7     |LUT5   |    92|
|8     |LUT6   |   152|
|9     |FDRE   |    26|
|10    |FDSE   |     3|
|11    |IBUF   |    11|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1030.254 ; gain = 30.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1030.254 ; gain = 30.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1039.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.156 ; gain = 39.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/247098/Documents/Display1/Display1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 12:23:18 2024...
