
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1619 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Projects/Xilinx/Digital/pa.fromNetlist.tcl
# create_project -name Digital -dir "E:/Projects/Xilinx/Digital/planAhead_run_2" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/Projects/Xilinx/Digital/ODD_EVEN.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/Projects/Xilinx/Digital} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Couter_Task.ucf" [current_fileset -constrset]
Adding file 'E:/Projects/Xilinx/Digital/Couter_Task.ucf' to fileset 'constrs_1'
# add_files [list {Couter_Task.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ODD_EVEN.ngc ...
WARNING:NetListWriters:298 - No output is written to ODD_EVEN.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ODD_EVEN.edif ...
ngc2edif: Total memory usage is 4313828 kilobytes

Parsing EDIF File [./planAhead_run_2/Digital.data/cache/ODD_EVEN_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Digital.data/cache/ODD_EVEN_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [E:/Projects/Xilinx/Digital/Couter_Task.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CLOCK' [E:/Projects/Xilinx/Digital/Couter_Task.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'PS' [E:/Projects/Xilinx/Digital/Couter_Task.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'PS' [E:/Projects/Xilinx/Digital/Couter_Task.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CLOCK' [E:/Projects/Xilinx/Digital/Couter_Task.ucf:18]
Finished Parsing UCF File [E:/Projects/Xilinx/Digital/Couter_Task.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 585 instances were transformed.
  AND2 => LUT2: 4 instances
  NAND2 => LUT2: 232 instances
  NAND3 => LUT3: 232 instances
  OR2 => LUT2: 117 instances

Phase 0 | Netlist Checksum: 5e06c038
link_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 793.004 ; gain = 371.094
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Feb 05 15:54:30 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
