   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"dallas.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	delay_5us
  16              		.global	timm
  17              		.comm	dallas,32,4
  18              		.section	.text.dallas_init,"ax",%progbits
  19              		.align	1
  20              		.global	dallas_init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu softvfp
  26              	dallas_init:
  27              	.LFB63:
  28              		.file 1 "../system/src/drivers/dallas.c"
   1:../system/src/drivers/dallas.c **** /*
   2:../system/src/drivers/dallas.c ****  * dallas.c
   3:../system/src/drivers/dallas.c ****  *
   4:../system/src/drivers/dallas.c ****  *  Created on: 25.04.2017
   5:../system/src/drivers/dallas.c ****  *      Author: mateusz
   6:../system/src/drivers/dallas.c ****  */
   7:../system/src/drivers/dallas.c **** 
   8:../system/src/drivers/dallas.c **** #include "drivers/dallas.h"
   9:../system/src/drivers/dallas.c **** #include <stm32f10x.h>
  10:../system/src/drivers/dallas.c **** #include <stm32f10x_gpio.h>
  11:../system/src/drivers/dallas.c **** #include <string.h>
  12:../system/src/drivers/dallas.c **** 
  13:../system/src/drivers/dallas.c **** volatile int delay_5us = 0;
  14:../system/src/drivers/dallas.c **** volatile char timm = 0;
  15:../system/src/drivers/dallas.c **** 
  16:../system/src/drivers/dallas.c **** dallas_struct_t dallas;
  17:../system/src/drivers/dallas.c **** 
  18:../system/src/drivers/dallas.c **** void dallas_init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint16_t GPIO_PinSource, dallas_average_t*
  29              		.loc 1 18 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 82B0     		sub	sp, sp, #8
  43              		.cfi_def_cfa_offset 32
  44 0006 0746     		mov	r7, r0
  45 0008 0E46     		mov	r6, r1
  46 000a 1C46     		mov	r4, r3
  19:../system/src/drivers/dallas.c **** 
  20:../system/src/drivers/dallas.c **** 	GPIO_InitTypeDef GPIO_input;
  21:../system/src/drivers/dallas.c **** 	GPIO_InitTypeDef GPIO_output;
  22:../system/src/drivers/dallas.c **** 
  23:../system/src/drivers/dallas.c **** 	GPIO_output.GPIO_Mode = GPIO_Mode_Out_OD;
  47              		.loc 1 23 0
  48 000c 1423     		movs	r3, #20
  49              	.LVL1:
  50 000e 8DF80330 		strb	r3, [sp, #3]
  24:../system/src/drivers/dallas.c **** 	GPIO_output.GPIO_Pin = GPIO_Pin;
  51              		.loc 1 24 0
  52 0012 ADF80010 		strh	r1, [sp]	@ movhi
  25:../system/src/drivers/dallas.c **** 	GPIO_output.GPIO_Speed = GPIO_Speed_50MHz;
  53              		.loc 1 25 0
  54 0016 4FF00308 		mov	r8, #3
  55 001a 8DF80280 		strb	r8, [sp, #2]
  26:../system/src/drivers/dallas.c **** 	GPIO_Init(GPIOx, &GPIO_output);
  56              		.loc 1 26 0
  57 001e 6946     		mov	r1, sp
  58              	.LVL2:
  59 0020 FFF7FEFF 		bl	GPIO_Init
  60              	.LVL3:
  27:../system/src/drivers/dallas.c **** 	GPIO_SetBits(GPIOx, GPIO_Pin);
  61              		.loc 1 27 0
  62 0024 3146     		mov	r1, r6
  63 0026 3846     		mov	r0, r7
  64 0028 FFF7FEFF 		bl	GPIO_SetBits
  65              	.LVL4:
  28:../system/src/drivers/dallas.c **** 
  29:../system/src/drivers/dallas.c **** 	GPIO_input.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  66              		.loc 1 29 0
  67 002c 0423     		movs	r3, #4
  68 002e 8DF80730 		strb	r3, [sp, #7]
  30:../system/src/drivers/dallas.c **** 	GPIO_input.GPIO_Pin = GPIO_Pin << 1;
  69              		.loc 1 30 0
  70 0032 7500     		lsls	r5, r6, #1
  71 0034 ADB2     		uxth	r5, r5
  72 0036 ADF80450 		strh	r5, [sp, #4]	@ movhi
  31:../system/src/drivers/dallas.c **** 	GPIO_input.GPIO_Speed = GPIO_Speed_50MHz;
  73              		.loc 1 31 0
  74 003a 8DF80680 		strb	r8, [sp, #6]
  32:../system/src/drivers/dallas.c **** 	GPIO_Init(GPIOx, &GPIO_input);
  75              		.loc 1 32 0
  76 003e 0DEB0301 		add	r1, sp, r3
  77 0042 3846     		mov	r0, r7
  78 0044 FFF7FEFF 		bl	GPIO_Init
  79              	.LVL5:
  33:../system/src/drivers/dallas.c **** 
  34:../system/src/drivers/dallas.c **** 	dallas.GPIOx = GPIOx;
  80              		.loc 1 34 0
  81 0048 0A4B     		ldr	r3, .L5
  82 004a 1F60     		str	r7, [r3]
  35:../system/src/drivers/dallas.c **** 	dallas.GPIO_Pin = GPIO_Pin;
  83              		.loc 1 35 0
  84 004c 9E80     		strh	r6, [r3, #4]	@ movhi
  36:../system/src/drivers/dallas.c **** 	dallas.GPIO_Pin_input = GPIO_Pin << 1;
  85              		.loc 1 36 0
  86 004e DD80     		strh	r5, [r3, #6]	@ movhi
  87              	.LVL6:
  88              	.LBB18:
  37:../system/src/drivers/dallas.c **** 
  38:../system/src/drivers/dallas.c **** 	for (int i = 0; i < DALLAS_AVERAGE_LN; i++) {
  89              		.loc 1 38 0
  90 0050 0023     		movs	r3, #0
  91 0052 04E0     		b	.L2
  92              	.LVL7:
  93              	.L3:
  39:../system/src/drivers/dallas.c **** 		average->values[i] = DALLAS_INIT_VALUE;
  94              		.loc 1 39 0 discriminator 3
  95 0054 4FF04342 		mov	r2, #-1023410176
  96 0058 44F82320 		str	r2, [r4, r3, lsl #2]	@ float
  38:../system/src/drivers/dallas.c **** 		average->values[i] = DALLAS_INIT_VALUE;
  97              		.loc 1 38 0 discriminator 3
  98 005c 0133     		adds	r3, r3, #1
  99              	.LVL8:
 100              	.L2:
  38:../system/src/drivers/dallas.c **** 		average->values[i] = DALLAS_INIT_VALUE;
 101              		.loc 1 38 0 is_stmt 0 discriminator 1
 102 005e 082B     		cmp	r3, #8
 103 0060 F8DD     		ble	.L3
 104              	.LBE18:
  40:../system/src/drivers/dallas.c **** 	}
  41:../system/src/drivers/dallas.c **** 	average->current = average->values;
 105              		.loc 1 41 0 is_stmt 1
 106 0062 E462     		str	r4, [r4, #44]
  42:../system/src/drivers/dallas.c **** 	average->begin = average->values;
 107              		.loc 1 42 0
 108 0064 6462     		str	r4, [r4, #36]
  43:../system/src/drivers/dallas.c **** 	average->end = average->values + DALLAS_AVERAGE_LN - 1;
 109              		.loc 1 43 0
 110 0066 04F12003 		add	r3, r4, #32
 111              	.LVL9:
 112 006a A362     		str	r3, [r4, #40]
  44:../system/src/drivers/dallas.c **** }
 113              		.loc 1 44 0
 114 006c 02B0     		add	sp, sp, #8
 115              		.cfi_def_cfa_offset 24
 116              		@ sp needed
 117 006e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 118              	.LVL10:
 119              	.L6:
 120 0072 00BF     		.align	2
 121              	.L5:
 122 0074 00000000 		.word	dallas
 123              		.cfi_endproc
 124              	.LFE63:
 126              		.section	.text.dallas_config_timer,"ax",%progbits
 127              		.align	1
 128              		.global	dallas_config_timer
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 132              		.fpu softvfp
 134              	dallas_config_timer:
 135              	.LFB64:
  45:../system/src/drivers/dallas.c **** 
  46:../system/src/drivers/dallas.c **** void dallas_config_timer(void) {
 136              		.loc 1 46 0
 137              		.cfi_startproc
 138              		@ args = 0, pretend = 0, frame = 0
 139              		@ frame_needed = 0, uses_anonymous_args = 0
 140              		@ link register save eliminated.
 141              	.LVL11:
 142              	.LBB19:
 143              	.LBB20:
 144              		.file 2 "../system/include/cmsis/core_cm3.h"
   1:../system/include/cmsis/core_cm3.h **** /**************************************************************************//**
   2:../system/include/cmsis/core_cm3.h ****  * @file     core_cm3.h
   3:../system/include/cmsis/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/core_cm3.h ****  * @version  V4.30
   5:../system/include/cmsis/core_cm3.h ****  * @date     20. October 2015
   6:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
   7:../system/include/cmsis/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../system/include/cmsis/core_cm3.h **** 
   9:../system/include/cmsis/core_cm3.h ****    All rights reserved.
  10:../system/include/cmsis/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:../system/include/cmsis/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:../system/include/cmsis/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:../system/include/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:../system/include/cmsis/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../system/include/cmsis/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:../system/include/cmsis/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:../system/include/cmsis/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../system/include/cmsis/core_cm3.h ****      to endorse or promote products derived from this software without
  19:../system/include/cmsis/core_cm3.h ****      specific prior written permission.
  20:../system/include/cmsis/core_cm3.h ****    *
  21:../system/include/cmsis/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../system/include/cmsis/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../system/include/cmsis/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../system/include/cmsis/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../system/include/cmsis/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../system/include/cmsis/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../system/include/cmsis/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../system/include/cmsis/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../system/include/cmsis/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../system/include/cmsis/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../system/include/cmsis/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../system/include/cmsis/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:../system/include/cmsis/core_cm3.h **** 
  34:../system/include/cmsis/core_cm3.h **** 
  35:../system/include/cmsis/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:../system/include/cmsis/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../system/include/cmsis/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../system/include/cmsis/core_cm3.h **** #endif
  40:../system/include/cmsis/core_cm3.h **** 
  41:../system/include/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:../system/include/cmsis/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:../system/include/cmsis/core_cm3.h **** 
  44:../system/include/cmsis/core_cm3.h **** // [ILG]
  45:../system/include/cmsis/core_cm3.h **** #if defined ( __GNUC__ )
  46:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic push
  47:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  48:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wconversion"
  49:../system/include/cmsis/core_cm3.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  50:../system/include/cmsis/core_cm3.h **** #endif
  51:../system/include/cmsis/core_cm3.h **** 
  52:../system/include/cmsis/core_cm3.h **** #include <stdint.h>
  53:../system/include/cmsis/core_cm3.h **** 
  54:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
  55:../system/include/cmsis/core_cm3.h ****  extern "C" {
  56:../system/include/cmsis/core_cm3.h **** #endif
  57:../system/include/cmsis/core_cm3.h **** 
  58:../system/include/cmsis/core_cm3.h **** /**
  59:../system/include/cmsis/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  60:../system/include/cmsis/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  61:../system/include/cmsis/core_cm3.h **** 
  62:../system/include/cmsis/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  63:../system/include/cmsis/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  64:../system/include/cmsis/core_cm3.h **** 
  65:../system/include/cmsis/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  66:../system/include/cmsis/core_cm3.h ****      Unions are used for effective representation of core registers.
  67:../system/include/cmsis/core_cm3.h **** 
  68:../system/include/cmsis/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  69:../system/include/cmsis/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  70:../system/include/cmsis/core_cm3.h ****  */
  71:../system/include/cmsis/core_cm3.h **** 
  72:../system/include/cmsis/core_cm3.h **** 
  73:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
  74:../system/include/cmsis/core_cm3.h ****  *                 CMSIS definitions
  75:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
  76:../system/include/cmsis/core_cm3.h **** /**
  77:../system/include/cmsis/core_cm3.h ****   \ingroup Cortex_M3
  78:../system/include/cmsis/core_cm3.h ****   @{
  79:../system/include/cmsis/core_cm3.h ****  */
  80:../system/include/cmsis/core_cm3.h **** 
  81:../system/include/cmsis/core_cm3.h **** /*  CMSIS CM3 definitions */
  82:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  83:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  84:../system/include/cmsis/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  85:../system/include/cmsis/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  86:../system/include/cmsis/core_cm3.h **** 
  87:../system/include/cmsis/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  88:../system/include/cmsis/core_cm3.h **** 
  89:../system/include/cmsis/core_cm3.h **** 
  90:../system/include/cmsis/core_cm3.h **** #if   defined ( __CC_ARM )
  91:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  92:../system/include/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  93:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  94:../system/include/cmsis/core_cm3.h **** 
  95:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  96:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  97:../system/include/cmsis/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  98:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  99:../system/include/cmsis/core_cm3.h **** 
 100:../system/include/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 102:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 103:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 104:../system/include/cmsis/core_cm3.h **** 
 105:../system/include/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 106:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
 107:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 108:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 109:../system/include/cmsis/core_cm3.h **** 
 110:../system/include/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 111:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 112:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 113:../system/include/cmsis/core_cm3.h **** 
 114:../system/include/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 115:../system/include/cmsis/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 116:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 117:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 118:../system/include/cmsis/core_cm3.h **** 
 119:../system/include/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 120:../system/include/cmsis/core_cm3.h ****   #define __packed
 121:../system/include/cmsis/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 122:../system/include/cmsis/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 123:../system/include/cmsis/core_cm3.h ****   #define __STATIC_INLINE  static inline
 124:../system/include/cmsis/core_cm3.h **** 
 125:../system/include/cmsis/core_cm3.h **** #else
 126:../system/include/cmsis/core_cm3.h ****   #error Unknown compiler
 127:../system/include/cmsis/core_cm3.h **** #endif
 128:../system/include/cmsis/core_cm3.h **** 
 129:../system/include/cmsis/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 130:../system/include/cmsis/core_cm3.h ****     This core does not support an FPU at all
 131:../system/include/cmsis/core_cm3.h **** */
 132:../system/include/cmsis/core_cm3.h **** #define __FPU_USED       0U
 133:../system/include/cmsis/core_cm3.h **** 
 134:../system/include/cmsis/core_cm3.h **** #if defined ( __CC_ARM )
 135:../system/include/cmsis/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 136:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 137:../system/include/cmsis/core_cm3.h ****   #endif
 138:../system/include/cmsis/core_cm3.h **** 
 139:../system/include/cmsis/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 140:../system/include/cmsis/core_cm3.h ****   #if defined __ARM_PCS_VFP
 141:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 142:../system/include/cmsis/core_cm3.h ****   #endif
 143:../system/include/cmsis/core_cm3.h **** 
 144:../system/include/cmsis/core_cm3.h **** #elif defined ( __GNUC__ )
 145:../system/include/cmsis/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 146:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 147:../system/include/cmsis/core_cm3.h ****   #endif
 148:../system/include/cmsis/core_cm3.h **** 
 149:../system/include/cmsis/core_cm3.h **** #elif defined ( __ICCARM__ )
 150:../system/include/cmsis/core_cm3.h ****   #if defined __ARMVFP__
 151:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 152:../system/include/cmsis/core_cm3.h ****   #endif
 153:../system/include/cmsis/core_cm3.h **** 
 154:../system/include/cmsis/core_cm3.h **** #elif defined ( __TMS470__ )
 155:../system/include/cmsis/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 156:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 157:../system/include/cmsis/core_cm3.h ****   #endif
 158:../system/include/cmsis/core_cm3.h **** 
 159:../system/include/cmsis/core_cm3.h **** #elif defined ( __TASKING__ )
 160:../system/include/cmsis/core_cm3.h ****   #if defined __FPU_VFP__
 161:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 162:../system/include/cmsis/core_cm3.h ****   #endif
 163:../system/include/cmsis/core_cm3.h **** 
 164:../system/include/cmsis/core_cm3.h **** #elif defined ( __CSMC__ )
 165:../system/include/cmsis/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 166:../system/include/cmsis/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 167:../system/include/cmsis/core_cm3.h ****   #endif
 168:../system/include/cmsis/core_cm3.h **** 
 169:../system/include/cmsis/core_cm3.h **** #endif
 170:../system/include/cmsis/core_cm3.h **** 
 171:../system/include/cmsis/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 172:../system/include/cmsis/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 173:../system/include/cmsis/core_cm3.h **** 
 174:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 175:../system/include/cmsis/core_cm3.h **** }
 176:../system/include/cmsis/core_cm3.h **** #endif
 177:../system/include/cmsis/core_cm3.h **** 
 178:../system/include/cmsis/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 179:../system/include/cmsis/core_cm3.h **** 
 180:../system/include/cmsis/core_cm3.h **** #ifndef __CMSIS_GENERIC
 181:../system/include/cmsis/core_cm3.h **** 
 182:../system/include/cmsis/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 183:../system/include/cmsis/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 184:../system/include/cmsis/core_cm3.h **** 
 185:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 186:../system/include/cmsis/core_cm3.h ****  extern "C" {
 187:../system/include/cmsis/core_cm3.h **** #endif
 188:../system/include/cmsis/core_cm3.h **** 
 189:../system/include/cmsis/core_cm3.h **** /* check device defines and use defaults */
 190:../system/include/cmsis/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 191:../system/include/cmsis/core_cm3.h ****   #ifndef __CM3_REV
 192:../system/include/cmsis/core_cm3.h ****     #define __CM3_REV               0x0200U
 193:../system/include/cmsis/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 194:../system/include/cmsis/core_cm3.h ****   #endif
 195:../system/include/cmsis/core_cm3.h **** 
 196:../system/include/cmsis/core_cm3.h ****   #ifndef __MPU_PRESENT
 197:../system/include/cmsis/core_cm3.h ****     #define __MPU_PRESENT             0U
 198:../system/include/cmsis/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 199:../system/include/cmsis/core_cm3.h ****   #endif
 200:../system/include/cmsis/core_cm3.h **** 
 201:../system/include/cmsis/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 202:../system/include/cmsis/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 203:../system/include/cmsis/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 204:../system/include/cmsis/core_cm3.h ****   #endif
 205:../system/include/cmsis/core_cm3.h **** 
 206:../system/include/cmsis/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 207:../system/include/cmsis/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 208:../system/include/cmsis/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 209:../system/include/cmsis/core_cm3.h ****   #endif
 210:../system/include/cmsis/core_cm3.h **** #endif
 211:../system/include/cmsis/core_cm3.h **** 
 212:../system/include/cmsis/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 213:../system/include/cmsis/core_cm3.h **** /**
 214:../system/include/cmsis/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 215:../system/include/cmsis/core_cm3.h **** 
 216:../system/include/cmsis/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 217:../system/include/cmsis/core_cm3.h ****     \li to specify the access to peripheral variables.
 218:../system/include/cmsis/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 219:../system/include/cmsis/core_cm3.h **** */
 220:../system/include/cmsis/core_cm3.h **** #ifdef __cplusplus
 221:../system/include/cmsis/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 222:../system/include/cmsis/core_cm3.h **** #else
 223:../system/include/cmsis/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 224:../system/include/cmsis/core_cm3.h **** #endif
 225:../system/include/cmsis/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 226:../system/include/cmsis/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 227:../system/include/cmsis/core_cm3.h **** 
 228:../system/include/cmsis/core_cm3.h **** /* following defines should be used for structure members */
 229:../system/include/cmsis/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 230:../system/include/cmsis/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 231:../system/include/cmsis/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 232:../system/include/cmsis/core_cm3.h **** 
 233:../system/include/cmsis/core_cm3.h **** /*@} end of group Cortex_M3 */
 234:../system/include/cmsis/core_cm3.h **** 
 235:../system/include/cmsis/core_cm3.h **** 
 236:../system/include/cmsis/core_cm3.h **** 
 237:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
 238:../system/include/cmsis/core_cm3.h ****  *                 Register Abstraction
 239:../system/include/cmsis/core_cm3.h ****   Core Register contain:
 240:../system/include/cmsis/core_cm3.h ****   - Core Register
 241:../system/include/cmsis/core_cm3.h ****   - Core NVIC Register
 242:../system/include/cmsis/core_cm3.h ****   - Core SCB Register
 243:../system/include/cmsis/core_cm3.h ****   - Core SysTick Register
 244:../system/include/cmsis/core_cm3.h ****   - Core Debug Register
 245:../system/include/cmsis/core_cm3.h ****   - Core MPU Register
 246:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
 247:../system/include/cmsis/core_cm3.h **** /**
 248:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 249:../system/include/cmsis/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 250:../system/include/cmsis/core_cm3.h **** */
 251:../system/include/cmsis/core_cm3.h **** 
 252:../system/include/cmsis/core_cm3.h **** /**
 253:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 254:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 255:../system/include/cmsis/core_cm3.h ****   \brief      Core Register type definitions.
 256:../system/include/cmsis/core_cm3.h ****   @{
 257:../system/include/cmsis/core_cm3.h ****  */
 258:../system/include/cmsis/core_cm3.h **** 
 259:../system/include/cmsis/core_cm3.h **** /**
 260:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 261:../system/include/cmsis/core_cm3.h ****  */
 262:../system/include/cmsis/core_cm3.h **** typedef union
 263:../system/include/cmsis/core_cm3.h **** {
 264:../system/include/cmsis/core_cm3.h ****   struct
 265:../system/include/cmsis/core_cm3.h ****   {
 266:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 267:../system/include/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 268:../system/include/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 269:../system/include/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 270:../system/include/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 271:../system/include/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 272:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 273:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 274:../system/include/cmsis/core_cm3.h **** } APSR_Type;
 275:../system/include/cmsis/core_cm3.h **** 
 276:../system/include/cmsis/core_cm3.h **** /* APSR Register Definitions */
 277:../system/include/cmsis/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 278:../system/include/cmsis/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 279:../system/include/cmsis/core_cm3.h **** 
 280:../system/include/cmsis/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 281:../system/include/cmsis/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 282:../system/include/cmsis/core_cm3.h **** 
 283:../system/include/cmsis/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 284:../system/include/cmsis/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 285:../system/include/cmsis/core_cm3.h **** 
 286:../system/include/cmsis/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 287:../system/include/cmsis/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 288:../system/include/cmsis/core_cm3.h **** 
 289:../system/include/cmsis/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 290:../system/include/cmsis/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 291:../system/include/cmsis/core_cm3.h **** 
 292:../system/include/cmsis/core_cm3.h **** 
 293:../system/include/cmsis/core_cm3.h **** /**
 294:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:../system/include/cmsis/core_cm3.h ****  */
 296:../system/include/cmsis/core_cm3.h **** typedef union
 297:../system/include/cmsis/core_cm3.h **** {
 298:../system/include/cmsis/core_cm3.h ****   struct
 299:../system/include/cmsis/core_cm3.h ****   {
 300:../system/include/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 303:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:../system/include/cmsis/core_cm3.h **** } IPSR_Type;
 305:../system/include/cmsis/core_cm3.h **** 
 306:../system/include/cmsis/core_cm3.h **** /* IPSR Register Definitions */
 307:../system/include/cmsis/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:../system/include/cmsis/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:../system/include/cmsis/core_cm3.h **** 
 310:../system/include/cmsis/core_cm3.h **** 
 311:../system/include/cmsis/core_cm3.h **** /**
 312:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:../system/include/cmsis/core_cm3.h ****  */
 314:../system/include/cmsis/core_cm3.h **** typedef union
 315:../system/include/cmsis/core_cm3.h **** {
 316:../system/include/cmsis/core_cm3.h ****   struct
 317:../system/include/cmsis/core_cm3.h ****   {
 318:../system/include/cmsis/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 320:../system/include/cmsis/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 321:../system/include/cmsis/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 322:../system/include/cmsis/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 323:../system/include/cmsis/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 324:../system/include/cmsis/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 325:../system/include/cmsis/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 326:../system/include/cmsis/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 327:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 328:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 329:../system/include/cmsis/core_cm3.h **** } xPSR_Type;
 330:../system/include/cmsis/core_cm3.h **** 
 331:../system/include/cmsis/core_cm3.h **** /* xPSR Register Definitions */
 332:../system/include/cmsis/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 333:../system/include/cmsis/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 334:../system/include/cmsis/core_cm3.h **** 
 335:../system/include/cmsis/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 336:../system/include/cmsis/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 337:../system/include/cmsis/core_cm3.h **** 
 338:../system/include/cmsis/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 339:../system/include/cmsis/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 340:../system/include/cmsis/core_cm3.h **** 
 341:../system/include/cmsis/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 342:../system/include/cmsis/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 343:../system/include/cmsis/core_cm3.h **** 
 344:../system/include/cmsis/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 345:../system/include/cmsis/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 346:../system/include/cmsis/core_cm3.h **** 
 347:../system/include/cmsis/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 348:../system/include/cmsis/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 349:../system/include/cmsis/core_cm3.h **** 
 350:../system/include/cmsis/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 351:../system/include/cmsis/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 352:../system/include/cmsis/core_cm3.h **** 
 353:../system/include/cmsis/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 354:../system/include/cmsis/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 355:../system/include/cmsis/core_cm3.h **** 
 356:../system/include/cmsis/core_cm3.h **** 
 357:../system/include/cmsis/core_cm3.h **** /**
 358:../system/include/cmsis/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 359:../system/include/cmsis/core_cm3.h ****  */
 360:../system/include/cmsis/core_cm3.h **** typedef union
 361:../system/include/cmsis/core_cm3.h **** {
 362:../system/include/cmsis/core_cm3.h ****   struct
 363:../system/include/cmsis/core_cm3.h ****   {
 364:../system/include/cmsis/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 365:../system/include/cmsis/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 366:../system/include/cmsis/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 367:../system/include/cmsis/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 368:../system/include/cmsis/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 369:../system/include/cmsis/core_cm3.h **** } CONTROL_Type;
 370:../system/include/cmsis/core_cm3.h **** 
 371:../system/include/cmsis/core_cm3.h **** /* CONTROL Register Definitions */
 372:../system/include/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 373:../system/include/cmsis/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 374:../system/include/cmsis/core_cm3.h **** 
 375:../system/include/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 376:../system/include/cmsis/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 377:../system/include/cmsis/core_cm3.h **** 
 378:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_CORE */
 379:../system/include/cmsis/core_cm3.h **** 
 380:../system/include/cmsis/core_cm3.h **** 
 381:../system/include/cmsis/core_cm3.h **** /**
 382:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
 383:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 384:../system/include/cmsis/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 385:../system/include/cmsis/core_cm3.h ****   @{
 386:../system/include/cmsis/core_cm3.h ****  */
 387:../system/include/cmsis/core_cm3.h **** 
 388:../system/include/cmsis/core_cm3.h **** /**
 389:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 390:../system/include/cmsis/core_cm3.h ****  */
 391:../system/include/cmsis/core_cm3.h **** typedef struct
 392:../system/include/cmsis/core_cm3.h **** {
 393:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 394:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[24U];
 395:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 396:../system/include/cmsis/core_cm3.h ****         uint32_t RSERVED1[24U];
 397:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 398:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[24U];
 399:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 400:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[24U];
 401:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 402:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[56U];
 403:../system/include/cmsis/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 404:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[644U];
 405:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 406:../system/include/cmsis/core_cm3.h **** }  NVIC_Type;
 407:../system/include/cmsis/core_cm3.h **** 
 408:../system/include/cmsis/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 409:../system/include/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 410:../system/include/cmsis/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 411:../system/include/cmsis/core_cm3.h **** 
 412:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 413:../system/include/cmsis/core_cm3.h **** 
 414:../system/include/cmsis/core_cm3.h **** 
 415:../system/include/cmsis/core_cm3.h **** /**
 416:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 417:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 418:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 419:../system/include/cmsis/core_cm3.h ****   @{
 420:../system/include/cmsis/core_cm3.h ****  */
 421:../system/include/cmsis/core_cm3.h **** 
 422:../system/include/cmsis/core_cm3.h **** /**
 423:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 424:../system/include/cmsis/core_cm3.h ****  */
 425:../system/include/cmsis/core_cm3.h **** typedef struct
 426:../system/include/cmsis/core_cm3.h **** {
 427:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 428:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 429:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 430:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 431:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 432:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 433:../system/include/cmsis/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 434:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 435:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 436:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 437:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 438:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 439:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 440:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 441:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 442:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 443:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 444:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 445:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 446:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[5U];
 447:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 448:../system/include/cmsis/core_cm3.h **** } SCB_Type;
 449:../system/include/cmsis/core_cm3.h **** 
 450:../system/include/cmsis/core_cm3.h **** /* SCB CPUID Register Definitions */
 451:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 452:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 453:../system/include/cmsis/core_cm3.h **** 
 454:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 455:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 456:../system/include/cmsis/core_cm3.h **** 
 457:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 458:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 459:../system/include/cmsis/core_cm3.h **** 
 460:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 461:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 462:../system/include/cmsis/core_cm3.h **** 
 463:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 464:../system/include/cmsis/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 465:../system/include/cmsis/core_cm3.h **** 
 466:../system/include/cmsis/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 467:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 468:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 469:../system/include/cmsis/core_cm3.h **** 
 470:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 471:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 472:../system/include/cmsis/core_cm3.h **** 
 473:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 474:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 475:../system/include/cmsis/core_cm3.h **** 
 476:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 477:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 478:../system/include/cmsis/core_cm3.h **** 
 479:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 480:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 481:../system/include/cmsis/core_cm3.h **** 
 482:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 483:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 484:../system/include/cmsis/core_cm3.h **** 
 485:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 486:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 487:../system/include/cmsis/core_cm3.h **** 
 488:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 489:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 490:../system/include/cmsis/core_cm3.h **** 
 491:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 492:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 493:../system/include/cmsis/core_cm3.h **** 
 494:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 495:../system/include/cmsis/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 496:../system/include/cmsis/core_cm3.h **** 
 497:../system/include/cmsis/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 498:../system/include/cmsis/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 499:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 500:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 501:../system/include/cmsis/core_cm3.h **** 
 502:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 503:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 504:../system/include/cmsis/core_cm3.h **** #else
 505:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 506:../system/include/cmsis/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 507:../system/include/cmsis/core_cm3.h **** #endif
 508:../system/include/cmsis/core_cm3.h **** 
 509:../system/include/cmsis/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 510:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 511:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 512:../system/include/cmsis/core_cm3.h **** 
 513:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 514:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 515:../system/include/cmsis/core_cm3.h **** 
 516:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 517:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 518:../system/include/cmsis/core_cm3.h **** 
 519:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 520:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 521:../system/include/cmsis/core_cm3.h **** 
 522:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 523:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 524:../system/include/cmsis/core_cm3.h **** 
 525:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 526:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 527:../system/include/cmsis/core_cm3.h **** 
 528:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 529:../system/include/cmsis/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 530:../system/include/cmsis/core_cm3.h **** 
 531:../system/include/cmsis/core_cm3.h **** /* SCB System Control Register Definitions */
 532:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 533:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 534:../system/include/cmsis/core_cm3.h **** 
 535:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 536:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 537:../system/include/cmsis/core_cm3.h **** 
 538:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 539:../system/include/cmsis/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 540:../system/include/cmsis/core_cm3.h **** 
 541:../system/include/cmsis/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 542:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 543:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 544:../system/include/cmsis/core_cm3.h **** 
 545:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 546:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 547:../system/include/cmsis/core_cm3.h **** 
 548:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 549:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 550:../system/include/cmsis/core_cm3.h **** 
 551:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 552:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 553:../system/include/cmsis/core_cm3.h **** 
 554:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 555:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 556:../system/include/cmsis/core_cm3.h **** 
 557:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 558:../system/include/cmsis/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 559:../system/include/cmsis/core_cm3.h **** 
 560:../system/include/cmsis/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 561:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 562:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 563:../system/include/cmsis/core_cm3.h **** 
 564:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 565:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 566:../system/include/cmsis/core_cm3.h **** 
 567:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 568:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 569:../system/include/cmsis/core_cm3.h **** 
 570:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 571:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 572:../system/include/cmsis/core_cm3.h **** 
 573:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 574:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 575:../system/include/cmsis/core_cm3.h **** 
 576:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 577:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 578:../system/include/cmsis/core_cm3.h **** 
 579:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 580:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 581:../system/include/cmsis/core_cm3.h **** 
 582:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 583:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 584:../system/include/cmsis/core_cm3.h **** 
 585:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 586:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 587:../system/include/cmsis/core_cm3.h **** 
 588:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 589:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 590:../system/include/cmsis/core_cm3.h **** 
 591:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 592:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 593:../system/include/cmsis/core_cm3.h **** 
 594:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 595:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 596:../system/include/cmsis/core_cm3.h **** 
 597:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 598:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 599:../system/include/cmsis/core_cm3.h **** 
 600:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 601:../system/include/cmsis/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 602:../system/include/cmsis/core_cm3.h **** 
 603:../system/include/cmsis/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 604:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 605:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 606:../system/include/cmsis/core_cm3.h **** 
 607:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 608:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 609:../system/include/cmsis/core_cm3.h **** 
 610:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 611:../system/include/cmsis/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 612:../system/include/cmsis/core_cm3.h **** 
 613:../system/include/cmsis/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 614:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 615:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 616:../system/include/cmsis/core_cm3.h **** 
 617:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 618:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 619:../system/include/cmsis/core_cm3.h **** 
 620:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 621:../system/include/cmsis/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 622:../system/include/cmsis/core_cm3.h **** 
 623:../system/include/cmsis/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 624:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 625:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 626:../system/include/cmsis/core_cm3.h **** 
 627:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 628:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 629:../system/include/cmsis/core_cm3.h **** 
 630:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 631:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 632:../system/include/cmsis/core_cm3.h **** 
 633:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 634:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 635:../system/include/cmsis/core_cm3.h **** 
 636:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 637:../system/include/cmsis/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 638:../system/include/cmsis/core_cm3.h **** 
 639:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCB */
 640:../system/include/cmsis/core_cm3.h **** 
 641:../system/include/cmsis/core_cm3.h **** 
 642:../system/include/cmsis/core_cm3.h **** /**
 643:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 644:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 645:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 646:../system/include/cmsis/core_cm3.h ****   @{
 647:../system/include/cmsis/core_cm3.h ****  */
 648:../system/include/cmsis/core_cm3.h **** 
 649:../system/include/cmsis/core_cm3.h **** /**
 650:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 651:../system/include/cmsis/core_cm3.h ****  */
 652:../system/include/cmsis/core_cm3.h **** typedef struct
 653:../system/include/cmsis/core_cm3.h **** {
 654:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 655:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 656:../system/include/cmsis/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 657:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 658:../system/include/cmsis/core_cm3.h **** #else
 659:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 660:../system/include/cmsis/core_cm3.h **** #endif
 661:../system/include/cmsis/core_cm3.h **** } SCnSCB_Type;
 662:../system/include/cmsis/core_cm3.h **** 
 663:../system/include/cmsis/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 664:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 665:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 666:../system/include/cmsis/core_cm3.h **** 
 667:../system/include/cmsis/core_cm3.h **** /* Auxiliary Control Register Definitions */
 668:../system/include/cmsis/core_cm3.h **** 
 669:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 670:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 671:../system/include/cmsis/core_cm3.h **** 
 672:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 673:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 674:../system/include/cmsis/core_cm3.h **** 
 675:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 676:../system/include/cmsis/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 677:../system/include/cmsis/core_cm3.h **** 
 678:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 679:../system/include/cmsis/core_cm3.h **** 
 680:../system/include/cmsis/core_cm3.h **** 
 681:../system/include/cmsis/core_cm3.h **** /**
 682:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 683:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 684:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 685:../system/include/cmsis/core_cm3.h ****   @{
 686:../system/include/cmsis/core_cm3.h ****  */
 687:../system/include/cmsis/core_cm3.h **** 
 688:../system/include/cmsis/core_cm3.h **** /**
 689:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 690:../system/include/cmsis/core_cm3.h ****  */
 691:../system/include/cmsis/core_cm3.h **** typedef struct
 692:../system/include/cmsis/core_cm3.h **** {
 693:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 694:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 695:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 696:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 697:../system/include/cmsis/core_cm3.h **** } SysTick_Type;
 698:../system/include/cmsis/core_cm3.h **** 
 699:../system/include/cmsis/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 700:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 701:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 702:../system/include/cmsis/core_cm3.h **** 
 703:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 704:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 705:../system/include/cmsis/core_cm3.h **** 
 706:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 707:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 708:../system/include/cmsis/core_cm3.h **** 
 709:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 710:../system/include/cmsis/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 711:../system/include/cmsis/core_cm3.h **** 
 712:../system/include/cmsis/core_cm3.h **** /* SysTick Reload Register Definitions */
 713:../system/include/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 714:../system/include/cmsis/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 715:../system/include/cmsis/core_cm3.h **** 
 716:../system/include/cmsis/core_cm3.h **** /* SysTick Current Register Definitions */
 717:../system/include/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 718:../system/include/cmsis/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 719:../system/include/cmsis/core_cm3.h **** 
 720:../system/include/cmsis/core_cm3.h **** /* SysTick Calibration Register Definitions */
 721:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 722:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 723:../system/include/cmsis/core_cm3.h **** 
 724:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 725:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 726:../system/include/cmsis/core_cm3.h **** 
 727:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 728:../system/include/cmsis/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 729:../system/include/cmsis/core_cm3.h **** 
 730:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 731:../system/include/cmsis/core_cm3.h **** 
 732:../system/include/cmsis/core_cm3.h **** 
 733:../system/include/cmsis/core_cm3.h **** /**
 734:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 735:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 736:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 737:../system/include/cmsis/core_cm3.h ****   @{
 738:../system/include/cmsis/core_cm3.h ****  */
 739:../system/include/cmsis/core_cm3.h **** 
 740:../system/include/cmsis/core_cm3.h **** /**
 741:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 742:../system/include/cmsis/core_cm3.h ****  */
 743:../system/include/cmsis/core_cm3.h **** typedef struct
 744:../system/include/cmsis/core_cm3.h **** {
 745:../system/include/cmsis/core_cm3.h ****   __OM  union
 746:../system/include/cmsis/core_cm3.h ****   {
 747:../system/include/cmsis/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 748:../system/include/cmsis/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 749:../system/include/cmsis/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 750:../system/include/cmsis/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 751:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[864U];
 752:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 753:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[15U];
 754:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 755:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[15U];
 756:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 757:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[29U];
 758:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 759:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 760:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 761:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[43U];
 762:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 763:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 764:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[6U];
 765:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 766:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 767:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 768:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 769:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 770:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 771:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 772:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 773:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 774:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 775:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 776:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 777:../system/include/cmsis/core_cm3.h **** } ITM_Type;
 778:../system/include/cmsis/core_cm3.h **** 
 779:../system/include/cmsis/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 780:../system/include/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 781:../system/include/cmsis/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 782:../system/include/cmsis/core_cm3.h **** 
 783:../system/include/cmsis/core_cm3.h **** /* ITM Trace Control Register Definitions */
 784:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 785:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 786:../system/include/cmsis/core_cm3.h **** 
 787:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 788:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 789:../system/include/cmsis/core_cm3.h **** 
 790:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 791:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 792:../system/include/cmsis/core_cm3.h **** 
 793:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 794:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 795:../system/include/cmsis/core_cm3.h **** 
 796:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 797:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 798:../system/include/cmsis/core_cm3.h **** 
 799:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 800:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 801:../system/include/cmsis/core_cm3.h **** 
 802:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 803:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 804:../system/include/cmsis/core_cm3.h **** 
 805:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 806:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 807:../system/include/cmsis/core_cm3.h **** 
 808:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 809:../system/include/cmsis/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 810:../system/include/cmsis/core_cm3.h **** 
 811:../system/include/cmsis/core_cm3.h **** /* ITM Integration Write Register Definitions */
 812:../system/include/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 813:../system/include/cmsis/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 814:../system/include/cmsis/core_cm3.h **** 
 815:../system/include/cmsis/core_cm3.h **** /* ITM Integration Read Register Definitions */
 816:../system/include/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 817:../system/include/cmsis/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 818:../system/include/cmsis/core_cm3.h **** 
 819:../system/include/cmsis/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 820:../system/include/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 821:../system/include/cmsis/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 822:../system/include/cmsis/core_cm3.h **** 
 823:../system/include/cmsis/core_cm3.h **** /* ITM Lock Status Register Definitions */
 824:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 825:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 826:../system/include/cmsis/core_cm3.h **** 
 827:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 828:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 829:../system/include/cmsis/core_cm3.h **** 
 830:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 831:../system/include/cmsis/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 832:../system/include/cmsis/core_cm3.h **** 
 833:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 834:../system/include/cmsis/core_cm3.h **** 
 835:../system/include/cmsis/core_cm3.h **** 
 836:../system/include/cmsis/core_cm3.h **** /**
 837:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 838:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 839:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 840:../system/include/cmsis/core_cm3.h ****   @{
 841:../system/include/cmsis/core_cm3.h ****  */
 842:../system/include/cmsis/core_cm3.h **** 
 843:../system/include/cmsis/core_cm3.h **** /**
 844:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 845:../system/include/cmsis/core_cm3.h ****  */
 846:../system/include/cmsis/core_cm3.h **** typedef struct
 847:../system/include/cmsis/core_cm3.h **** {
 848:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 849:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 850:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 851:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 852:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 853:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 854:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 855:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 856:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 857:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 858:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 859:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[1U];
 860:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 861:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 862:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 863:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[1U];
 864:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 865:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 866:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 867:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[1U];
 868:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 869:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 870:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 871:../system/include/cmsis/core_cm3.h **** } DWT_Type;
 872:../system/include/cmsis/core_cm3.h **** 
 873:../system/include/cmsis/core_cm3.h **** /* DWT Control Register Definitions */
 874:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 875:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 876:../system/include/cmsis/core_cm3.h **** 
 877:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 878:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 879:../system/include/cmsis/core_cm3.h **** 
 880:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 881:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 882:../system/include/cmsis/core_cm3.h **** 
 883:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 884:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 885:../system/include/cmsis/core_cm3.h **** 
 886:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 887:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 888:../system/include/cmsis/core_cm3.h **** 
 889:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 890:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 891:../system/include/cmsis/core_cm3.h **** 
 892:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 893:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 894:../system/include/cmsis/core_cm3.h **** 
 895:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 896:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 897:../system/include/cmsis/core_cm3.h **** 
 898:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 899:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 900:../system/include/cmsis/core_cm3.h **** 
 901:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 902:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 903:../system/include/cmsis/core_cm3.h **** 
 904:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 905:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 906:../system/include/cmsis/core_cm3.h **** 
 907:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 908:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 909:../system/include/cmsis/core_cm3.h **** 
 910:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 911:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 912:../system/include/cmsis/core_cm3.h **** 
 913:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 914:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 915:../system/include/cmsis/core_cm3.h **** 
 916:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 917:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 918:../system/include/cmsis/core_cm3.h **** 
 919:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 920:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 921:../system/include/cmsis/core_cm3.h **** 
 922:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 923:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 924:../system/include/cmsis/core_cm3.h **** 
 925:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 926:../system/include/cmsis/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 927:../system/include/cmsis/core_cm3.h **** 
 928:../system/include/cmsis/core_cm3.h **** /* DWT CPI Count Register Definitions */
 929:../system/include/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 930:../system/include/cmsis/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 931:../system/include/cmsis/core_cm3.h **** 
 932:../system/include/cmsis/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 933:../system/include/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 934:../system/include/cmsis/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 935:../system/include/cmsis/core_cm3.h **** 
 936:../system/include/cmsis/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 937:../system/include/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 938:../system/include/cmsis/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 939:../system/include/cmsis/core_cm3.h **** 
 940:../system/include/cmsis/core_cm3.h **** /* DWT LSU Count Register Definitions */
 941:../system/include/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 942:../system/include/cmsis/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 943:../system/include/cmsis/core_cm3.h **** 
 944:../system/include/cmsis/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 945:../system/include/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 946:../system/include/cmsis/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 947:../system/include/cmsis/core_cm3.h **** 
 948:../system/include/cmsis/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 949:../system/include/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 950:../system/include/cmsis/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 951:../system/include/cmsis/core_cm3.h **** 
 952:../system/include/cmsis/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 953:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 954:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 955:../system/include/cmsis/core_cm3.h **** 
 956:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 957:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 958:../system/include/cmsis/core_cm3.h **** 
 959:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 960:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 961:../system/include/cmsis/core_cm3.h **** 
 962:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 963:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 964:../system/include/cmsis/core_cm3.h **** 
 965:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 966:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 967:../system/include/cmsis/core_cm3.h **** 
 968:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 969:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 970:../system/include/cmsis/core_cm3.h **** 
 971:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 972:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 973:../system/include/cmsis/core_cm3.h **** 
 974:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 975:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 976:../system/include/cmsis/core_cm3.h **** 
 977:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 978:../system/include/cmsis/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 979:../system/include/cmsis/core_cm3.h **** 
 980:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 981:../system/include/cmsis/core_cm3.h **** 
 982:../system/include/cmsis/core_cm3.h **** 
 983:../system/include/cmsis/core_cm3.h **** /**
 984:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
 985:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 986:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 987:../system/include/cmsis/core_cm3.h ****   @{
 988:../system/include/cmsis/core_cm3.h ****  */
 989:../system/include/cmsis/core_cm3.h **** 
 990:../system/include/cmsis/core_cm3.h **** /**
 991:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 992:../system/include/cmsis/core_cm3.h ****  */
 993:../system/include/cmsis/core_cm3.h **** typedef struct
 994:../system/include/cmsis/core_cm3.h **** {
 995:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 996:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 997:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED0[2U];
 998:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 999:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED1[55U];
1000:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1001:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED2[131U];
1002:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1003:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1004:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1005:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED3[759U];
1006:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1007:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1008:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1009:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED4[1U];
1010:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1011:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1012:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1013:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED5[39U];
1014:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1015:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1016:../system/include/cmsis/core_cm3.h ****         uint32_t RESERVED7[8U];
1017:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1018:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1019:../system/include/cmsis/core_cm3.h **** } TPI_Type;
1020:../system/include/cmsis/core_cm3.h **** 
1021:../system/include/cmsis/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1022:../system/include/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1023:../system/include/cmsis/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1024:../system/include/cmsis/core_cm3.h **** 
1025:../system/include/cmsis/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1026:../system/include/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1027:../system/include/cmsis/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1028:../system/include/cmsis/core_cm3.h **** 
1029:../system/include/cmsis/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1030:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1031:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1032:../system/include/cmsis/core_cm3.h **** 
1033:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1034:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1035:../system/include/cmsis/core_cm3.h **** 
1036:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1037:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1038:../system/include/cmsis/core_cm3.h **** 
1039:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1040:../system/include/cmsis/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1041:../system/include/cmsis/core_cm3.h **** 
1042:../system/include/cmsis/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1043:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1044:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1045:../system/include/cmsis/core_cm3.h **** 
1046:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1047:../system/include/cmsis/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1048:../system/include/cmsis/core_cm3.h **** 
1049:../system/include/cmsis/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1050:../system/include/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1051:../system/include/cmsis/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1052:../system/include/cmsis/core_cm3.h **** 
1053:../system/include/cmsis/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1054:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1055:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1056:../system/include/cmsis/core_cm3.h **** 
1057:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1058:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1059:../system/include/cmsis/core_cm3.h **** 
1060:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1061:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1062:../system/include/cmsis/core_cm3.h **** 
1063:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1064:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1065:../system/include/cmsis/core_cm3.h **** 
1066:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1067:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1068:../system/include/cmsis/core_cm3.h **** 
1069:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1070:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1071:../system/include/cmsis/core_cm3.h **** 
1072:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1073:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1074:../system/include/cmsis/core_cm3.h **** 
1075:../system/include/cmsis/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1076:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1077:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1078:../system/include/cmsis/core_cm3.h **** 
1079:../system/include/cmsis/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1080:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1081:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1082:../system/include/cmsis/core_cm3.h **** 
1083:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1084:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1085:../system/include/cmsis/core_cm3.h **** 
1086:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1087:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1088:../system/include/cmsis/core_cm3.h **** 
1089:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1090:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1091:../system/include/cmsis/core_cm3.h **** 
1092:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1093:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1094:../system/include/cmsis/core_cm3.h **** 
1095:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1096:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1097:../system/include/cmsis/core_cm3.h **** 
1098:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1099:../system/include/cmsis/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1100:../system/include/cmsis/core_cm3.h **** 
1101:../system/include/cmsis/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1102:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1103:../system/include/cmsis/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1104:../system/include/cmsis/core_cm3.h **** 
1105:../system/include/cmsis/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1106:../system/include/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1107:../system/include/cmsis/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1108:../system/include/cmsis/core_cm3.h **** 
1109:../system/include/cmsis/core_cm3.h **** /* TPI DEVID Register Definitions */
1110:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1111:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1112:../system/include/cmsis/core_cm3.h **** 
1113:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1114:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1115:../system/include/cmsis/core_cm3.h **** 
1116:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1117:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1118:../system/include/cmsis/core_cm3.h **** 
1119:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1120:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1121:../system/include/cmsis/core_cm3.h **** 
1122:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1123:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1124:../system/include/cmsis/core_cm3.h **** 
1125:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1126:../system/include/cmsis/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1127:../system/include/cmsis/core_cm3.h **** 
1128:../system/include/cmsis/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1129:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1130:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1131:../system/include/cmsis/core_cm3.h **** 
1132:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1133:../system/include/cmsis/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1134:../system/include/cmsis/core_cm3.h **** 
1135:../system/include/cmsis/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1136:../system/include/cmsis/core_cm3.h **** 
1137:../system/include/cmsis/core_cm3.h **** 
1138:../system/include/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1139:../system/include/cmsis/core_cm3.h **** /**
1140:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1141:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1142:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1143:../system/include/cmsis/core_cm3.h ****   @{
1144:../system/include/cmsis/core_cm3.h ****  */
1145:../system/include/cmsis/core_cm3.h **** 
1146:../system/include/cmsis/core_cm3.h **** /**
1147:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1148:../system/include/cmsis/core_cm3.h ****  */
1149:../system/include/cmsis/core_cm3.h **** typedef struct
1150:../system/include/cmsis/core_cm3.h **** {
1151:../system/include/cmsis/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1152:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1153:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1154:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1155:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1156:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1157:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1158:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1159:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1160:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1161:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1162:../system/include/cmsis/core_cm3.h **** } MPU_Type;
1163:../system/include/cmsis/core_cm3.h **** 
1164:../system/include/cmsis/core_cm3.h **** /* MPU Type Register Definitions */
1165:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1166:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1167:../system/include/cmsis/core_cm3.h **** 
1168:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1169:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1170:../system/include/cmsis/core_cm3.h **** 
1171:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1172:../system/include/cmsis/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1173:../system/include/cmsis/core_cm3.h **** 
1174:../system/include/cmsis/core_cm3.h **** /* MPU Control Register Definitions */
1175:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1176:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1177:../system/include/cmsis/core_cm3.h **** 
1178:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1179:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1180:../system/include/cmsis/core_cm3.h **** 
1181:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1182:../system/include/cmsis/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1183:../system/include/cmsis/core_cm3.h **** 
1184:../system/include/cmsis/core_cm3.h **** /* MPU Region Number Register Definitions */
1185:../system/include/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1186:../system/include/cmsis/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1187:../system/include/cmsis/core_cm3.h **** 
1188:../system/include/cmsis/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1189:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1190:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1191:../system/include/cmsis/core_cm3.h **** 
1192:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1193:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1194:../system/include/cmsis/core_cm3.h **** 
1195:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1196:../system/include/cmsis/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1197:../system/include/cmsis/core_cm3.h **** 
1198:../system/include/cmsis/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1199:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1200:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1201:../system/include/cmsis/core_cm3.h **** 
1202:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1203:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1204:../system/include/cmsis/core_cm3.h **** 
1205:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1206:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1207:../system/include/cmsis/core_cm3.h **** 
1208:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1209:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1210:../system/include/cmsis/core_cm3.h **** 
1211:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1212:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1213:../system/include/cmsis/core_cm3.h **** 
1214:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1215:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1216:../system/include/cmsis/core_cm3.h **** 
1217:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1218:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1219:../system/include/cmsis/core_cm3.h **** 
1220:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1221:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1222:../system/include/cmsis/core_cm3.h **** 
1223:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1224:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1225:../system/include/cmsis/core_cm3.h **** 
1226:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1227:../system/include/cmsis/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1228:../system/include/cmsis/core_cm3.h **** 
1229:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_MPU */
1230:../system/include/cmsis/core_cm3.h **** #endif
1231:../system/include/cmsis/core_cm3.h **** 
1232:../system/include/cmsis/core_cm3.h **** 
1233:../system/include/cmsis/core_cm3.h **** /**
1234:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_core_register
1235:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1236:../system/include/cmsis/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1237:../system/include/cmsis/core_cm3.h ****   @{
1238:../system/include/cmsis/core_cm3.h ****  */
1239:../system/include/cmsis/core_cm3.h **** 
1240:../system/include/cmsis/core_cm3.h **** /**
1241:../system/include/cmsis/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1242:../system/include/cmsis/core_cm3.h ****  */
1243:../system/include/cmsis/core_cm3.h **** typedef struct
1244:../system/include/cmsis/core_cm3.h **** {
1245:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1246:../system/include/cmsis/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1247:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1248:../system/include/cmsis/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1249:../system/include/cmsis/core_cm3.h **** } CoreDebug_Type;
1250:../system/include/cmsis/core_cm3.h **** 
1251:../system/include/cmsis/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1252:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1253:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1254:../system/include/cmsis/core_cm3.h **** 
1255:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1256:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1257:../system/include/cmsis/core_cm3.h **** 
1258:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1259:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1260:../system/include/cmsis/core_cm3.h **** 
1261:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1262:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1263:../system/include/cmsis/core_cm3.h **** 
1264:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1265:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1266:../system/include/cmsis/core_cm3.h **** 
1267:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1268:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1269:../system/include/cmsis/core_cm3.h **** 
1270:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1271:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1272:../system/include/cmsis/core_cm3.h **** 
1273:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1274:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1275:../system/include/cmsis/core_cm3.h **** 
1276:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1277:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1278:../system/include/cmsis/core_cm3.h **** 
1279:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1280:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1281:../system/include/cmsis/core_cm3.h **** 
1282:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1283:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1284:../system/include/cmsis/core_cm3.h **** 
1285:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1286:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1287:../system/include/cmsis/core_cm3.h **** 
1288:../system/include/cmsis/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1289:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1290:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1291:../system/include/cmsis/core_cm3.h **** 
1292:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1293:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1294:../system/include/cmsis/core_cm3.h **** 
1295:../system/include/cmsis/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1296:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1297:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1298:../system/include/cmsis/core_cm3.h **** 
1299:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1300:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1301:../system/include/cmsis/core_cm3.h **** 
1302:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1303:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1304:../system/include/cmsis/core_cm3.h **** 
1305:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1306:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1307:../system/include/cmsis/core_cm3.h **** 
1308:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1309:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1310:../system/include/cmsis/core_cm3.h **** 
1311:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1312:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1313:../system/include/cmsis/core_cm3.h **** 
1314:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1315:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1316:../system/include/cmsis/core_cm3.h **** 
1317:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1318:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1319:../system/include/cmsis/core_cm3.h **** 
1320:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1321:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1322:../system/include/cmsis/core_cm3.h **** 
1323:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1324:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1325:../system/include/cmsis/core_cm3.h **** 
1326:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1327:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1328:../system/include/cmsis/core_cm3.h **** 
1329:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1330:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1331:../system/include/cmsis/core_cm3.h **** 
1332:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1333:../system/include/cmsis/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1334:../system/include/cmsis/core_cm3.h **** 
1335:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1336:../system/include/cmsis/core_cm3.h **** 
1337:../system/include/cmsis/core_cm3.h **** 
1338:../system/include/cmsis/core_cm3.h **** /**
1339:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1340:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1341:../system/include/cmsis/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1342:../system/include/cmsis/core_cm3.h ****   @{
1343:../system/include/cmsis/core_cm3.h ****  */
1344:../system/include/cmsis/core_cm3.h **** 
1345:../system/include/cmsis/core_cm3.h **** /**
1346:../system/include/cmsis/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1347:../system/include/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:../system/include/cmsis/core_cm3.h ****   \param[in] value  Value of the bit field.
1349:../system/include/cmsis/core_cm3.h ****   \return           Masked and shifted value.
1350:../system/include/cmsis/core_cm3.h **** */
1351:../system/include/cmsis/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1352:../system/include/cmsis/core_cm3.h **** 
1353:../system/include/cmsis/core_cm3.h **** /**
1354:../system/include/cmsis/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1355:../system/include/cmsis/core_cm3.h ****   \param[in] field  Name of the register bit field.
1356:../system/include/cmsis/core_cm3.h ****   \param[in] value  Value of register.
1357:../system/include/cmsis/core_cm3.h ****   \return           Masked and shifted bit field value.
1358:../system/include/cmsis/core_cm3.h **** */
1359:../system/include/cmsis/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1360:../system/include/cmsis/core_cm3.h **** 
1361:../system/include/cmsis/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1362:../system/include/cmsis/core_cm3.h **** 
1363:../system/include/cmsis/core_cm3.h **** 
1364:../system/include/cmsis/core_cm3.h **** /**
1365:../system/include/cmsis/core_cm3.h ****   \ingroup    CMSIS_core_register
1366:../system/include/cmsis/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1367:../system/include/cmsis/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1368:../system/include/cmsis/core_cm3.h ****   @{
1369:../system/include/cmsis/core_cm3.h ****  */
1370:../system/include/cmsis/core_cm3.h **** 
1371:../system/include/cmsis/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1372:../system/include/cmsis/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1373:../system/include/cmsis/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1374:../system/include/cmsis/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1375:../system/include/cmsis/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1376:../system/include/cmsis/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1377:../system/include/cmsis/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1378:../system/include/cmsis/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1379:../system/include/cmsis/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1380:../system/include/cmsis/core_cm3.h **** 
1381:../system/include/cmsis/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1382:../system/include/cmsis/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1383:../system/include/cmsis/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1384:../system/include/cmsis/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1385:../system/include/cmsis/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1386:../system/include/cmsis/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1387:../system/include/cmsis/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1388:../system/include/cmsis/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1389:../system/include/cmsis/core_cm3.h **** 
1390:../system/include/cmsis/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1391:../system/include/cmsis/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1392:../system/include/cmsis/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1393:../system/include/cmsis/core_cm3.h **** #endif
1394:../system/include/cmsis/core_cm3.h **** 
1395:../system/include/cmsis/core_cm3.h **** /*@} */
1396:../system/include/cmsis/core_cm3.h **** 
1397:../system/include/cmsis/core_cm3.h **** 
1398:../system/include/cmsis/core_cm3.h **** 
1399:../system/include/cmsis/core_cm3.h **** /*******************************************************************************
1400:../system/include/cmsis/core_cm3.h ****  *                Hardware Abstraction Layer
1401:../system/include/cmsis/core_cm3.h ****   Core Function Interface contains:
1402:../system/include/cmsis/core_cm3.h ****   - Core NVIC Functions
1403:../system/include/cmsis/core_cm3.h ****   - Core SysTick Functions
1404:../system/include/cmsis/core_cm3.h ****   - Core Debug Functions
1405:../system/include/cmsis/core_cm3.h ****   - Core Register Access Functions
1406:../system/include/cmsis/core_cm3.h ****  ******************************************************************************/
1407:../system/include/cmsis/core_cm3.h **** /**
1408:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1409:../system/include/cmsis/core_cm3.h **** */
1410:../system/include/cmsis/core_cm3.h **** 
1411:../system/include/cmsis/core_cm3.h **** 
1412:../system/include/cmsis/core_cm3.h **** 
1413:../system/include/cmsis/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1414:../system/include/cmsis/core_cm3.h **** /**
1415:../system/include/cmsis/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1416:../system/include/cmsis/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1417:../system/include/cmsis/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1418:../system/include/cmsis/core_cm3.h ****   @{
1419:../system/include/cmsis/core_cm3.h ****  */
1420:../system/include/cmsis/core_cm3.h **** 
1421:../system/include/cmsis/core_cm3.h **** /**
1422:../system/include/cmsis/core_cm3.h ****   \brief   Set Priority Grouping
1423:../system/include/cmsis/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1424:../system/include/cmsis/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1425:../system/include/cmsis/core_cm3.h ****            Only values from 0..7 are used.
1426:../system/include/cmsis/core_cm3.h ****            In case of a conflict between priority grouping and available
1427:../system/include/cmsis/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1428:../system/include/cmsis/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1429:../system/include/cmsis/core_cm3.h ****  */
1430:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1431:../system/include/cmsis/core_cm3.h **** {
1432:../system/include/cmsis/core_cm3.h ****   uint32_t reg_value;
1433:../system/include/cmsis/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1434:../system/include/cmsis/core_cm3.h **** 
1435:../system/include/cmsis/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1436:../system/include/cmsis/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1437:../system/include/cmsis/core_cm3.h ****   reg_value  =  (reg_value                                   |
1438:../system/include/cmsis/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1439:../system/include/cmsis/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1440:../system/include/cmsis/core_cm3.h ****   SCB->AIRCR =  reg_value;
1441:../system/include/cmsis/core_cm3.h **** }
1442:../system/include/cmsis/core_cm3.h **** 
1443:../system/include/cmsis/core_cm3.h **** 
1444:../system/include/cmsis/core_cm3.h **** /**
1445:../system/include/cmsis/core_cm3.h ****   \brief   Get Priority Grouping
1446:../system/include/cmsis/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1447:../system/include/cmsis/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1448:../system/include/cmsis/core_cm3.h ****  */
1449:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1450:../system/include/cmsis/core_cm3.h **** {
1451:../system/include/cmsis/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1452:../system/include/cmsis/core_cm3.h **** }
1453:../system/include/cmsis/core_cm3.h **** 
1454:../system/include/cmsis/core_cm3.h **** 
1455:../system/include/cmsis/core_cm3.h **** /**
1456:../system/include/cmsis/core_cm3.h ****   \brief   Enable External Interrupt
1457:../system/include/cmsis/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1458:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1459:../system/include/cmsis/core_cm3.h ****  */
1460:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1461:../system/include/cmsis/core_cm3.h **** {
1462:../system/include/cmsis/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1463:../system/include/cmsis/core_cm3.h **** }
1464:../system/include/cmsis/core_cm3.h **** 
1465:../system/include/cmsis/core_cm3.h **** 
1466:../system/include/cmsis/core_cm3.h **** /**
1467:../system/include/cmsis/core_cm3.h ****   \brief   Disable External Interrupt
1468:../system/include/cmsis/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1469:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1470:../system/include/cmsis/core_cm3.h ****  */
1471:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1472:../system/include/cmsis/core_cm3.h **** {
1473:../system/include/cmsis/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 145              		.loc 2 1473 0
 146 0000 1449     		ldr	r1, .L8
 147 0002 4FF08043 		mov	r3, #1073741824
 148 0006 C1F88030 		str	r3, [r1, #128]
 149              	.LVL12:
 150              	.LBE20:
 151              	.LBE19:
 152              	.LBB21:
 153              	.LBB22:
 154 000a 4FF40002 		mov	r2, #8388608
 155 000e C1F88420 		str	r2, [r1, #132]
 156              	.LVL13:
 157              	.LBE22:
 158              	.LBE21:
 159              	.LBB23:
 160              	.LBB24:
 161 0012 4FF00072 		mov	r2, #33554432
 162 0016 C1F88020 		str	r2, [r1, #128]
 163              	.LVL14:
 164              	.LBE24:
 165              	.LBE23:
 166              	.LBB25:
 167              	.LBB26:
1474:../system/include/cmsis/core_cm3.h **** }
1475:../system/include/cmsis/core_cm3.h **** 
1476:../system/include/cmsis/core_cm3.h **** 
1477:../system/include/cmsis/core_cm3.h **** /**
1478:../system/include/cmsis/core_cm3.h ****   \brief   Get Pending Interrupt
1479:../system/include/cmsis/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1480:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1481:../system/include/cmsis/core_cm3.h ****   \return             0  Interrupt status is not pending.
1482:../system/include/cmsis/core_cm3.h ****   \return             1  Interrupt status is pending.
1483:../system/include/cmsis/core_cm3.h ****  */
1484:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1485:../system/include/cmsis/core_cm3.h **** {
1486:../system/include/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1487:../system/include/cmsis/core_cm3.h **** }
1488:../system/include/cmsis/core_cm3.h **** 
1489:../system/include/cmsis/core_cm3.h **** 
1490:../system/include/cmsis/core_cm3.h **** /**
1491:../system/include/cmsis/core_cm3.h ****   \brief   Set Pending Interrupt
1492:../system/include/cmsis/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1493:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1494:../system/include/cmsis/core_cm3.h ****  */
1495:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1496:../system/include/cmsis/core_cm3.h **** {
1497:../system/include/cmsis/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1498:../system/include/cmsis/core_cm3.h **** }
1499:../system/include/cmsis/core_cm3.h **** 
1500:../system/include/cmsis/core_cm3.h **** 
1501:../system/include/cmsis/core_cm3.h **** /**
1502:../system/include/cmsis/core_cm3.h ****   \brief   Clear Pending Interrupt
1503:../system/include/cmsis/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1504:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1505:../system/include/cmsis/core_cm3.h ****  */
1506:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1507:../system/include/cmsis/core_cm3.h **** {
1508:../system/include/cmsis/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1509:../system/include/cmsis/core_cm3.h **** }
1510:../system/include/cmsis/core_cm3.h **** 
1511:../system/include/cmsis/core_cm3.h **** 
1512:../system/include/cmsis/core_cm3.h **** /**
1513:../system/include/cmsis/core_cm3.h ****   \brief   Get Active Interrupt
1514:../system/include/cmsis/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1515:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1516:../system/include/cmsis/core_cm3.h ****   \return             0  Interrupt status is not active.
1517:../system/include/cmsis/core_cm3.h ****   \return             1  Interrupt status is active.
1518:../system/include/cmsis/core_cm3.h ****  */
1519:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1520:../system/include/cmsis/core_cm3.h **** {
1521:../system/include/cmsis/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1522:../system/include/cmsis/core_cm3.h **** }
1523:../system/include/cmsis/core_cm3.h **** 
1524:../system/include/cmsis/core_cm3.h **** 
1525:../system/include/cmsis/core_cm3.h **** /**
1526:../system/include/cmsis/core_cm3.h ****   \brief   Set Interrupt Priority
1527:../system/include/cmsis/core_cm3.h ****   \details Sets the priority of an interrupt.
1528:../system/include/cmsis/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1529:../system/include/cmsis/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1530:../system/include/cmsis/core_cm3.h ****   \param [in]  priority  Priority to set.
1531:../system/include/cmsis/core_cm3.h ****  */
1532:../system/include/cmsis/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1533:../system/include/cmsis/core_cm3.h **** {
1534:../system/include/cmsis/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1535:../system/include/cmsis/core_cm3.h ****   {
1536:../system/include/cmsis/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1537:../system/include/cmsis/core_cm3.h ****   }
1538:../system/include/cmsis/core_cm3.h ****   else
1539:../system/include/cmsis/core_cm3.h ****   {
1540:../system/include/cmsis/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 168              		.loc 2 1540 0
 169 001a 1022     		movs	r2, #16
 170 001c 81F81C23 		strb	r2, [r1, #796]
 171              	.LVL15:
 172              	.LBE26:
 173              	.LBE25:
  47:../system/src/drivers/dallas.c **** 	// Disabling any time-consuming iterrupts
  48:../system/src/drivers/dallas.c **** 	//NVIC_DisableIRQ( TIM3_IRQn );			// data transmission initializer
  49:../system/src/drivers/dallas.c **** 	NVIC_DisableIRQ( TIM4_IRQn );			// data transmission initializer
  50:../system/src/drivers/dallas.c **** 	NVIC_DisableIRQ( TIM7_IRQn );			// data transmission initializer
  51:../system/src/drivers/dallas.c **** 	NVIC_DisableIRQ( 25 );	// anemometer
  52:../system/src/drivers/dallas.c **** 
  53:../system/src/drivers/dallas.c **** 	NVIC_SetPriority(TIM2_IRQn, 1);
  54:../system/src/drivers/dallas.c **** 	TIM2->PSC = 0;
 174              		.loc 1 54 0
 175 0020 0022     		movs	r2, #0
 176 0022 1A85     		strh	r2, [r3, #40]	@ movhi
  55:../system/src/drivers/dallas.c **** 	TIM2->ARR = 119;
 177              		.loc 1 55 0
 178 0024 7722     		movs	r2, #119
 179 0026 9A85     		strh	r2, [r3, #44]	@ movhi
  56:../system/src/drivers/dallas.c **** 	TIM2->CR1 |= TIM_CR1_DIR;
 180              		.loc 1 56 0
 181 0028 1A88     		ldrh	r2, [r3]
 182 002a 42F01002 		orr	r2, r2, #16
 183 002e 1A80     		strh	r2, [r3]	@ movhi
  57:../system/src/drivers/dallas.c **** 	TIM2->CR1 &= (0xFFFFFFFF ^ TIM_CR1_DIR);
 184              		.loc 1 57 0
 185 0030 1A88     		ldrh	r2, [r3]
 186 0032 92B2     		uxth	r2, r2
 187 0034 22F01002 		bic	r2, r2, #16
 188 0038 92B2     		uxth	r2, r2
 189 003a 1A80     		strh	r2, [r3]	@ movhi
  58:../system/src/drivers/dallas.c **** 	TIM2->CR1 |= TIM_CR1_CEN;
 190              		.loc 1 58 0
 191 003c 1A88     		ldrh	r2, [r3]
 192 003e 42F00102 		orr	r2, r2, #1
 193 0042 1A80     		strh	r2, [r3]	@ movhi
  59:../system/src/drivers/dallas.c **** 	TIM2->DIER |= 1;
 194              		.loc 1 59 0
 195 0044 9A89     		ldrh	r2, [r3, #12]
 196 0046 42F00102 		orr	r2, r2, #1
 197 004a 9A81     		strh	r2, [r3, #12]	@ movhi
 198              	.LVL16:
 199              	.LBB27:
 200              	.LBB28:
1462:../system/include/cmsis/core_cm3.h **** }
 201              		.loc 2 1462 0
 202 004c 4FF08053 		mov	r3, #268435456
 203 0050 0B60     		str	r3, [r1]
 204              	.LVL17:
 205              	.LBE28:
 206              	.LBE27:
  60:../system/src/drivers/dallas.c **** 	NVIC_EnableIRQ( TIM2_IRQn );	// enabling in case that it weren't been enabled earlier
  61:../system/src/drivers/dallas.c **** 	//timm = 1;
  62:../system/src/drivers/dallas.c **** }
 207              		.loc 1 62 0
 208 0052 7047     		bx	lr
 209              	.L9:
 210              		.align	2
 211              	.L8:
 212 0054 00E100E0 		.word	-536813312
 213              		.cfi_endproc
 214              	.LFE64:
 216              		.section	.text.dallas_deconfig_timer,"ax",%progbits
 217              		.align	1
 218              		.global	dallas_deconfig_timer
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu softvfp
 224              	dallas_deconfig_timer:
 225              	.LFB65:
  63:../system/src/drivers/dallas.c **** 
  64:../system/src/drivers/dallas.c **** void dallas_deconfig_timer(void) {
 226              		.loc 1 64 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		@ link register save eliminated.
  65:../system/src/drivers/dallas.c **** 	TIM2->CR1 &= (0xFFFFFFFF ^ TIM_CR1_CEN);	// disabling timer
 231              		.loc 1 65 0
 232 0000 4FF08042 		mov	r2, #1073741824
 233 0004 1388     		ldrh	r3, [r2]
 234 0006 9BB2     		uxth	r3, r3
 235 0008 23F00103 		bic	r3, r3, #1
 236 000c 9BB2     		uxth	r3, r3
 237 000e 1380     		strh	r3, [r2]	@ movhi
 238              	.LVL18:
 239              	.LBB29:
 240              	.LBB30:
1462:../system/include/cmsis/core_cm3.h **** }
 241              		.loc 2 1462 0
 242 0010 044B     		ldr	r3, .L11
 243 0012 1A60     		str	r2, [r3]
 244              	.LVL19:
 245              	.LBE30:
 246              	.LBE29:
 247              	.LBB31:
 248              	.LBB32:
 249 0014 4FF40002 		mov	r2, #8388608
 250 0018 5A60     		str	r2, [r3, #4]
 251              	.LVL20:
 252              	.LBE32:
 253              	.LBE31:
 254              	.LBB33:
 255              	.LBB34:
 256 001a 4FF00072 		mov	r2, #33554432
 257 001e 1A60     		str	r2, [r3]
 258              	.LVL21:
 259              	.LBE34:
 260              	.LBE33:
  66:../system/src/drivers/dallas.c **** 
  67:../system/src/drivers/dallas.c **** 	//NVIC_EnableIRQ( TIM3_IRQn );	// adc
  68:../system/src/drivers/dallas.c **** 	NVIC_EnableIRQ( TIM4_IRQn );	// data transmission initializer
  69:../system/src/drivers/dallas.c **** 	NVIC_EnableIRQ( TIM7_IRQn );	// data transmission initializer
  70:../system/src/drivers/dallas.c **** 	NVIC_EnableIRQ( 25 ); // anemometer
  71:../system/src/drivers/dallas.c **** 
  72:../system/src/drivers/dallas.c **** 	// reverting back to APRS timings
  73:../system/src/drivers/dallas.c **** 	//NVIC_SetPriority(TIM4_IRQn, 1);
  74:../system/src/drivers/dallas.c **** 	//TIM4->PSC = 0;
  75:../system/src/drivers/dallas.c **** 	//TIM4->ARR = 2499;
  76:../system/src/drivers/dallas.c **** 	//TIM4->CR1 |= TIM_CR1_DIR;
  77:../system/src/drivers/dallas.c **** 	//TIM4->CR1 &= (0xFFFFFFFF ^ TIM_CR1_DIR);
  78:../system/src/drivers/dallas.c **** 	//TIM4->DIER |= 1;
  79:../system/src/drivers/dallas.c **** //	NVIC_EnableIRQ( TIM4_IRQn );
  80:../system/src/drivers/dallas.c **** 	//timm = 0;
  81:../system/src/drivers/dallas.c **** }
 261              		.loc 1 81 0
 262 0020 7047     		bx	lr
 263              	.L12:
 264 0022 00BF     		.align	2
 265              	.L11:
 266 0024 00E100E0 		.word	-536813312
 267              		.cfi_endproc
 268              	.LFE65:
 270              		.section	.text.dallas_reset,"ax",%progbits
 271              		.align	1
 272              		.global	dallas_reset
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu softvfp
 278              	dallas_reset:
 279              	.LFB66:
  82:../system/src/drivers/dallas.c **** 
  83:../system/src/drivers/dallas.c **** char dallas_reset(void) {
 280              		.loc 1 83 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
  84:../system/src/drivers/dallas.c **** 	// PULLING LINE LOW
  85:../system/src/drivers/dallas.c **** 
  86:../system/src/drivers/dallas.c **** 	dallas.GPIOx->BSRR |= (dallas.GPIO_Pin << 16);	// line low
 285              		.loc 1 86 0
 286 0000 174B     		ldr	r3, .L21
 287 0002 1A68     		ldr	r2, [r3]
 288 0004 1169     		ldr	r1, [r2, #16]
 289 0006 9888     		ldrh	r0, [r3, #4]
 290 0008 41EA0041 		orr	r1, r1, r0, lsl #16
 291 000c 1161     		str	r1, [r2, #16]
  87:../system/src/drivers/dallas.c **** 	delay_5us = 100;		// delay 500us
 292              		.loc 1 87 0
 293 000e 154B     		ldr	r3, .L21+4
 294 0010 6421     		movs	r1, #100
 295 0012 1960     		str	r1, [r3]
 296              	.L14:
  88:../system/src/drivers/dallas.c **** 	while (delay_5us != 0);
 297              		.loc 1 88 0 discriminator 1
 298 0014 134B     		ldr	r3, .L21+4
 299 0016 1B68     		ldr	r3, [r3]
 300 0018 002B     		cmp	r3, #0
 301 001a FBD1     		bne	.L14
  89:../system/src/drivers/dallas.c **** 
  90:../system/src/drivers/dallas.c **** 	// WAITING FOR SLAVE PRESENT PULSE
  91:../system/src/drivers/dallas.c **** 	dallas.GPIOx->BSRR |= (dallas.GPIO_Pin);		// line high
 302              		.loc 1 91 0
 303 001c 1369     		ldr	r3, [r2, #16]
 304 001e 0343     		orrs	r3, r3, r0
 305 0020 1361     		str	r3, [r2, #16]
  92:../system/src/drivers/dallas.c **** 	delay_5us = 20;			// delay 100us
 306              		.loc 1 92 0
 307 0022 104B     		ldr	r3, .L21+4
 308 0024 1421     		movs	r1, #20
 309 0026 1960     		str	r1, [r3]
 310              	.L15:
  93:../system/src/drivers/dallas.c **** 	while (delay_5us != 0);
 311              		.loc 1 93 0 discriminator 1
 312 0028 0E4B     		ldr	r3, .L21+4
 313 002a 1B68     		ldr	r3, [r3]
 314 002c 002B     		cmp	r3, #0
 315 002e FBD1     		bne	.L15
  94:../system/src/drivers/dallas.c **** 
  95:../system/src/drivers/dallas.c **** 	// READING PIN STATE
  96:../system/src/drivers/dallas.c **** 	if ((dallas.GPIOx->IDR & dallas.GPIO_Pin_input) == dallas.GPIO_Pin_input) {
 316              		.loc 1 96 0
 317 0030 9268     		ldr	r2, [r2, #8]
 318 0032 0B4B     		ldr	r3, .L21
 319 0034 DB88     		ldrh	r3, [r3, #6]
 320 0036 9343     		bics	r3, r3, r2
 321 0038 08D0     		beq	.L20
  97:../system/src/drivers/dallas.c **** 		delay_5us = 100;		// delay 500us
  98:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
  99:../system/src/drivers/dallas.c **** 		return -1;
 100:../system/src/drivers/dallas.c **** 	}
 101:../system/src/drivers/dallas.c **** 	else;
 102:../system/src/drivers/dallas.c **** 	delay_5us = 100;		// delay 500us
 322              		.loc 1 102 0
 323 003a 0A4B     		ldr	r3, .L21+4
 324 003c 6422     		movs	r2, #100
 325 003e 1A60     		str	r2, [r3]
 326              	.L19:
 103:../system/src/drivers/dallas.c **** 	while (delay_5us != 0);
 327              		.loc 1 103 0 discriminator 1
 328 0040 084B     		ldr	r3, .L21+4
 329 0042 1B68     		ldr	r3, [r3]
 330 0044 002B     		cmp	r3, #0
 331 0046 FBD1     		bne	.L19
 104:../system/src/drivers/dallas.c **** 	return 0;
 332              		.loc 1 104 0
 333 0048 0020     		movs	r0, #0
 105:../system/src/drivers/dallas.c **** }
 334              		.loc 1 105 0
 335 004a 7047     		bx	lr
 336              	.L20:
  97:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 337              		.loc 1 97 0
 338 004c 054B     		ldr	r3, .L21+4
 339 004e 6422     		movs	r2, #100
 340 0050 1A60     		str	r2, [r3]
 341              	.L17:
  98:../system/src/drivers/dallas.c **** 		return -1;
 342              		.loc 1 98 0 discriminator 1
 343 0052 044B     		ldr	r3, .L21+4
 344 0054 1B68     		ldr	r3, [r3]
 345 0056 002B     		cmp	r3, #0
 346 0058 FBD1     		bne	.L17
  99:../system/src/drivers/dallas.c **** 	}
 347              		.loc 1 99 0
 348 005a 4FF0FF30 		mov	r0, #-1
 349 005e 7047     		bx	lr
 350              	.L22:
 351              		.align	2
 352              	.L21:
 353 0060 00000000 		.word	dallas
 354 0064 00000000 		.word	.LANCHOR0
 355              		.cfi_endproc
 356              	.LFE66:
 358              		.section	.text.dallas_send_byte,"ax",%progbits
 359              		.align	1
 360              		.global	dallas_send_byte
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 364              		.fpu softvfp
 366              	dallas_send_byte:
 367              	.LFB67:
 106:../system/src/drivers/dallas.c **** 
 107:../system/src/drivers/dallas.c **** void __attribute__((optimize("O0"))) dallas_send_byte(char data) {
 368              		.loc 1 107 0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 16
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373              	.LVL22:
 374 0000 80B4     		push	{r7}
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 85B0     		sub	sp, sp, #20
 378              		.cfi_def_cfa_offset 24
 379 0004 00AF     		add	r7, sp, #0
 380              		.cfi_def_cfa_register 7
 381 0006 0346     		mov	r3, r0
 382 0008 FB71     		strb	r3, [r7, #7]
 108:../system/src/drivers/dallas.c **** 	char i;
 109:../system/src/drivers/dallas.c **** 	for (i = 0; i < 8; i++) {
 383              		.loc 1 109 0
 384 000a 0023     		movs	r3, #0
 385 000c FB73     		strb	r3, [r7, #15]
 386              	.LVL23:
 387 000e 42E0     		b	.L24
 388              	.LVL24:
 389              	.L31:
 110:../system/src/drivers/dallas.c **** 		// PULLING LINE LOW
 111:../system/src/drivers/dallas.c **** 		dallas.GPIOx->BSRR |= (dallas.GPIO_Pin << 16);	// line low
 390              		.loc 1 111 0
 391 0010 254B     		ldr	r3, .L32
 392 0012 1B68     		ldr	r3, [r3]
 393 0014 1A69     		ldr	r2, [r3, #16]
 394 0016 244B     		ldr	r3, .L32
 395 0018 9B88     		ldrh	r3, [r3, #4]
 396 001a 1B04     		lsls	r3, r3, #16
 397 001c 1946     		mov	r1, r3
 398 001e 224B     		ldr	r3, .L32
 399 0020 1B68     		ldr	r3, [r3]
 400 0022 0A43     		orrs	r2, r2, r1
 401 0024 1A61     		str	r2, [r3, #16]
 112:../system/src/drivers/dallas.c **** 		delay_5us = ((data >> i) & 0x01) ? 2 : 13;		// delay 10us if sending logic "1", or 75us if "0"
 402              		.loc 1 112 0
 403 0026 97F90720 		ldrsb	r2, [r7, #7]
 404 002a 97F90F30 		ldrsb	r3, [r7, #15]
 405 002e 42FA03F3 		asr	r3, r2, r3
 406 0032 03F00103 		and	r3, r3, #1
 407 0036 002B     		cmp	r3, #0
 408 0038 01D0     		beq	.L25
 409              		.loc 1 112 0 is_stmt 0 discriminator 1
 410 003a 0223     		movs	r3, #2
 411 003c 00E0     		b	.L26
 412              	.L25:
 413              		.loc 1 112 0 discriminator 2
 414 003e 0D23     		movs	r3, #13
 415              	.L26:
 416              		.loc 1 112 0 discriminator 4
 417 0040 1A4A     		ldr	r2, .L32+4
 418 0042 1360     		str	r3, [r2]
 113:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 419              		.loc 1 113 0 is_stmt 1 discriminator 4
 420 0044 00BF     		nop
 421              	.L27:
 422              		.loc 1 113 0 is_stmt 0 discriminator 1
 423 0046 194B     		ldr	r3, .L32+4
 424 0048 1B68     		ldr	r3, [r3]
 425 004a 002B     		cmp	r3, #0
 426 004c FBD1     		bne	.L27
 114:../system/src/drivers/dallas.c **** 
 115:../system/src/drivers/dallas.c **** 		// PULLING LINE BACK HIGH
 116:../system/src/drivers/dallas.c **** 		dallas.GPIOx->BSRR |= (dallas.GPIO_Pin);		// line high
 427              		.loc 1 116 0 is_stmt 1
 428 004e 164B     		ldr	r3, .L32
 429 0050 1B68     		ldr	r3, [r3]
 430 0052 1A69     		ldr	r2, [r3, #16]
 431 0054 144B     		ldr	r3, .L32
 432 0056 9B88     		ldrh	r3, [r3, #4]
 433 0058 1946     		mov	r1, r3
 434 005a 134B     		ldr	r3, .L32
 435 005c 1B68     		ldr	r3, [r3]
 436 005e 0A43     		orrs	r2, r2, r1
 437 0060 1A61     		str	r2, [r3, #16]
 117:../system/src/drivers/dallas.c **** 		delay_5us = ((data >> i) & 0x01) ? 13 : 2;		// delay 70us if sending logc "1", or 5us if "0"
 438              		.loc 1 117 0
 439 0062 97F90720 		ldrsb	r2, [r7, #7]
 440 0066 97F90F30 		ldrsb	r3, [r7, #15]
 441 006a 42FA03F3 		asr	r3, r2, r3
 442 006e 03F00103 		and	r3, r3, #1
 443 0072 002B     		cmp	r3, #0
 444 0074 01D0     		beq	.L28
 445              		.loc 1 117 0 is_stmt 0 discriminator 1
 446 0076 0D23     		movs	r3, #13
 447 0078 00E0     		b	.L29
 448              	.L28:
 449              		.loc 1 117 0 discriminator 2
 450 007a 0223     		movs	r3, #2
 451              	.L29:
 452              		.loc 1 117 0 discriminator 4
 453 007c 0B4A     		ldr	r2, .L32+4
 454 007e 1360     		str	r3, [r2]
 118:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 455              		.loc 1 118 0 is_stmt 1 discriminator 4
 456 0080 00BF     		nop
 457              	.L30:
 458              		.loc 1 118 0 is_stmt 0 discriminator 1
 459 0082 0A4B     		ldr	r3, .L32+4
 460 0084 1B68     		ldr	r3, [r3]
 461 0086 002B     		cmp	r3, #0
 462 0088 FBD1     		bne	.L30
 109:../system/src/drivers/dallas.c **** 		// PULLING LINE LOW
 463              		.loc 1 109 0 is_stmt 1 discriminator 2
 464 008a 97F90F30 		ldrsb	r3, [r7, #15]
 465 008e DBB2     		uxtb	r3, r3
 466 0090 0133     		adds	r3, r3, #1
 467 0092 DBB2     		uxtb	r3, r3
 468 0094 FB73     		strb	r3, [r7, #15]
 469              	.LVL25:
 470              	.L24:
 109:../system/src/drivers/dallas.c **** 		// PULLING LINE LOW
 471              		.loc 1 109 0 is_stmt 0 discriminator 1
 472 0096 97F90F30 		ldrsb	r3, [r7, #15]
 473 009a 072B     		cmp	r3, #7
 474 009c B8DD     		ble	.L31
 119:../system/src/drivers/dallas.c **** 
 120:../system/src/drivers/dallas.c **** 	}
 121:../system/src/drivers/dallas.c **** }
 475              		.loc 1 121 0 is_stmt 1
 476 009e 00BF     		nop
 477 00a0 1437     		adds	r7, r7, #20
 478              		.cfi_def_cfa_offset 4
 479              	.LVL26:
 480 00a2 BD46     		mov	sp, r7
 481              		.cfi_def_cfa_register 13
 482              		@ sp needed
 483 00a4 80BC     		pop	{r7}
 484              		.cfi_restore 7
 485              		.cfi_def_cfa_offset 0
 486              	.LVL27:
 487 00a6 7047     		bx	lr
 488              	.L33:
 489              		.align	2
 490              	.L32:
 491 00a8 00000000 		.word	dallas
 492 00ac 00000000 		.word	delay_5us
 493              		.cfi_endproc
 494              	.LFE67:
 496              		.section	.text.dallas_receive_byte,"ax",%progbits
 497              		.align	1
 498              		.global	dallas_receive_byte
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu softvfp
 504              	dallas_receive_byte:
 505              	.LFB68:
 122:../system/src/drivers/dallas.c **** 
 123:../system/src/drivers/dallas.c **** char __attribute__((optimize("O0"))) dallas_receive_byte(void) {
 506              		.loc 1 123 0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 8
 509              		@ frame_needed = 1, uses_anonymous_args = 0
 510              		@ link register save eliminated.
 511 0000 80B4     		push	{r7}
 512              		.cfi_def_cfa_offset 4
 513              		.cfi_offset 7, -4
 514 0002 83B0     		sub	sp, sp, #12
 515              		.cfi_def_cfa_offset 16
 516 0004 00AF     		add	r7, sp, #0
 517              		.cfi_def_cfa_register 7
 124:../system/src/drivers/dallas.c **** 	char data = 0, i;
 518              		.loc 1 124 0
 519 0006 0023     		movs	r3, #0
 520 0008 FB71     		strb	r3, [r7, #7]
 521              	.LVL28:
 125:../system/src/drivers/dallas.c **** 
 126:../system/src/drivers/dallas.c **** 	for (i = 0; i < 8; i++) {
 522              		.loc 1 126 0
 523 000a 0023     		movs	r3, #0
 524              	.LVL29:
 525 000c BB71     		strb	r3, [r7, #6]
 526              	.LVL30:
 527 000e 46E0     		b	.L35
 528              	.LVL31:
 529              	.L39:
 127:../system/src/drivers/dallas.c **** 
 128:../system/src/drivers/dallas.c **** 		// PULLING LINE LOW
 129:../system/src/drivers/dallas.c **** 		dallas.GPIOx->BSRR |= (dallas.GPIO_Pin << 16);	// line low
 530              		.loc 1 129 0
 531 0010 2C4B     		ldr	r3, .L42
 532 0012 1B68     		ldr	r3, [r3]
 533 0014 1A69     		ldr	r2, [r3, #16]
 534 0016 2B4B     		ldr	r3, .L42
 535 0018 9B88     		ldrh	r3, [r3, #4]
 536 001a 1B04     		lsls	r3, r3, #16
 537 001c 1946     		mov	r1, r3
 538 001e 294B     		ldr	r3, .L42
 539 0020 1B68     		ldr	r3, [r3]
 540 0022 0A43     		orrs	r2, r2, r1
 541 0024 1A61     		str	r2, [r3, #16]
 130:../system/src/drivers/dallas.c **** 		delay_5us = 2;		// delay 10us
 542              		.loc 1 130 0
 543 0026 284B     		ldr	r3, .L42+4
 544 0028 0222     		movs	r2, #2
 545 002a 1A60     		str	r2, [r3]
 131:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 546              		.loc 1 131 0
 547 002c 00BF     		nop
 548              	.L36:
 549              		.loc 1 131 0 is_stmt 0 discriminator 1
 550 002e 264B     		ldr	r3, .L42+4
 551 0030 1B68     		ldr	r3, [r3]
 552 0032 002B     		cmp	r3, #0
 553 0034 FBD1     		bne	.L36
 132:../system/src/drivers/dallas.c **** 
 133:../system/src/drivers/dallas.c **** 		// PULLING LINE BACK HIGH
 134:../system/src/drivers/dallas.c **** 		dallas.GPIOx->BSRR |= (dallas.GPIO_Pin);		// line high
 554              		.loc 1 134 0 is_stmt 1
 555 0036 234B     		ldr	r3, .L42
 556 0038 1B68     		ldr	r3, [r3]
 557 003a 1A69     		ldr	r2, [r3, #16]
 558 003c 214B     		ldr	r3, .L42
 559 003e 9B88     		ldrh	r3, [r3, #4]
 560 0040 1946     		mov	r1, r3
 561 0042 204B     		ldr	r3, .L42
 562 0044 1B68     		ldr	r3, [r3]
 563 0046 0A43     		orrs	r2, r2, r1
 564 0048 1A61     		str	r2, [r3, #16]
 135:../system/src/drivers/dallas.c **** 		delay_5us = 1;		// delay 10us
 565              		.loc 1 135 0
 566 004a 1F4B     		ldr	r3, .L42+4
 567 004c 0122     		movs	r2, #1
 568 004e 1A60     		str	r2, [r3]
 136:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 569              		.loc 1 136 0
 570 0050 00BF     		nop
 571              	.L37:
 572              		.loc 1 136 0 is_stmt 0 discriminator 1
 573 0052 1D4B     		ldr	r3, .L42+4
 574 0054 1B68     		ldr	r3, [r3]
 575 0056 002B     		cmp	r3, #0
 576 0058 FBD1     		bne	.L37
 137:../system/src/drivers/dallas.c **** 
 138:../system/src/drivers/dallas.c **** 		// SAMPLING PIN
 139:../system/src/drivers/dallas.c **** 		data |= (((dallas.GPIOx->IDR & dallas.GPIO_Pin_input) > 0 ? 1 : 0) << i);
 577              		.loc 1 139 0 is_stmt 1
 578 005a 1A4B     		ldr	r3, .L42
 579 005c 1B68     		ldr	r3, [r3]
 580 005e 9B68     		ldr	r3, [r3, #8]
 581 0060 184A     		ldr	r2, .L42
 582 0062 D288     		ldrh	r2, [r2, #6]
 583 0064 1340     		ands	r3, r3, r2
 584 0066 002B     		cmp	r3, #0
 585 0068 14BF     		ite	ne
 586 006a 0123     		movne	r3, #1
 587 006c 0023     		moveq	r3, #0
 588 006e DBB2     		uxtb	r3, r3
 589 0070 1A46     		mov	r2, r3
 590 0072 97F90630 		ldrsb	r3, [r7, #6]
 591 0076 02FA03F3 		lsl	r3, r2, r3
 592 007a 5AB2     		sxtb	r2, r3
 593 007c FB79     		ldrb	r3, [r7, #7]
 594 007e 1343     		orrs	r3, r3, r2
 595 0080 FB71     		strb	r3, [r7, #7]
 596              	.LVL32:
 140:../system/src/drivers/dallas.c **** 		delay_5us = 11;		// delay 50us for complete slot
 597              		.loc 1 140 0
 598 0082 114B     		ldr	r3, .L42+4
 599              	.LVL33:
 600 0084 0B22     		movs	r2, #11
 601 0086 1A60     		str	r2, [r3]
 141:../system/src/drivers/dallas.c **** 		while (delay_5us != 0);
 602              		.loc 1 141 0
 603 0088 00BF     		nop
 604              	.L38:
 605              		.loc 1 141 0 is_stmt 0 discriminator 1
 606 008a 0F4B     		ldr	r3, .L42+4
 607 008c 1B68     		ldr	r3, [r3]
 608 008e 002B     		cmp	r3, #0
 609 0090 FBD1     		bne	.L38
 126:../system/src/drivers/dallas.c **** 
 610              		.loc 1 126 0 is_stmt 1 discriminator 2
 611 0092 97F90630 		ldrsb	r3, [r7, #6]
 612 0096 DBB2     		uxtb	r3, r3
 613 0098 0133     		adds	r3, r3, #1
 614 009a DBB2     		uxtb	r3, r3
 615 009c BB71     		strb	r3, [r7, #6]
 616              	.LVL34:
 617              	.L35:
 126:../system/src/drivers/dallas.c **** 
 618              		.loc 1 126 0 is_stmt 0 discriminator 1
 619 009e 97F90630 		ldrsb	r3, [r7, #6]
 620 00a2 072B     		cmp	r3, #7
 621 00a4 B4DD     		ble	.L39
 142:../system/src/drivers/dallas.c **** 
 143:../system/src/drivers/dallas.c **** 	}
 144:../system/src/drivers/dallas.c **** 	delay_5us = 20;		// delay 100us for complete slot
 622              		.loc 1 144 0 is_stmt 1
 623 00a6 084B     		ldr	r3, .L42+4
 624 00a8 1422     		movs	r2, #20
 625 00aa 1A60     		str	r2, [r3]
 145:../system/src/drivers/dallas.c **** 	while (delay_5us != 0);
 626              		.loc 1 145 0
 627 00ac 00BF     		nop
 628              	.L40:
 629              		.loc 1 145 0 is_stmt 0 discriminator 1
 630 00ae 064B     		ldr	r3, .L42+4
 631 00b0 1B68     		ldr	r3, [r3]
 632 00b2 002B     		cmp	r3, #0
 633 00b4 FBD1     		bne	.L40
 146:../system/src/drivers/dallas.c **** 
 147:../system/src/drivers/dallas.c **** 	return data;
 634              		.loc 1 147 0 is_stmt 1
 635 00b6 97F90730 		ldrsb	r3, [r7, #7]
 148:../system/src/drivers/dallas.c **** }
 636              		.loc 1 148 0
 637 00ba 1846     		mov	r0, r3
 638 00bc 0C37     		adds	r7, r7, #12
 639              		.cfi_def_cfa_offset 4
 640 00be BD46     		mov	sp, r7
 641              		.cfi_def_cfa_register 13
 642              	.LVL35:
 643              		@ sp needed
 644 00c0 80BC     		pop	{r7}
 645              		.cfi_restore 7
 646              		.cfi_def_cfa_offset 0
 647 00c2 7047     		bx	lr
 648              	.L43:
 649              		.align	2
 650              	.L42:
 651 00c4 00000000 		.word	dallas
 652 00c8 00000000 		.word	delay_5us
 653              		.cfi_endproc
 654              	.LFE68:
 656              		.global	__aeabi_i2f
 657              		.global	__aeabi_fmul
 658              		.global	__aeabi_fadd
 659              		.global	__aeabi_fsub
 660              		.global	__aeabi_fcmplt
 661              		.global	__aeabi_fcmpgt
 662              		.section	.text.dallas_query,"ax",%progbits
 663              		.align	1
 664              		.global	dallas_query
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 668              		.fpu softvfp
 670              	dallas_query:
 671              	.LFB69:
 149:../system/src/drivers/dallas.c **** 
 150:../system/src/drivers/dallas.c **** float __attribute__((optimize("O0"))) dallas_query(dallas_qf_t *qf) {
 672              		.loc 1 150 0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 40
 675              		@ frame_needed = 1, uses_anonymous_args = 0
 676              	.LVL36:
 677 0000 90B5     		push	{r4, r7, lr}
 678              		.cfi_def_cfa_offset 12
 679              		.cfi_offset 4, -12
 680              		.cfi_offset 7, -8
 681              		.cfi_offset 14, -4
 682 0002 8BB0     		sub	sp, sp, #44
 683              		.cfi_def_cfa_offset 56
 684 0004 00AF     		add	r7, sp, #0
 685              		.cfi_def_cfa_register 7
 686 0006 7860     		str	r0, [r7, #4]
 151:../system/src/drivers/dallas.c **** 	unsigned char data[9];
 152:../system/src/drivers/dallas.c **** 	int crc;
 153:../system/src/drivers/dallas.c **** 	int i;
 154:../system/src/drivers/dallas.c **** 	char temp1, temp2, sign;
 155:../system/src/drivers/dallas.c **** 	unsigned temp3;
 156:../system/src/drivers/dallas.c **** 	float temperature = 0.0f;
 687              		.loc 1 156 0
 688 0008 4FF00003 		mov	r3, #0
 689 000c 3B62     		str	r3, [r7, #32]	@ float
 690              	.LVL37:
 157:../system/src/drivers/dallas.c **** 
 158:../system/src/drivers/dallas.c **** 	// ENABLE ONEWIRE DELAY TIMER
 159:../system/src/drivers/dallas.c **** 	dallas_config_timer();
 691              		.loc 1 159 0
 692 000e FFF7FEFF 		bl	dallas_config_timer
 693              	.LVL38:
 160:../system/src/drivers/dallas.c **** 
 161:../system/src/drivers/dallas.c **** 	memset(data, 0x00, 9);
 694              		.loc 1 161 0
 695 0012 07F10C03 		add	r3, r7, #12
 696 0016 0922     		movs	r2, #9
 697 0018 0021     		movs	r1, #0
 698 001a 1846     		mov	r0, r3
 699 001c FFF7FEFF 		bl	memset
 700              	.LVL39:
 162:../system/src/drivers/dallas.c **** 	dallas_reset();
 701              		.loc 1 162 0
 702 0020 FFF7FEFF 		bl	dallas_reset
 703              	.LVL40:
 163:../system/src/drivers/dallas.c **** 	dallas_send_byte(0xCC);	// ROM skip
 704              		.loc 1 163 0
 705 0024 6FF03300 		mvn	r0, #51
 706 0028 FFF7FEFF 		bl	dallas_send_byte
 707              	.LVL41:
 164:../system/src/drivers/dallas.c **** 	dallas_send_byte(0x44);	// Temperature conversion
 708              		.loc 1 164 0
 709 002c 4420     		movs	r0, #68
 710 002e FFF7FEFF 		bl	dallas_send_byte
 711              	.LVL42:
 165:../system/src/drivers/dallas.c **** 	delay_5us = 190000;		// 800msec delay for conversion
 712              		.loc 1 165 0
 713 0032 784B     		ldr	r3, .L68
 714 0034 784A     		ldr	r2, .L68+4
 715 0036 1A60     		str	r2, [r3]
 166:../system/src/drivers/dallas.c **** 	while (delay_5us != 0);
 716              		.loc 1 166 0
 717 0038 00BF     		nop
 718              	.L45:
 719              		.loc 1 166 0 is_stmt 0 discriminator 1
 720 003a 764B     		ldr	r3, .L68
 721 003c 1B68     		ldr	r3, [r3]
 722 003e 002B     		cmp	r3, #0
 723 0040 FBD1     		bne	.L45
 167:../system/src/drivers/dallas.c **** 	dallas_reset();
 724              		.loc 1 167 0 is_stmt 1
 725 0042 FFF7FEFF 		bl	dallas_reset
 726              	.LVL43:
 168:../system/src/drivers/dallas.c **** 	dallas_send_byte(0xCC);
 727              		.loc 1 168 0
 728 0046 6FF03300 		mvn	r0, #51
 729 004a FFF7FEFF 		bl	dallas_send_byte
 730              	.LVL44:
 169:../system/src/drivers/dallas.c **** 	dallas_send_byte(0xBE);	// read scratchpad
 731              		.loc 1 169 0
 732 004e 6FF04100 		mvn	r0, #65
 733 0052 FFF7FEFF 		bl	dallas_send_byte
 734              	.LVL45:
 170:../system/src/drivers/dallas.c **** 	for (i = 0; i <= 8; i++)
 735              		.loc 1 170 0
 736 0056 0023     		movs	r3, #0
 737 0058 7B62     		str	r3, [r7, #36]
 738              	.LVL46:
 739 005a 0CE0     		b	.L46
 740              	.L47:
 171:../system/src/drivers/dallas.c **** 		data[i] = dallas_receive_byte();
 741              		.loc 1 171 0 discriminator 3
 742 005c FFF7FEFF 		bl	dallas_receive_byte
 743              	.LVL47:
 744 0060 0346     		mov	r3, r0
 745 0062 D9B2     		uxtb	r1, r3
 746 0064 07F10C02 		add	r2, r7, #12
 747 0068 7B6A     		ldr	r3, [r7, #36]
 748 006a 1344     		add	r3, r3, r2
 749 006c 0A46     		mov	r2, r1
 750 006e 1A70     		strb	r2, [r3]
 170:../system/src/drivers/dallas.c **** 	for (i = 0; i <= 8; i++)
 751              		.loc 1 170 0 discriminator 3
 752 0070 7B6A     		ldr	r3, [r7, #36]
 753 0072 0133     		adds	r3, r3, #1
 754 0074 7B62     		str	r3, [r7, #36]
 755              	.LVL48:
 756              	.L46:
 170:../system/src/drivers/dallas.c **** 	for (i = 0; i <= 8; i++)
 757              		.loc 1 170 0 is_stmt 0 discriminator 1
 758 0076 7B6A     		ldr	r3, [r7, #36]
 759 0078 082B     		cmp	r3, #8
 760 007a EFDD     		ble	.L47
 172:../system/src/drivers/dallas.c **** 
 173:../system/src/drivers/dallas.c **** 	// DISABLE ONEWIRE DELAY TIMER
 174:../system/src/drivers/dallas.c **** 	dallas_deconfig_timer();
 761              		.loc 1 174 0 is_stmt 1
 762 007c FFF7FEFF 		bl	dallas_deconfig_timer
 763              	.LVL49:
 175:../system/src/drivers/dallas.c **** 
 176:../system/src/drivers/dallas.c **** 	crc = dallas_calculate_crc8(data, 8);
 764              		.loc 1 176 0
 765 0080 07F10C03 		add	r3, r7, #12
 766 0084 0821     		movs	r1, #8
 767 0086 1846     		mov	r0, r3
 768 0088 FFF7FEFF 		bl	dallas_calculate_crc8
 769              	.LVL50:
 770 008c 0346     		mov	r3, r0
 771 008e FB61     		str	r3, [r7, #28]
 772              	.LVL51:
 177:../system/src/drivers/dallas.c **** 
 178:../system/src/drivers/dallas.c **** 	if ((data[0] == 0x00 && data[1] == 0x00 && data[2] == 0x00 && data[3] == 0x00 && data[4] == 0x00 &
 773              		.loc 1 178 0
 774 0090 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 775 0092 002B     		cmp	r3, #0
 776 0094 11D1     		bne	.L48
 777              		.loc 1 178 0 is_stmt 0 discriminator 1
 778 0096 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 779 0098 002B     		cmp	r3, #0
 780 009a 0ED1     		bne	.L48
 781              		.loc 1 178 0 discriminator 3
 782 009c BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 783 009e 002B     		cmp	r3, #0
 784 00a0 0BD1     		bne	.L48
 785              		.loc 1 178 0 discriminator 5
 786 00a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 787 00a4 002B     		cmp	r3, #0
 788 00a6 08D1     		bne	.L48
 789              		.loc 1 178 0 discriminator 7
 790 00a8 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 791 00aa 002B     		cmp	r3, #0
 792 00ac 05D1     		bne	.L48
 793              		.loc 1 178 0 discriminator 9
 794 00ae 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 795 00b0 002B     		cmp	r3, #0
 796 00b2 02D1     		bne	.L48
 797              		.loc 1 178 0 discriminator 11
 798 00b4 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 799 00b6 002B     		cmp	r3, #0
 800 00b8 14D0     		beq	.L49
 801              	.L48:
 179:../system/src/drivers/dallas.c **** 			(data[0] == 0xFF && data[1] == 0xFF && data[2] == 0xFF && data[3] == 0xFF && data[4] == 0xFF && 
 802              		.loc 1 179 0 is_stmt 1 discriminator 13
 803 00ba 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 178:../system/src/drivers/dallas.c **** 			(data[0] == 0xFF && data[1] == 0xFF && data[2] == 0xFF && data[3] == 0xFF && data[4] == 0xFF && 
 804              		.loc 1 178 0 discriminator 13
 805 00bc FF2B     		cmp	r3, #255
 806 00be 17D1     		bne	.L50
 807              		.loc 1 179 0
 808 00c0 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 809 00c2 FF2B     		cmp	r3, #255
 810 00c4 14D1     		bne	.L50
 811              		.loc 1 179 0 is_stmt 0 discriminator 1
 812 00c6 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 813 00c8 FF2B     		cmp	r3, #255
 814 00ca 11D1     		bne	.L50
 815              		.loc 1 179 0 discriminator 2
 816 00cc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 817 00ce FF2B     		cmp	r3, #255
 818 00d0 0ED1     		bne	.L50
 819              		.loc 1 179 0 discriminator 3
 820 00d2 3B7C     		ldrb	r3, [r7, #16]	@ zero_extendqisi2
 821 00d4 FF2B     		cmp	r3, #255
 822 00d6 0BD1     		bne	.L50
 823              		.loc 1 179 0 discriminator 4
 824 00d8 7B7C     		ldrb	r3, [r7, #17]	@ zero_extendqisi2
 825 00da FF2B     		cmp	r3, #255
 826 00dc 08D1     		bne	.L50
 827              		.loc 1 179 0 discriminator 5
 828 00de BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 829 00e0 FF2B     		cmp	r3, #255
 830 00e2 05D1     		bne	.L50
 831              	.L49:
 180:../system/src/drivers/dallas.c **** 	{
 181:../system/src/drivers/dallas.c **** 		*qf = DALLAS_QF_NOT_AVALIABLE;
 832              		.loc 1 181 0 is_stmt 1
 833 00e4 7B68     		ldr	r3, [r7, #4]
 834 00e6 0322     		movs	r2, #3
 835 00e8 1A70     		strb	r2, [r3]
 182:../system/src/drivers/dallas.c **** 		return -128.0f;
 836              		.loc 1 182 0
 837 00ea 4FF04343 		mov	r3, #-1023410176
 838 00ee 8CE0     		b	.L65
 839              	.L50:
 183:../system/src/drivers/dallas.c **** 	}
 184:../system/src/drivers/dallas.c **** 
 185:../system/src/drivers/dallas.c **** 	if (crc == data[8]) {
 840              		.loc 1 185 0
 841 00f0 3B7D     		ldrb	r3, [r7, #20]	@ zero_extendqisi2
 842 00f2 1A46     		mov	r2, r3
 843 00f4 FB69     		ldr	r3, [r7, #28]
 844 00f6 9342     		cmp	r3, r2
 845 00f8 59D1     		bne	.L52
 186:../system/src/drivers/dallas.c **** 
 187:../system/src/drivers/dallas.c **** 		temp3 = data[0] | (data[1] << 8);		// combined LSB and MSB
 846              		.loc 1 187 0
 847 00fa 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 848 00fc 1A46     		mov	r2, r3
 849 00fe 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 850 0100 1B02     		lsls	r3, r3, #8
 851 0102 1343     		orrs	r3, r3, r2
 852 0104 BB61     		str	r3, [r7, #24]
 853              	.LVL52:
 188:../system/src/drivers/dallas.c **** 		temp1 = (0x7F0 & temp3) >> 4;			// extracting absolute without decimal part
 854              		.loc 1 188 0
 855 0106 BB69     		ldr	r3, [r7, #24]
 856 0108 1B09     		lsrs	r3, r3, #4
 857              	.LVL53:
 858 010a 5BB2     		sxtb	r3, r3
 859 010c 03F07F03 		and	r3, r3, #127
 860 0110 FB75     		strb	r3, [r7, #23]
 861              	.LVL54:
 189:../system/src/drivers/dallas.c **** 		temp2 = 0xF & temp3;					// extracting decimal part as number of 1/8 degrees
 862              		.loc 1 189 0
 863 0112 BB69     		ldr	r3, [r7, #24]
 864              	.LVL55:
 865 0114 5BB2     		sxtb	r3, r3
 866 0116 03F00F03 		and	r3, r3, #15
 867 011a BB75     		strb	r3, [r7, #22]
 868              	.LVL56:
 190:../system/src/drivers/dallas.c **** 		sign = (temp3 & 0xF000) ? -1 : 1;		// extracting sign
 869              		.loc 1 190 0
 870 011c BB69     		ldr	r3, [r7, #24]
 871              	.LVL57:
 872 011e 03F47043 		and	r3, r3, #61440
 873 0122 002B     		cmp	r3, #0
 874 0124 02D0     		beq	.L53
 875              		.loc 1 190 0 is_stmt 0 discriminator 1
 876 0126 4FF0FF33 		mov	r3, #-1
 877 012a 00E0     		b	.L54
 878              	.L53:
 879              		.loc 1 190 0 discriminator 2
 880 012c 0123     		movs	r3, #1
 881              	.L54:
 882              		.loc 1 190 0 discriminator 4
 883 012e 7B75     		strb	r3, [r7, #21]
 884              	.LVL58:
 191:../system/src/drivers/dallas.c **** 		if (sign == 1)
 885              		.loc 1 191 0 is_stmt 1 discriminator 4
 886 0130 97F91530 		ldrsb	r3, [r7, #21]
 887              	.LVL59:
 888 0134 012B     		cmp	r3, #1
 889 0136 18D1     		bne	.L55
 192:../system/src/drivers/dallas.c **** 			temperature = (float)temp1 + temp2 * 0.0625f;
 890              		.loc 1 192 0
 891 0138 97F91730 		ldrsb	r3, [r7, #23]
 892 013c 1846     		mov	r0, r3
 893              	.LVL60:
 894 013e FFF7FEFF 		bl	__aeabi_i2f
 895              	.LVL61:
 896 0142 0446     		mov	r4, r0
 897 0144 97F91630 		ldrsb	r3, [r7, #22]
 898 0148 1846     		mov	r0, r3
 899 014a FFF7FEFF 		bl	__aeabi_i2f
 900              	.LVL62:
 901 014e 0346     		mov	r3, r0
 902 0150 4FF07651 		mov	r1, #1031798784
 903 0154 1846     		mov	r0, r3
 904 0156 FFF7FEFF 		bl	__aeabi_fmul
 905              	.LVL63:
 906 015a 0346     		mov	r3, r0
 907 015c 1946     		mov	r1, r3
 908 015e 2046     		mov	r0, r4
 909 0160 FFF7FEFF 		bl	__aeabi_fadd
 910              	.LVL64:
 911 0164 0346     		mov	r3, r0
 912 0166 3B62     		str	r3, [r7, #32]	@ float
 913              	.LVL65:
 914 0168 27E0     		b	.L57
 915              	.LVL66:
 916              	.L55:
 193:../system/src/drivers/dallas.c **** 		else
 194:../system/src/drivers/dallas.c **** 			temperature = -1.0f * (128.0f - (float)temp1 - (float)temp2 * 0.0625f);
 917              		.loc 1 194 0
 918 016a 97F91730 		ldrsb	r3, [r7, #23]
 919 016e 1846     		mov	r0, r3
 920              	.LVL67:
 921 0170 FFF7FEFF 		bl	__aeabi_i2f
 922              	.LVL68:
 923 0174 0346     		mov	r3, r0
 924 0176 1946     		mov	r1, r3
 925 0178 4FF08640 		mov	r0, #1124073472
 926 017c FFF7FEFF 		bl	__aeabi_fsub
 927              	.LVL69:
 928 0180 0346     		mov	r3, r0
 929 0182 1C46     		mov	r4, r3
 930 0184 97F91630 		ldrsb	r3, [r7, #22]
 931 0188 1846     		mov	r0, r3
 932 018a FFF7FEFF 		bl	__aeabi_i2f
 933              	.LVL70:
 934 018e 0346     		mov	r3, r0
 935 0190 4FF07651 		mov	r1, #1031798784
 936 0194 1846     		mov	r0, r3
 937 0196 FFF7FEFF 		bl	__aeabi_fmul
 938              	.LVL71:
 939 019a 0346     		mov	r3, r0
 940 019c 1946     		mov	r1, r3
 941 019e 2046     		mov	r0, r4
 942 01a0 FFF7FEFF 		bl	__aeabi_fsub
 943              	.LVL72:
 944 01a4 0346     		mov	r3, r0
 945 01a6 83F00043 		eor	r3, r3, #-2147483648
 946 01aa 3B62     		str	r3, [r7, #32]	@ float
 947              	.LVL73:
 948 01ac 05E0     		b	.L57
 949              	.LVL74:
 950              	.L52:
 195:../system/src/drivers/dallas.c **** 	}
 196:../system/src/drivers/dallas.c **** 	else {
 197:../system/src/drivers/dallas.c **** 		*qf = DALLAS_QF_NOT_AVALIABLE;
 951              		.loc 1 197 0
 952 01ae 7B68     		ldr	r3, [r7, #4]
 953 01b0 0322     		movs	r2, #3
 954 01b2 1A70     		strb	r2, [r3]
 198:../system/src/drivers/dallas.c **** 		return -128.0f;
 955              		.loc 1 198 0
 956 01b4 4FF04343 		mov	r3, #-1023410176
 957 01b8 27E0     		b	.L65
 958              	.LVL75:
 959              	.L57:
 199:../system/src/drivers/dallas.c **** 	}
 200:../system/src/drivers/dallas.c **** 
 201:../system/src/drivers/dallas.c **** 	if (temperature < -50.0f || temperature > 120.0f)
 960              		.loc 1 201 0
 961 01ba 1849     		ldr	r1, .L68+8
 962 01bc 386A     		ldr	r0, [r7, #32]	@ float
 963 01be FFF7FEFF 		bl	__aeabi_fcmplt
 964              	.LVL76:
 965 01c2 0346     		mov	r3, r0
 966 01c4 002B     		cmp	r3, #0
 967 01c6 06D1     		bne	.L58
 968              		.loc 1 201 0 is_stmt 0 discriminator 1
 969 01c8 1549     		ldr	r1, .L68+12
 970 01ca 386A     		ldr	r0, [r7, #32]	@ float
 971 01cc FFF7FEFF 		bl	__aeabi_fcmpgt
 972              	.LVL77:
 973 01d0 0346     		mov	r3, r0
 974 01d2 002B     		cmp	r3, #0
 975 01d4 03D0     		beq	.L66
 976              	.L58:
 202:../system/src/drivers/dallas.c **** 		*qf = DALLAS_QF_NOT_AVALIABLE;
 977              		.loc 1 202 0 is_stmt 1
 978 01d6 7B68     		ldr	r3, [r7, #4]
 979 01d8 0322     		movs	r2, #3
 980 01da 1A70     		strb	r2, [r3]
 981 01dc 14E0     		b	.L61
 982              	.L66:
 203:../system/src/drivers/dallas.c **** 	else if (temperature < -25.0f || temperature > 38.75f)
 983              		.loc 1 203 0
 984 01de 1149     		ldr	r1, .L68+16
 985 01e0 386A     		ldr	r0, [r7, #32]	@ float
 986 01e2 FFF7FEFF 		bl	__aeabi_fcmplt
 987              	.LVL78:
 988 01e6 0346     		mov	r3, r0
 989 01e8 002B     		cmp	r3, #0
 990 01ea 06D1     		bne	.L62
 991              		.loc 1 203 0 is_stmt 0 discriminator 1
 992 01ec 0E49     		ldr	r1, .L68+20
 993 01ee 386A     		ldr	r0, [r7, #32]	@ float
 994 01f0 FFF7FEFF 		bl	__aeabi_fcmpgt
 995              	.LVL79:
 996 01f4 0346     		mov	r3, r0
 997 01f6 002B     		cmp	r3, #0
 998 01f8 03D0     		beq	.L67
 999              	.L62:
 204:../system/src/drivers/dallas.c **** 		*qf = DALLAS_QF_DEGRADATED;
 1000              		.loc 1 204 0 is_stmt 1
 1001 01fa 7B68     		ldr	r3, [r7, #4]
 1002 01fc 0222     		movs	r2, #2
 1003 01fe 1A70     		strb	r2, [r3]
 1004 0200 02E0     		b	.L61
 1005              	.L67:
 205:../system/src/drivers/dallas.c **** 	else
 206:../system/src/drivers/dallas.c **** 		*qf = DALLAS_QF_FULL;
 1006              		.loc 1 206 0
 1007 0202 7B68     		ldr	r3, [r7, #4]
 1008 0204 0122     		movs	r2, #1
 1009 0206 1A70     		strb	r2, [r3]
 1010              	.L61:
 207:../system/src/drivers/dallas.c **** 
 208:../system/src/drivers/dallas.c **** 	return temperature;
 1011              		.loc 1 208 0
 1012 0208 3B6A     		ldr	r3, [r7, #32]	@ float
 1013              	.LVL80:
 1014              	.L65:
 209:../system/src/drivers/dallas.c **** 
 210:../system/src/drivers/dallas.c **** }
 1015              		.loc 1 210 0 discriminator 1
 1016 020a 1846     		mov	r0, r3
 1017 020c 2C37     		adds	r7, r7, #44
 1018              		.cfi_def_cfa_offset 12
 1019              	.LVL81:
 1020 020e BD46     		mov	sp, r7
 1021              		.cfi_def_cfa_register 13
 1022              		@ sp needed
 1023 0210 90BD     		pop	{r4, r7, pc}
 1024              	.LVL82:
 1025              	.L69:
 1026 0212 00BF     		.align	2
 1027              	.L68:
 1028 0214 00000000 		.word	delay_5us
 1029 0218 30E60200 		.word	190000
 1030 021c 000048C2 		.word	-1035468800
 1031 0220 0000F042 		.word	1123024896
 1032 0224 0000C8C1 		.word	-1043857408
 1033 0228 00001B42 		.word	1109065728
 1034              		.cfi_endproc
 1035              	.LFE69:
 1037              		.section	.text.dallas_calculate_crc8,"ax",%progbits
 1038              		.align	1
 1039              		.global	dallas_calculate_crc8
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1043              		.fpu softvfp
 1045              	dallas_calculate_crc8:
 1046              	.LFB70:
 211:../system/src/drivers/dallas.c **** 
 212:../system/src/drivers/dallas.c **** uint8_t dallas_calculate_crc8(uint8_t *addr, uint8_t len) {
 1047              		.loc 1 212 0
 1048              		.cfi_startproc
 1049              		@ args = 0, pretend = 0, frame = 0
 1050              		@ frame_needed = 0, uses_anonymous_args = 0
 1051              		@ link register save eliminated.
 1052              	.LVL83:
 1053 0000 30B4     		push	{r4, r5}
 1054              		.cfi_def_cfa_offset 8
 1055              		.cfi_offset 4, -8
 1056              		.cfi_offset 5, -4
 1057              	.LVL84:
 213:../system/src/drivers/dallas.c **** 	uint8_t crc = 0, inbyte, i, mix;
 1058              		.loc 1 213 0
 1059 0002 0022     		movs	r2, #0
 214:../system/src/drivers/dallas.c **** 
 215:../system/src/drivers/dallas.c **** 	while (len--) {
 1060              		.loc 1 215 0
 1061 0004 10E0     		b	.L71
 1062              	.LVL85:
 1063              	.L73:
 216:../system/src/drivers/dallas.c **** 		inbyte = *addr++;
 217:../system/src/drivers/dallas.c **** 		for (i = 8; i; i--) {
 218:../system/src/drivers/dallas.c **** 			mix = (crc ^ inbyte) & 0x01;
 219:../system/src/drivers/dallas.c **** 			crc >>= 1;
 220:../system/src/drivers/dallas.c **** 			if (mix) {
 221:../system/src/drivers/dallas.c **** 				crc ^= 0x8C;
 222:../system/src/drivers/dallas.c **** 			}
 223:../system/src/drivers/dallas.c **** 			inbyte >>= 1;
 1064              		.loc 1 223 0 discriminator 2
 1065 0006 4008     		lsrs	r0, r0, #1
 1066              	.LVL86:
 217:../system/src/drivers/dallas.c **** 			mix = (crc ^ inbyte) & 0x01;
 1067              		.loc 1 217 0 discriminator 2
 1068 0008 013B     		subs	r3, r3, #1
 1069              	.LVL87:
 1070 000a DBB2     		uxtb	r3, r3
 1071              	.LVL88:
 1072              	.L72:
 217:../system/src/drivers/dallas.c **** 			mix = (crc ^ inbyte) & 0x01;
 1073              		.loc 1 217 0 is_stmt 0 discriminator 1
 1074 000c 53B1     		cbz	r3, .L77
 218:../system/src/drivers/dallas.c **** 			crc >>= 1;
 1075              		.loc 1 218 0 is_stmt 1
 1076 000e 82EA0001 		eor	r1, r2, r0
 220:../system/src/drivers/dallas.c **** 				crc ^= 0x8C;
 1077              		.loc 1 220 0
 1078 0012 11F0010F 		tst	r1, #1
 1079 0016 4FEA5202 		lsr	r2, r2, #1
 1080              	.LVL89:
 1081 001a F4D0     		beq	.L73
 221:../system/src/drivers/dallas.c **** 			}
 1082              		.loc 1 221 0
 1083 001c 82F08C02 		eor	r2, r2, #140
 1084 0020 D2B2     		uxtb	r2, r2
 1085              	.LVL90:
 1086 0022 F0E7     		b	.L73
 1087              	.L77:
 215:../system/src/drivers/dallas.c **** 		inbyte = *addr++;
 1088              		.loc 1 215 0
 1089 0024 2146     		mov	r1, r4
 216:../system/src/drivers/dallas.c **** 		for (i = 8; i; i--) {
 1090              		.loc 1 216 0
 1091 0026 2846     		mov	r0, r5
 1092              	.LVL91:
 1093              	.L71:
 215:../system/src/drivers/dallas.c **** 		inbyte = *addr++;
 1094              		.loc 1 215 0
 1095 0028 4B1E     		subs	r3, r1, #1
 1096 002a DCB2     		uxtb	r4, r3
 1097              	.LVL92:
 1098 002c 19B1     		cbz	r1, .L78
 216:../system/src/drivers/dallas.c **** 		for (i = 8; i; i--) {
 1099              		.loc 1 216 0
 1100 002e 451C     		adds	r5, r0, #1
 1101              	.LVL93:
 1102 0030 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1103              	.LVL94:
 217:../system/src/drivers/dallas.c **** 			mix = (crc ^ inbyte) & 0x01;
 1104              		.loc 1 217 0
 1105 0032 0823     		movs	r3, #8
 1106 0034 EAE7     		b	.L72
 1107              	.LVL95:
 1108              	.L78:
 224:../system/src/drivers/dallas.c **** 		}
 225:../system/src/drivers/dallas.c **** 	}
 226:../system/src/drivers/dallas.c **** 
 227:../system/src/drivers/dallas.c **** 	/* Return calculated CRC */
 228:../system/src/drivers/dallas.c **** 	return crc;
 229:../system/src/drivers/dallas.c **** }
 1109              		.loc 1 229 0
 1110 0036 1046     		mov	r0, r2
 1111              	.LVL96:
 1112 0038 30BC     		pop	{r4, r5}
 1113              		.cfi_restore 5
 1114              		.cfi_restore 4
 1115              		.cfi_def_cfa_offset 0
 1116              	.LVL97:
 1117 003a 7047     		bx	lr
 1118              		.cfi_endproc
 1119              	.LFE70:
 1121              		.section	.text.dallas_average,"ax",%progbits
 1122              		.align	1
 1123              		.global	dallas_average
 1124              		.syntax unified
 1125              		.thumb
 1126              		.thumb_func
 1127              		.fpu softvfp
 1129              	dallas_average:
 1130              	.LFB71:
 230:../system/src/drivers/dallas.c **** 
 231:../system/src/drivers/dallas.c **** void dallas_average(float in, dallas_average_t* average) {
 1131              		.loc 1 231 0
 1132              		.cfi_startproc
 1133              		@ args = 0, pretend = 0, frame = 0
 1134              		@ frame_needed = 0, uses_anonymous_args = 0
 1135              		@ link register save eliminated.
 1136              	.LVL98:
 232:../system/src/drivers/dallas.c **** 	*average->current = in;
 1137              		.loc 1 232 0
 1138 0000 CB6A     		ldr	r3, [r1, #44]
 1139 0002 1860     		str	r0, [r3]	@ float
 233:../system/src/drivers/dallas.c **** 
 234:../system/src/drivers/dallas.c **** 	if (average->current == average->end) {
 1140              		.loc 1 234 0
 1141 0004 CB6A     		ldr	r3, [r1, #44]
 1142 0006 8A6A     		ldr	r2, [r1, #40]
 1143 0008 9342     		cmp	r3, r2
 1144 000a 02D0     		beq	.L82
 235:../system/src/drivers/dallas.c **** 		average->current = average->begin;
 236:../system/src/drivers/dallas.c **** 	}
 237:../system/src/drivers/dallas.c **** 	else {
 238:../system/src/drivers/dallas.c **** 		average->current++;
 1145              		.loc 1 238 0
 1146 000c 0433     		adds	r3, r3, #4
 1147 000e CB62     		str	r3, [r1, #44]
 239:../system/src/drivers/dallas.c **** 	}
 240:../system/src/drivers/dallas.c **** 
 241:../system/src/drivers/dallas.c **** }
 1148              		.loc 1 241 0
 1149 0010 7047     		bx	lr
 1150              	.L82:
 235:../system/src/drivers/dallas.c **** 		average->current = average->begin;
 1151              		.loc 1 235 0
 1152 0012 4B6A     		ldr	r3, [r1, #36]
 1153 0014 CB62     		str	r3, [r1, #44]
 1154 0016 7047     		bx	lr
 1155              		.cfi_endproc
 1156              	.LFE71:
 1158              		.global	__aeabi_fcmpeq
 1159              		.global	__aeabi_fdiv
 1160              		.section	.text.dallas_get_average,"ax",%progbits
 1161              		.align	1
 1162              		.global	dallas_get_average
 1163              		.syntax unified
 1164              		.thumb
 1165              		.thumb_func
 1166              		.fpu softvfp
 1168              	dallas_get_average:
 1169              	.LFB72:
 242:../system/src/drivers/dallas.c **** 
 243:../system/src/drivers/dallas.c **** float dallas_get_average(const dallas_average_t* average) {
 1170              		.loc 1 243 0
 1171              		.cfi_startproc
 1172              		@ args = 0, pretend = 0, frame = 0
 1173              		@ frame_needed = 0, uses_anonymous_args = 0
 1174              	.LVL99:
 1175 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1176              		.cfi_def_cfa_offset 24
 1177              		.cfi_offset 4, -24
 1178              		.cfi_offset 5, -20
 1179              		.cfi_offset 6, -16
 1180              		.cfi_offset 7, -12
 1181              		.cfi_offset 8, -8
 1182              		.cfi_offset 14, -4
 1183 0004 8046     		mov	r8, r0
 1184              	.LVL100:
 1185              	.LBB35:
 244:../system/src/drivers/dallas.c **** 	float out = 0.0f;
 245:../system/src/drivers/dallas.c **** 	uint8_t j = 0;
 246:../system/src/drivers/dallas.c **** 
 247:../system/src/drivers/dallas.c **** 	for (int i = 0; i < DALLAS_AVERAGE_LN; i++) {
 1186              		.loc 1 247 0
 1187 0006 0024     		movs	r4, #0
 1188              	.LBE35:
 245:../system/src/drivers/dallas.c **** 
 1189              		.loc 1 245 0
 1190 0008 2546     		mov	r5, r4
 244:../system/src/drivers/dallas.c **** 	float out = 0.0f;
 1191              		.loc 1 244 0
 1192 000a 0027     		movs	r7, #0
 1193              	.LBB36:
 1194              		.loc 1 247 0
 1195 000c 00E0     		b	.L84
 1196              	.LVL101:
 1197              	.L85:
 1198              		.loc 1 247 0 is_stmt 0 discriminator 2
 1199 000e 0134     		adds	r4, r4, #1
 1200              	.LVL102:
 1201              	.L84:
 1202              		.loc 1 247 0 discriminator 1
 1203 0010 082C     		cmp	r4, #8
 1204 0012 10DC     		bgt	.L90
 248:../system/src/drivers/dallas.c **** 		if (average->values[i] == DALLAS_INIT_VALUE)
 1205              		.loc 1 248 0 is_stmt 1
 1206 0014 58F82460 		ldr	r6, [r8, r4, lsl #2]	@ float
 1207 0018 4FF04341 		mov	r1, #-1023410176
 1208 001c 3046     		mov	r0, r6
 1209 001e FFF7FEFF 		bl	__aeabi_fcmpeq
 1210              	.LVL103:
 1211 0022 0028     		cmp	r0, #0
 1212 0024 F3D1     		bne	.L85
 249:../system/src/drivers/dallas.c **** 			continue;
 250:../system/src/drivers/dallas.c **** 
 251:../system/src/drivers/dallas.c **** 		out += average->values[i];
 1213              		.loc 1 251 0
 1214 0026 3146     		mov	r1, r6
 1215 0028 3846     		mov	r0, r7
 1216 002a FFF7FEFF 		bl	__aeabi_fadd
 1217              	.LVL104:
 1218 002e 0746     		mov	r7, r0
 1219              	.LVL105:
 252:../system/src/drivers/dallas.c **** 		j++;
 1220              		.loc 1 252 0
 1221 0030 0135     		adds	r5, r5, #1
 1222              	.LVL106:
 1223 0032 EDB2     		uxtb	r5, r5
 1224              	.LVL107:
 1225 0034 EBE7     		b	.L85
 1226              	.LVL108:
 1227              	.L90:
 1228              	.LBE36:
 253:../system/src/drivers/dallas.c **** 	}
 254:../system/src/drivers/dallas.c **** 	if (j > 0) {
 1229              		.loc 1 254 0
 1230 0036 45B1     		cbz	r5, .L88
 255:../system/src/drivers/dallas.c **** 		out /= j;
 1231              		.loc 1 255 0
 1232 0038 2846     		mov	r0, r5
 1233 003a FFF7FEFF 		bl	__aeabi_i2f
 1234              	.LVL109:
 1235 003e 0146     		mov	r1, r0
 1236 0040 3846     		mov	r0, r7
 1237 0042 FFF7FEFF 		bl	__aeabi_fdiv
 1238              	.LVL110:
 1239              	.L83:
 256:../system/src/drivers/dallas.c **** 		return out;
 257:../system/src/drivers/dallas.c **** 	}
 258:../system/src/drivers/dallas.c **** 	else {
 259:../system/src/drivers/dallas.c **** 		return DALLAS_INIT_VALUE;
 260:../system/src/drivers/dallas.c **** 	}
 261:../system/src/drivers/dallas.c **** }
 1240              		.loc 1 261 0
 1241 0046 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1242              	.LVL111:
 1243              	.L88:
 259:../system/src/drivers/dallas.c **** 	}
 1244              		.loc 1 259 0
 1245 004a 4FF04340 		mov	r0, #-1023410176
 1246 004e FAE7     		b	.L83
 1247              		.cfi_endproc
 1248              	.LFE72:
 1250              		.section	.text.dallas_get_min,"ax",%progbits
 1251              		.align	1
 1252              		.global	dallas_get_min
 1253              		.syntax unified
 1254              		.thumb
 1255              		.thumb_func
 1256              		.fpu softvfp
 1258              	dallas_get_min:
 1259              	.LFB73:
 262:../system/src/drivers/dallas.c **** 
 263:../system/src/drivers/dallas.c **** float dallas_get_min(const dallas_average_t* average) {
 1260              		.loc 1 263 0
 1261              		.cfi_startproc
 1262              		@ args = 0, pretend = 0, frame = 0
 1263              		@ frame_needed = 0, uses_anonymous_args = 0
 1264              	.LVL112:
 1265 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1266              		.cfi_def_cfa_offset 24
 1267              		.cfi_offset 3, -24
 1268              		.cfi_offset 4, -20
 1269              		.cfi_offset 5, -16
 1270              		.cfi_offset 6, -12
 1271              		.cfi_offset 7, -8
 1272              		.cfi_offset 14, -4
 1273 0002 0746     		mov	r7, r0
 1274              	.LVL113:
 1275              	.LBB37:
 264:../system/src/drivers/dallas.c **** 	float out = 128.0f;
 265:../system/src/drivers/dallas.c **** 
 266:../system/src/drivers/dallas.c **** 	for (int i = 0; i < DALLAS_AVERAGE_LN; i++) {
 1276              		.loc 1 266 0
 1277 0004 0024     		movs	r4, #0
 1278              	.LBE37:
 264:../system/src/drivers/dallas.c **** 	float out = 128.0f;
 1279              		.loc 1 264 0
 1280 0006 4FF08646 		mov	r6, #1124073472
 1281              	.LBB38:
 1282              		.loc 1 266 0
 1283 000a 00E0     		b	.L92
 1284              	.LVL114:
 1285              	.L93:
 1286              		.loc 1 266 0 is_stmt 0 discriminator 2
 1287 000c 0134     		adds	r4, r4, #1
 1288              	.LVL115:
 1289              	.L92:
 1290              		.loc 1 266 0 discriminator 1
 1291 000e 082C     		cmp	r4, #8
 1292 0010 10DC     		bgt	.L97
 267:../system/src/drivers/dallas.c **** 		if (average->values[i] == DALLAS_INIT_VALUE)
 1293              		.loc 1 267 0 is_stmt 1
 1294 0012 57F82450 		ldr	r5, [r7, r4, lsl #2]	@ float
 1295 0016 4FF04341 		mov	r1, #-1023410176
 1296 001a 2846     		mov	r0, r5
 1297 001c FFF7FEFF 		bl	__aeabi_fcmpeq
 1298              	.LVL116:
 1299 0020 0028     		cmp	r0, #0
 1300 0022 F3D1     		bne	.L93
 268:../system/src/drivers/dallas.c **** 			continue;
 269:../system/src/drivers/dallas.c **** 
 270:../system/src/drivers/dallas.c **** 		if (average->values[i] < out)
 1301              		.loc 1 270 0
 1302 0024 3146     		mov	r1, r6
 1303 0026 2846     		mov	r0, r5
 1304 0028 FFF7FEFF 		bl	__aeabi_fcmplt
 1305              	.LVL117:
 1306 002c 0028     		cmp	r0, #0
 1307 002e EDD0     		beq	.L93
 271:../system/src/drivers/dallas.c **** 			out = average->values[i];
 1308              		.loc 1 271 0
 1309 0030 2E46     		mov	r6, r5
 1310              	.LVL118:
 1311 0032 EBE7     		b	.L93
 1312              	.LVL119:
 1313              	.L97:
 1314              	.LBE38:
 272:../system/src/drivers/dallas.c **** 	}
 273:../system/src/drivers/dallas.c **** 
 274:../system/src/drivers/dallas.c **** 	return out;
 275:../system/src/drivers/dallas.c **** }
 1315              		.loc 1 275 0
 1316 0034 3046     		mov	r0, r6
 1317 0036 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1318              		.cfi_endproc
 1319              	.LFE73:
 1321              		.section	.text.dallas_get_max,"ax",%progbits
 1322              		.align	1
 1323              		.global	dallas_get_max
 1324              		.syntax unified
 1325              		.thumb
 1326              		.thumb_func
 1327              		.fpu softvfp
 1329              	dallas_get_max:
 1330              	.LFB74:
 276:../system/src/drivers/dallas.c **** 
 277:../system/src/drivers/dallas.c **** float dallas_get_max(const dallas_average_t* average) {
 1331              		.loc 1 277 0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              	.LVL120:
 1336 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1337              		.cfi_def_cfa_offset 24
 1338              		.cfi_offset 3, -24
 1339              		.cfi_offset 4, -20
 1340              		.cfi_offset 5, -16
 1341              		.cfi_offset 6, -12
 1342              		.cfi_offset 7, -8
 1343              		.cfi_offset 14, -4
 1344 0002 0746     		mov	r7, r0
 1345              	.LVL121:
 1346              	.LBB39:
 278:../system/src/drivers/dallas.c **** 	float out = -128.0f;
 279:../system/src/drivers/dallas.c **** 
 280:../system/src/drivers/dallas.c **** 	for (int i = 0; i < DALLAS_AVERAGE_LN; i++) {
 1347              		.loc 1 280 0
 1348 0004 0024     		movs	r4, #0
 1349              	.LBE39:
 278:../system/src/drivers/dallas.c **** 	float out = -128.0f;
 1350              		.loc 1 278 0
 1351 0006 4FF04346 		mov	r6, #-1023410176
 1352              	.LBB40:
 1353              		.loc 1 280 0
 1354 000a 00E0     		b	.L99
 1355              	.LVL122:
 1356              	.L100:
 1357              		.loc 1 280 0 is_stmt 0 discriminator 2
 1358 000c 0134     		adds	r4, r4, #1
 1359              	.LVL123:
 1360              	.L99:
 1361              		.loc 1 280 0 discriminator 1
 1362 000e 082C     		cmp	r4, #8
 1363 0010 10DC     		bgt	.L104
 281:../system/src/drivers/dallas.c **** 		if (average->values[i] == DALLAS_INIT_VALUE)
 1364              		.loc 1 281 0 is_stmt 1
 1365 0012 57F82450 		ldr	r5, [r7, r4, lsl #2]	@ float
 1366 0016 4FF04341 		mov	r1, #-1023410176
 1367 001a 2846     		mov	r0, r5
 1368 001c FFF7FEFF 		bl	__aeabi_fcmpeq
 1369              	.LVL124:
 1370 0020 0028     		cmp	r0, #0
 1371 0022 F3D1     		bne	.L100
 282:../system/src/drivers/dallas.c **** 			continue;
 283:../system/src/drivers/dallas.c **** 
 284:../system/src/drivers/dallas.c **** 		if (average->values[i] > out)
 1372              		.loc 1 284 0
 1373 0024 3146     		mov	r1, r6
 1374 0026 2846     		mov	r0, r5
 1375 0028 FFF7FEFF 		bl	__aeabi_fcmpgt
 1376              	.LVL125:
 1377 002c 0028     		cmp	r0, #0
 1378 002e EDD0     		beq	.L100
 285:../system/src/drivers/dallas.c **** 			out = average->values[i];
 1379              		.loc 1 285 0
 1380 0030 2E46     		mov	r6, r5
 1381              	.LVL126:
 1382 0032 EBE7     		b	.L100
 1383              	.LVL127:
 1384              	.L104:
 1385              	.LBE40:
 286:../system/src/drivers/dallas.c **** 	}
 287:../system/src/drivers/dallas.c **** 
 288:../system/src/drivers/dallas.c **** 	return out;
 289:../system/src/drivers/dallas.c **** }
 1386              		.loc 1 289 0
 1387 0034 3046     		mov	r0, r6
 1388 0036 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1389              		.cfi_endproc
 1390              	.LFE74:
 1392              		.section	.bss.delay_5us,"aw",%nobits
 1393              		.align	2
 1394              		.set	.LANCHOR0,. + 0
 1397              	delay_5us:
 1398 0000 00000000 		.space	4
 1399              		.section	.bss.timm,"aw",%nobits
 1402              	timm:
 1403 0000 00       		.space	1
 1404              		.text
 1405              	.Letext0:
 1406              		.file 3 "../system/include/cmsis/stm32f10x.h"
 1407              		.file 4 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 1408              		.file 5 "../system/include/cmsis/system_stm32f10x.h"
 1409              		.file 6 "../system/include/stm32f1-stdperiph/stm32f10x_gpio.h"
 1410              		.file 7 "../system/include/drivers/dallas.h"
 1411              		.file 8 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 1412              		.file 9 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 1413              		.file 10 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/st
 1414              		.file 11 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 1415              		.file 12 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 dallas.c
     /tmp/ccS7wfXp.s:1397   .bss.delay_5us:0000000000000000 delay_5us
     /tmp/ccS7wfXp.s:1402   .bss.timm:0000000000000000 timm
                            *COM*:0000000000000020 dallas
     /tmp/ccS7wfXp.s:19     .text.dallas_init:0000000000000000 $t
     /tmp/ccS7wfXp.s:26     .text.dallas_init:0000000000000000 dallas_init
     /tmp/ccS7wfXp.s:122    .text.dallas_init:0000000000000074 $d
     /tmp/ccS7wfXp.s:127    .text.dallas_config_timer:0000000000000000 $t
     /tmp/ccS7wfXp.s:134    .text.dallas_config_timer:0000000000000000 dallas_config_timer
     /tmp/ccS7wfXp.s:212    .text.dallas_config_timer:0000000000000054 $d
     /tmp/ccS7wfXp.s:217    .text.dallas_deconfig_timer:0000000000000000 $t
     /tmp/ccS7wfXp.s:224    .text.dallas_deconfig_timer:0000000000000000 dallas_deconfig_timer
     /tmp/ccS7wfXp.s:266    .text.dallas_deconfig_timer:0000000000000024 $d
     /tmp/ccS7wfXp.s:271    .text.dallas_reset:0000000000000000 $t
     /tmp/ccS7wfXp.s:278    .text.dallas_reset:0000000000000000 dallas_reset
     /tmp/ccS7wfXp.s:353    .text.dallas_reset:0000000000000060 $d
     /tmp/ccS7wfXp.s:359    .text.dallas_send_byte:0000000000000000 $t
     /tmp/ccS7wfXp.s:366    .text.dallas_send_byte:0000000000000000 dallas_send_byte
     /tmp/ccS7wfXp.s:491    .text.dallas_send_byte:00000000000000a8 $d
     /tmp/ccS7wfXp.s:497    .text.dallas_receive_byte:0000000000000000 $t
     /tmp/ccS7wfXp.s:504    .text.dallas_receive_byte:0000000000000000 dallas_receive_byte
     /tmp/ccS7wfXp.s:651    .text.dallas_receive_byte:00000000000000c4 $d
     /tmp/ccS7wfXp.s:663    .text.dallas_query:0000000000000000 $t
     /tmp/ccS7wfXp.s:670    .text.dallas_query:0000000000000000 dallas_query
     /tmp/ccS7wfXp.s:1045   .text.dallas_calculate_crc8:0000000000000000 dallas_calculate_crc8
     /tmp/ccS7wfXp.s:1028   .text.dallas_query:0000000000000214 $d
     /tmp/ccS7wfXp.s:1038   .text.dallas_calculate_crc8:0000000000000000 $t
     /tmp/ccS7wfXp.s:1122   .text.dallas_average:0000000000000000 $t
     /tmp/ccS7wfXp.s:1129   .text.dallas_average:0000000000000000 dallas_average
     /tmp/ccS7wfXp.s:1161   .text.dallas_get_average:0000000000000000 $t
     /tmp/ccS7wfXp.s:1168   .text.dallas_get_average:0000000000000000 dallas_get_average
     /tmp/ccS7wfXp.s:1251   .text.dallas_get_min:0000000000000000 $t
     /tmp/ccS7wfXp.s:1258   .text.dallas_get_min:0000000000000000 dallas_get_min
     /tmp/ccS7wfXp.s:1322   .text.dallas_get_max:0000000000000000 $t
     /tmp/ccS7wfXp.s:1329   .text.dallas_get_max:0000000000000000 dallas_get_max
     /tmp/ccS7wfXp.s:1393   .bss.delay_5us:0000000000000000 $d
     /tmp/ccS7wfXp.s:1403   .bss.timm:0000000000000000 $d
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.82.57a0f9dd004efa579f86574376281d2f
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_tim.h.25.f709106ba77b314e6b070693f89f3c56
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.46.4096b03458401eca76553253bd40f29d
                           .group:0000000000000000 wm4.station_config.h.9.75b6c5687acc8f60d219d6a552b2bf59
                           .group:0000000000000000 wm4.dallas.h.19.15d389ea66759bb36d2e3183b267092a
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.newlib.h.18.5e5ca3429233af402d406a202f1fc1ac
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.0bcdf94cb40e176393dd1404056825b4
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e

UNDEFINED SYMBOLS
GPIO_Init
GPIO_SetBits
__aeabi_i2f
__aeabi_fmul
__aeabi_fadd
__aeabi_fsub
__aeabi_fcmplt
__aeabi_fcmpgt
memset
__aeabi_fcmpeq
__aeabi_fdiv
