{
  "module_name": "pinctrl-spear1340.c",
  "hash_id": "b38e48d0a9bb5630cdb74680aac74bbbf283e302ac293ddb032f0f2339401d4e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/spear/pinctrl-spear1340.c",
  "human_readable_source": " \n\n#include <linux/err.h>\n#include <linux/init.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n#include \"pinctrl-spear.h\"\n\n#define DRIVER_NAME \"spear1340-pinmux\"\n\n \nstatic const struct pinctrl_pin_desc spear1340_pins[] = {\n\tSPEAR_PIN_0_TO_101,\n\tSPEAR_PIN_102_TO_245,\n\tPINCTRL_PIN(246, \"PLGPIO246\"),\n\tPINCTRL_PIN(247, \"PLGPIO247\"),\n\tPINCTRL_PIN(248, \"PLGPIO248\"),\n\tPINCTRL_PIN(249, \"PLGPIO249\"),\n\tPINCTRL_PIN(250, \"PLGPIO250\"),\n\tPINCTRL_PIN(251, \"PLGPIO251\"),\n};\n\n \n \n#define PAD_FUNCTION_EN_1\t\t\t0x668\n#define PAD_FUNCTION_EN_2\t\t\t0x66C\n#define PAD_FUNCTION_EN_3\t\t\t0x670\n#define PAD_FUNCTION_EN_4\t\t\t0x674\n#define PAD_FUNCTION_EN_5\t\t\t0x690\n#define PAD_FUNCTION_EN_6\t\t\t0x694\n#define PAD_FUNCTION_EN_7\t\t\t0x698\n#define PAD_FUNCTION_EN_8\t\t\t0x69C\n\n \n#define PAD_SHARED_IP_EN_1\t\t\t0x6A0\n#define PAD_SHARED_IP_EN_2\t\t\t0x6A4\n\n \n \n#define PADS_AS_GPIO_REG0_MASK\t\t\t0xFFFFFFFE\n#define PADS_AS_GPIO_REGS_MASK\t\t\t0xFFFFFFFF\n#define PADS_AS_GPIO_REG7_MASK\t\t\t0x07FFFFFF\n\n \n#define FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK\t0x00000FFE\n#define UART0_ENH_AND_GPT_REG0_MASK\t\t0x0003F000\n#define PWM1_AND_KBD_COL5_REG0_MASK\t\t0x00040000\n#define I2C1_REG0_MASK\t\t\t\t0x01080000\n#define SPDIF_IN_REG0_MASK\t\t\t0x00100000\n#define PWM2_AND_GPT0_TMR0_CPT_REG0_MASK\t0x00400000\n#define PWM3_AND_GPT0_TMR1_CLK_REG0_MASK\t0x00800000\n#define PWM0_AND_SSP0_CS1_REG0_MASK\t\t0x02000000\n#define VIP_AND_CAM3_REG0_MASK\t\t\t0xFC200000\n#define VIP_AND_CAM3_REG1_MASK\t\t\t0x0000000F\n#define VIP_REG1_MASK\t\t\t\t0x00001EF0\n#define VIP_AND_CAM2_REG1_MASK\t\t\t0x007FE100\n#define VIP_AND_CAM1_REG1_MASK\t\t\t0xFF800000\n#define VIP_AND_CAM1_REG2_MASK\t\t\t0x00000003\n#define VIP_AND_CAM0_REG2_MASK\t\t\t0x00001FFC\n#define SMI_REG2_MASK\t\t\t\t0x0021E000\n#define SSP0_REG2_MASK\t\t\t\t0x001E0000\n#define TS_AND_SSP0_CS2_REG2_MASK\t\t0x00400000\n#define UART0_REG2_MASK\t\t\t\t0x01800000\n#define UART1_REG2_MASK\t\t\t\t0x06000000\n#define I2S_IN_REG2_MASK\t\t\t0xF8000000\n#define DEVS_GRP_AND_MIPHY_DBG_REG3_MASK\t0x000001FE\n#define I2S_OUT_REG3_MASK\t\t\t0x000001EF\n#define I2S_IN_REG3_MASK\t\t\t0x00000010\n#define GMAC_REG3_MASK\t\t\t\t0xFFFFFE00\n#define GMAC_REG4_MASK\t\t\t\t0x0000001F\n#define DEVS_GRP_AND_MIPHY_DBG_REG4_MASK\t0x7FFFFF20\n#define SSP0_CS3_REG4_MASK\t\t\t0x00000020\n#define I2C0_REG4_MASK\t\t\t\t0x000000C0\n#define CEC0_REG4_MASK\t\t\t\t0x00000100\n#define CEC1_REG4_MASK\t\t\t\t0x00000200\n#define SPDIF_OUT_REG4_MASK\t\t\t0x00000400\n#define CLCD_REG4_MASK\t\t\t\t0x7FFFF800\n#define CLCD_AND_ARM_TRACE_REG4_MASK\t\t0x80000000\n#define CLCD_AND_ARM_TRACE_REG5_MASK\t\t0xFFFFFFFF\n#define CLCD_AND_ARM_TRACE_REG6_MASK\t\t0x00000001\n#define FSMC_PNOR_AND_MCIF_REG6_MASK\t\t0x073FFFFE\n#define MCIF_REG6_MASK\t\t\t\t0xF8C00000\n#define MCIF_REG7_MASK\t\t\t\t0x000043FF\n#define FSMC_8BIT_REG7_MASK\t\t\t0x07FFBC00\n\n \n#define PERIP_CFG\t\t\t\t0x42C\n\t \n\t#define SSP_CS_CTL_HW\t\t\t0\n\t#define SSP_CS_CTL_SW\t\t\t1\n\t#define SSP_CS_CTL_MASK\t\t\t1\n\t#define SSP_CS_CTL_SHIFT\t\t21\n\t#define SSP_CS_VAL_MASK\t\t\t1\n\t#define SSP_CS_VAL_SHIFT\t\t20\n\t#define SSP_CS_SEL_CS0\t\t\t0\n\t#define SSP_CS_SEL_CS1\t\t\t1\n\t#define SSP_CS_SEL_CS2\t\t\t2\n\t#define SSP_CS_SEL_MASK\t\t\t3\n\t#define SSP_CS_SEL_SHIFT\t\t18\n\n\t#define I2S_CHNL_2_0\t\t\t(0)\n\t#define I2S_CHNL_3_1\t\t\t(1)\n\t#define I2S_CHNL_5_1\t\t\t(2)\n\t#define I2S_CHNL_7_1\t\t\t(3)\n\t#define I2S_CHNL_PLAY_SHIFT\t\t(4)\n\t#define I2S_CHNL_PLAY_MASK\t\t(3 << 4)\n\t#define I2S_CHNL_REC_SHIFT\t\t(6)\n\t#define I2S_CHNL_REC_MASK\t\t(3 << 6)\n\n\t#define SPDIF_OUT_ENB_MASK\t\t(1 << 2)\n\t#define SPDIF_OUT_ENB_SHIFT\t\t2\n\n\t#define MCIF_SEL_SD\t\t\t1\n\t#define MCIF_SEL_CF\t\t\t2\n\t#define MCIF_SEL_XD\t\t\t3\n\t#define MCIF_SEL_MASK\t\t\t3\n\t#define MCIF_SEL_SHIFT\t\t\t0\n\n#define GMAC_CLK_CFG\t\t\t\t0x248\n\t#define GMAC_PHY_IF_GMII_VAL\t\t(0 << 3)\n\t#define GMAC_PHY_IF_RGMII_VAL\t\t(1 << 3)\n\t#define GMAC_PHY_IF_SGMII_VAL\t\t(2 << 3)\n\t#define GMAC_PHY_IF_RMII_VAL\t\t(4 << 3)\n\t#define GMAC_PHY_IF_SEL_MASK\t\t(7 << 3)\n\t#define GMAC_PHY_INPUT_ENB_VAL\t\t0\n\t#define GMAC_PHY_SYNT_ENB_VAL\t\t1\n\t#define GMAC_PHY_CLK_MASK\t\t1\n\t#define GMAC_PHY_CLK_SHIFT\t\t2\n\t#define GMAC_PHY_125M_PAD_VAL\t\t0\n\t#define GMAC_PHY_PLL2_VAL\t\t1\n\t#define GMAC_PHY_OSC3_VAL\t\t2\n\t#define GMAC_PHY_INPUT_CLK_MASK\t\t3\n\t#define GMAC_PHY_INPUT_CLK_SHIFT\t0\n\n#define PCIE_SATA_CFG\t\t\t\t0x424\n\t \n\t#define PCIE_CFG_DEVICE_PRESENT\t\t(1 << 11)\n\t#define PCIE_CFG_POWERUP_RESET\t\t(1 << 10)\n\t#define PCIE_CFG_CORE_CLK_EN\t\t(1 << 9)\n\t#define PCIE_CFG_AUX_CLK_EN\t\t(1 << 8)\n\t#define SATA_CFG_TX_CLK_EN\t\t(1 << 4)\n\t#define SATA_CFG_RX_CLK_EN\t\t(1 << 3)\n\t#define SATA_CFG_POWERUP_RESET\t\t(1 << 2)\n\t#define SATA_CFG_PM_CLK_EN\t\t(1 << 1)\n\t#define PCIE_SATA_SEL_PCIE\t\t(0)\n\t#define PCIE_SATA_SEL_SATA\t\t(1)\n\t#define SATA_PCIE_CFG_MASK\t\t0xF1F\n\t#define PCIE_CFG_VAL\t(PCIE_SATA_SEL_PCIE | PCIE_CFG_AUX_CLK_EN | \\\n\t\t\t\tPCIE_CFG_CORE_CLK_EN | PCIE_CFG_POWERUP_RESET |\\\n\t\t\t\tPCIE_CFG_DEVICE_PRESENT)\n\t#define SATA_CFG_VAL\t(PCIE_SATA_SEL_SATA | SATA_CFG_PM_CLK_EN | \\\n\t\t\t\tSATA_CFG_POWERUP_RESET | SATA_CFG_RX_CLK_EN | \\\n\t\t\t\tSATA_CFG_TX_CLK_EN)\n\n \n \n#define KBD_ROW_COL_MASK\t\t\t(1 << 0)\n\n \n#define GPT_MASK\t\t\t\t(1 << 1)  \n\n \n#define KBD_COL5_MASK\t\t\t\t(1 << 2)\n\n \n#define GPT0_TMR0_CPT_MASK\t\t\t(1 << 3)  \n\n \n#define GPT0_TMR1_CLK_MASK\t\t\t(1 << 4)  \n\n \n#define SSP0_CS1_MASK\t\t\t\t(1 << 5)\n\n \n#define CAM3_MASK\t\t\t\t(1 << 6)\n\n \n#define CAM2_MASK\t\t\t\t(1 << 7)\n\n \n#define CAM1_MASK\t\t\t\t(1 << 8)\n\n \n#define CAM0_MASK\t\t\t\t(1 << 9)\n\n \n#define SSP0_CS2_MASK\t\t\t\t(1 << 10)\n\n \n#define MCIF_MASK\t\t\t\t(1 << 11)\n\n \n#define ARM_TRACE_MASK\t\t\t\t(1 << 12)\n\n \n#define MIPHY_DBG_MASK\t\t\t\t(1 << 13)\n\n \nstatic const unsigned pads_as_gpio_pins[] = { 12, 88, 89, 251 };\nstatic struct spear_muxreg pads_as_gpio_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PADS_AS_GPIO_REG0_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_4,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_6,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_7,\n\t\t.mask = PADS_AS_GPIO_REGS_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_8,\n\t\t.mask = PADS_AS_GPIO_REG7_MASK,\n\t\t.val = 0x0,\n\t},\n};\n\nstatic struct spear_modemux pads_as_gpio_modemux[] = {\n\t{\n\t\t.muxregs = pads_as_gpio_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pads_as_gpio_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pads_as_gpio_pingroup = {\n\t.name = \"pads_as_gpio_grp\",\n\t.pins = pads_as_gpio_pins,\n\t.npins = ARRAY_SIZE(pads_as_gpio_pins),\n\t.modemuxs = pads_as_gpio_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pads_as_gpio_modemux),\n};\n\nstatic const char *const pads_as_gpio_grps[] = { \"pads_as_gpio_grp\" };\nstatic struct spear_function pads_as_gpio_function = {\n\t.name = \"pads_as_gpio\",\n\t.groups = pads_as_gpio_grps,\n\t.ngroups = ARRAY_SIZE(pads_as_gpio_grps),\n};\n\n \nstatic const unsigned fsmc_8bit_pins[] = { 233, 234, 235, 236, 238, 239, 240,\n\t241, 242, 243, 244, 245, 246, 247, 248, 249 };\nstatic struct spear_muxreg fsmc_8bit_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_8,\n\t\t.mask = FSMC_8BIT_REG7_MASK,\n\t\t.val = FSMC_8BIT_REG7_MASK,\n\t}\n};\n\nstatic struct spear_modemux fsmc_8bit_modemux[] = {\n\t{\n\t\t.muxregs = fsmc_8bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_8bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup fsmc_8bit_pingroup = {\n\t.name = \"fsmc_8bit_grp\",\n\t.pins = fsmc_8bit_pins,\n\t.npins = ARRAY_SIZE(fsmc_8bit_pins),\n\t.modemuxs = fsmc_8bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(fsmc_8bit_modemux),\n};\n\n \nstatic const unsigned fsmc_16bit_pins[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };\nstatic struct spear_muxreg fsmc_16bit_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = KBD_ROW_COL_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK,\n\t\t.val = FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux fsmc_16bit_modemux[] = {\n\t{\n\t\t.muxregs = fsmc_16bit_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_16bit_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup fsmc_16bit_pingroup = {\n\t.name = \"fsmc_16bit_grp\",\n\t.pins = fsmc_16bit_pins,\n\t.npins = ARRAY_SIZE(fsmc_16bit_pins),\n\t.modemuxs = fsmc_16bit_modemux,\n\t.nmodemuxs = ARRAY_SIZE(fsmc_16bit_modemux),\n};\n\n \nstatic const unsigned fsmc_pnor_pins[] = { 192, 193, 194, 195, 196, 197, 198,\n\t199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212,\n\t215, 216, 217 };\nstatic struct spear_muxreg fsmc_pnor_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = MCIF_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_7,\n\t\t.mask = FSMC_PNOR_AND_MCIF_REG6_MASK,\n\t\t.val = FSMC_PNOR_AND_MCIF_REG6_MASK,\n\t},\n};\n\nstatic struct spear_modemux fsmc_pnor_modemux[] = {\n\t{\n\t\t.muxregs = fsmc_pnor_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(fsmc_pnor_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup fsmc_pnor_pingroup = {\n\t.name = \"fsmc_pnor_grp\",\n\t.pins = fsmc_pnor_pins,\n\t.npins = ARRAY_SIZE(fsmc_pnor_pins),\n\t.modemuxs = fsmc_pnor_modemux,\n\t.nmodemuxs = ARRAY_SIZE(fsmc_pnor_modemux),\n};\n\nstatic const char *const fsmc_grps[] = { \"fsmc_8bit_grp\", \"fsmc_16bit_grp\",\n\t\"fsmc_pnor_grp\" };\nstatic struct spear_function fsmc_function = {\n\t.name = \"fsmc\",\n\t.groups = fsmc_grps,\n\t.ngroups = ARRAY_SIZE(fsmc_grps),\n};\n\n \nstatic const unsigned keyboard_row_col_pins[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9,\n\t10 };\nstatic struct spear_muxreg keyboard_row_col_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = KBD_ROW_COL_MASK,\n\t\t.val = KBD_ROW_COL_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK,\n\t\t.val = FSMC_16_BIT_AND_KBD_ROW_COL_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux keyboard_row_col_modemux[] = {\n\t{\n\t\t.muxregs = keyboard_row_col_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(keyboard_row_col_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup keyboard_row_col_pingroup = {\n\t.name = \"keyboard_row_col_grp\",\n\t.pins = keyboard_row_col_pins,\n\t.npins = ARRAY_SIZE(keyboard_row_col_pins),\n\t.modemuxs = keyboard_row_col_modemux,\n\t.nmodemuxs = ARRAY_SIZE(keyboard_row_col_modemux),\n};\n\n \nstatic const unsigned keyboard_col5_pins[] = { 17 };\nstatic struct spear_muxreg keyboard_col5_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = KBD_COL5_MASK,\n\t\t.val = KBD_COL5_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM1_AND_KBD_COL5_REG0_MASK,\n\t\t.val = PWM1_AND_KBD_COL5_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux keyboard_col5_modemux[] = {\n\t{\n\t\t.muxregs = keyboard_col5_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(keyboard_col5_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup keyboard_col5_pingroup = {\n\t.name = \"keyboard_col5_grp\",\n\t.pins = keyboard_col5_pins,\n\t.npins = ARRAY_SIZE(keyboard_col5_pins),\n\t.modemuxs = keyboard_col5_modemux,\n\t.nmodemuxs = ARRAY_SIZE(keyboard_col5_modemux),\n};\n\nstatic const char *const keyboard_grps[] = { \"keyboard_row_col_grp\",\n\t\"keyboard_col5_grp\" };\nstatic struct spear_function keyboard_function = {\n\t.name = \"keyboard\",\n\t.groups = keyboard_grps,\n\t.ngroups = ARRAY_SIZE(keyboard_grps),\n};\n\n \nstatic const unsigned spdif_in_pins[] = { 19 };\nstatic struct spear_muxreg spdif_in_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = SPDIF_IN_REG0_MASK,\n\t\t.val = SPDIF_IN_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux spdif_in_modemux[] = {\n\t{\n\t\t.muxregs = spdif_in_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(spdif_in_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup spdif_in_pingroup = {\n\t.name = \"spdif_in_grp\",\n\t.pins = spdif_in_pins,\n\t.npins = ARRAY_SIZE(spdif_in_pins),\n\t.modemuxs = spdif_in_modemux,\n\t.nmodemuxs = ARRAY_SIZE(spdif_in_modemux),\n};\n\nstatic const char *const spdif_in_grps[] = { \"spdif_in_grp\" };\nstatic struct spear_function spdif_in_function = {\n\t.name = \"spdif_in\",\n\t.groups = spdif_in_grps,\n\t.ngroups = ARRAY_SIZE(spdif_in_grps),\n};\n\n \nstatic const unsigned spdif_out_pins[] = { 137 };\nstatic struct spear_muxreg spdif_out_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = SPDIF_OUT_REG4_MASK,\n\t\t.val = SPDIF_OUT_REG4_MASK,\n\t}, {\n\t\t.reg = PERIP_CFG,\n\t\t.mask = SPDIF_OUT_ENB_MASK,\n\t\t.val = SPDIF_OUT_ENB_MASK,\n\t}\n};\n\nstatic struct spear_modemux spdif_out_modemux[] = {\n\t{\n\t\t.muxregs = spdif_out_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(spdif_out_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup spdif_out_pingroup = {\n\t.name = \"spdif_out_grp\",\n\t.pins = spdif_out_pins,\n\t.npins = ARRAY_SIZE(spdif_out_pins),\n\t.modemuxs = spdif_out_modemux,\n\t.nmodemuxs = ARRAY_SIZE(spdif_out_modemux),\n};\n\nstatic const char *const spdif_out_grps[] = { \"spdif_out_grp\" };\nstatic struct spear_function spdif_out_function = {\n\t.name = \"spdif_out\",\n\t.groups = spdif_out_grps,\n\t.ngroups = ARRAY_SIZE(spdif_out_grps),\n};\n\n \nstatic const unsigned gpt_0_1_pins[] = { 11, 12, 13, 14, 15, 16, 21, 22 };\nstatic struct spear_muxreg gpt_0_1_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = GPT_MASK | GPT0_TMR0_CPT_MASK | GPT0_TMR1_CLK_MASK,\n\t\t.val = GPT_MASK | GPT0_TMR0_CPT_MASK | GPT0_TMR1_CLK_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = UART0_ENH_AND_GPT_REG0_MASK |\n\t\t\tPWM2_AND_GPT0_TMR0_CPT_REG0_MASK |\n\t\t\tPWM3_AND_GPT0_TMR1_CLK_REG0_MASK,\n\t\t.val = UART0_ENH_AND_GPT_REG0_MASK |\n\t\t\tPWM2_AND_GPT0_TMR0_CPT_REG0_MASK |\n\t\t\tPWM3_AND_GPT0_TMR1_CLK_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpt_0_1_modemux[] = {\n\t{\n\t\t.muxregs = gpt_0_1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpt_0_1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gpt_0_1_pingroup = {\n\t.name = \"gpt_0_1_grp\",\n\t.pins = gpt_0_1_pins,\n\t.npins = ARRAY_SIZE(gpt_0_1_pins),\n\t.modemuxs = gpt_0_1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpt_0_1_modemux),\n};\n\nstatic const char *const gpt_0_1_grps[] = { \"gpt_0_1_grp\" };\nstatic struct spear_function gpt_0_1_function = {\n\t.name = \"gpt_0_1\",\n\t.groups = gpt_0_1_grps,\n\t.ngroups = ARRAY_SIZE(gpt_0_1_grps),\n};\n\n \nstatic const unsigned pwm0_pins[] = { 24 };\nstatic struct spear_muxreg pwm0_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = SSP0_CS1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM0_AND_SSP0_CS1_REG0_MASK,\n\t\t.val = PWM0_AND_SSP0_CS1_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux pwm0_modemux[] = {\n\t{\n\t\t.muxregs = pwm0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm0_pingroup = {\n\t.name = \"pwm0_grp\",\n\t.pins = pwm0_pins,\n\t.npins = ARRAY_SIZE(pwm0_pins),\n\t.modemuxs = pwm0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pwm0_modemux),\n};\n\n \nstatic const unsigned pwm1_pins[] = { 17 };\nstatic struct spear_muxreg pwm1_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = KBD_COL5_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM1_AND_KBD_COL5_REG0_MASK,\n\t\t.val = PWM1_AND_KBD_COL5_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux pwm1_modemux[] = {\n\t{\n\t\t.muxregs = pwm1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm1_pingroup = {\n\t.name = \"pwm1_grp\",\n\t.pins = pwm1_pins,\n\t.npins = ARRAY_SIZE(pwm1_pins),\n\t.modemuxs = pwm1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pwm1_modemux),\n};\n\n \nstatic const unsigned pwm2_pins[] = { 21 };\nstatic struct spear_muxreg pwm2_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = GPT0_TMR0_CPT_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM2_AND_GPT0_TMR0_CPT_REG0_MASK,\n\t\t.val = PWM2_AND_GPT0_TMR0_CPT_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux pwm2_modemux[] = {\n\t{\n\t\t.muxregs = pwm2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm2_pingroup = {\n\t.name = \"pwm2_grp\",\n\t.pins = pwm2_pins,\n\t.npins = ARRAY_SIZE(pwm2_pins),\n\t.modemuxs = pwm2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pwm2_modemux),\n};\n\n \nstatic const unsigned pwm3_pins[] = { 22 };\nstatic struct spear_muxreg pwm3_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = GPT0_TMR1_CLK_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM3_AND_GPT0_TMR1_CLK_REG0_MASK,\n\t\t.val = PWM3_AND_GPT0_TMR1_CLK_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux pwm3_modemux[] = {\n\t{\n\t\t.muxregs = pwm3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pwm3_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pwm3_pingroup = {\n\t.name = \"pwm3_grp\",\n\t.pins = pwm3_pins,\n\t.npins = ARRAY_SIZE(pwm3_pins),\n\t.modemuxs = pwm3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pwm3_modemux),\n};\n\nstatic const char *const pwm_grps[] = { \"pwm0_grp\", \"pwm1_grp\", \"pwm2_grp\",\n\t\"pwm3_grp\" };\nstatic struct spear_function pwm_function = {\n\t.name = \"pwm\",\n\t.groups = pwm_grps,\n\t.ngroups = ARRAY_SIZE(pwm_grps),\n};\n\n \nstatic const unsigned vip_mux_pins[] = { 35, 36, 37, 38, 40, 41, 42, 43 };\nstatic struct spear_muxreg vip_mux_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_REG1_MASK,\n\t\t.val = VIP_REG1_MASK,\n\t},\n};\n\nstatic struct spear_modemux vip_mux_modemux[] = {\n\t{\n\t\t.muxregs = vip_mux_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(vip_mux_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup vip_mux_pingroup = {\n\t.name = \"vip_mux_grp\",\n\t.pins = vip_mux_pins,\n\t.npins = ARRAY_SIZE(vip_mux_pins),\n\t.modemuxs = vip_mux_modemux,\n\t.nmodemuxs = ARRAY_SIZE(vip_mux_modemux),\n};\n\n \nstatic const unsigned vip_mux_cam0_pins[] = { 65, 66, 67, 68, 69, 70, 71, 72,\n\t73, 74, 75 };\nstatic struct spear_muxreg vip_mux_cam0_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM0_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = VIP_AND_CAM0_REG2_MASK,\n\t\t.val = VIP_AND_CAM0_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux vip_mux_cam0_modemux[] = {\n\t{\n\t\t.muxregs = vip_mux_cam0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(vip_mux_cam0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup vip_mux_cam0_pingroup = {\n\t.name = \"vip_mux_cam0_grp\",\n\t.pins = vip_mux_cam0_pins,\n\t.npins = ARRAY_SIZE(vip_mux_cam0_pins),\n\t.modemuxs = vip_mux_cam0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(vip_mux_cam0_modemux),\n};\n\n \nstatic const unsigned vip_mux_cam1_pins[] = { 54, 55, 56, 57, 58, 59, 60, 61,\n\t62, 63, 64 };\nstatic struct spear_muxreg vip_mux_cam1_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM1_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM1_REG1_MASK,\n\t\t.val = VIP_AND_CAM1_REG1_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = VIP_AND_CAM1_REG2_MASK,\n\t\t.val = VIP_AND_CAM1_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux vip_mux_cam1_modemux[] = {\n\t{\n\t\t.muxregs = vip_mux_cam1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(vip_mux_cam1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup vip_mux_cam1_pingroup = {\n\t.name = \"vip_mux_cam1_grp\",\n\t.pins = vip_mux_cam1_pins,\n\t.npins = ARRAY_SIZE(vip_mux_cam1_pins),\n\t.modemuxs = vip_mux_cam1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(vip_mux_cam1_modemux),\n};\n\n \nstatic const unsigned vip_mux_cam2_pins[] = { 39, 44, 45, 46, 47, 48, 49, 50,\n\t51, 52, 53 };\nstatic struct spear_muxreg vip_mux_cam2_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM2_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM2_REG1_MASK,\n\t\t.val = VIP_AND_CAM2_REG1_MASK,\n\t},\n};\n\nstatic struct spear_modemux vip_mux_cam2_modemux[] = {\n\t{\n\t\t.muxregs = vip_mux_cam2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(vip_mux_cam2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup vip_mux_cam2_pingroup = {\n\t.name = \"vip_mux_cam2_grp\",\n\t.pins = vip_mux_cam2_pins,\n\t.npins = ARRAY_SIZE(vip_mux_cam2_pins),\n\t.modemuxs = vip_mux_cam2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(vip_mux_cam2_modemux),\n};\n\n \nstatic const unsigned vip_mux_cam3_pins[] = { 20, 25, 26, 27, 28, 29, 30, 31,\n\t32, 33, 34 };\nstatic struct spear_muxreg vip_mux_cam3_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM3_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = VIP_AND_CAM3_REG0_MASK,\n\t\t.val = VIP_AND_CAM3_REG0_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM3_REG1_MASK,\n\t\t.val = VIP_AND_CAM3_REG1_MASK,\n\t},\n};\n\nstatic struct spear_modemux vip_mux_cam3_modemux[] = {\n\t{\n\t\t.muxregs = vip_mux_cam3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(vip_mux_cam3_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup vip_mux_cam3_pingroup = {\n\t.name = \"vip_mux_cam3_grp\",\n\t.pins = vip_mux_cam3_pins,\n\t.npins = ARRAY_SIZE(vip_mux_cam3_pins),\n\t.modemuxs = vip_mux_cam3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(vip_mux_cam3_modemux),\n};\n\nstatic const char *const vip_grps[] = { \"vip_mux_grp\", \"vip_mux_cam0_grp\" ,\n\t\"vip_mux_cam1_grp\" , \"vip_mux_cam2_grp\", \"vip_mux_cam3_grp\" };\nstatic struct spear_function vip_function = {\n\t.name = \"vip\",\n\t.groups = vip_grps,\n\t.ngroups = ARRAY_SIZE(vip_grps),\n};\n\n \nstatic const unsigned cam0_pins[] = { 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75\n};\nstatic struct spear_muxreg cam0_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM0_MASK,\n\t\t.val = CAM0_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = VIP_AND_CAM0_REG2_MASK,\n\t\t.val = VIP_AND_CAM0_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux cam0_modemux[] = {\n\t{\n\t\t.muxregs = cam0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cam0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cam0_pingroup = {\n\t.name = \"cam0_grp\",\n\t.pins = cam0_pins,\n\t.npins = ARRAY_SIZE(cam0_pins),\n\t.modemuxs = cam0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cam0_modemux),\n};\n\nstatic const char *const cam0_grps[] = { \"cam0_grp\" };\nstatic struct spear_function cam0_function = {\n\t.name = \"cam0\",\n\t.groups = cam0_grps,\n\t.ngroups = ARRAY_SIZE(cam0_grps),\n};\n\n \nstatic const unsigned cam1_pins[] = { 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64\n};\nstatic struct spear_muxreg cam1_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM1_MASK,\n\t\t.val = CAM1_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM1_REG1_MASK,\n\t\t.val = VIP_AND_CAM1_REG1_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = VIP_AND_CAM1_REG2_MASK,\n\t\t.val = VIP_AND_CAM1_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux cam1_modemux[] = {\n\t{\n\t\t.muxregs = cam1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cam1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cam1_pingroup = {\n\t.name = \"cam1_grp\",\n\t.pins = cam1_pins,\n\t.npins = ARRAY_SIZE(cam1_pins),\n\t.modemuxs = cam1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cam1_modemux),\n};\n\nstatic const char *const cam1_grps[] = { \"cam1_grp\" };\nstatic struct spear_function cam1_function = {\n\t.name = \"cam1\",\n\t.groups = cam1_grps,\n\t.ngroups = ARRAY_SIZE(cam1_grps),\n};\n\n \nstatic const unsigned cam2_pins[] = { 39, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53\n};\nstatic struct spear_muxreg cam2_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM2_MASK,\n\t\t.val = CAM2_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM2_REG1_MASK,\n\t\t.val = VIP_AND_CAM2_REG1_MASK,\n\t},\n};\n\nstatic struct spear_modemux cam2_modemux[] = {\n\t{\n\t\t.muxregs = cam2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cam2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cam2_pingroup = {\n\t.name = \"cam2_grp\",\n\t.pins = cam2_pins,\n\t.npins = ARRAY_SIZE(cam2_pins),\n\t.modemuxs = cam2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cam2_modemux),\n};\n\nstatic const char *const cam2_grps[] = { \"cam2_grp\" };\nstatic struct spear_function cam2_function = {\n\t.name = \"cam2\",\n\t.groups = cam2_grps,\n\t.ngroups = ARRAY_SIZE(cam2_grps),\n};\n\n \nstatic const unsigned cam3_pins[] = { 20, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34\n};\nstatic struct spear_muxreg cam3_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = CAM3_MASK,\n\t\t.val = CAM3_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = VIP_AND_CAM3_REG0_MASK,\n\t\t.val = VIP_AND_CAM3_REG0_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_2,\n\t\t.mask = VIP_AND_CAM3_REG1_MASK,\n\t\t.val = VIP_AND_CAM3_REG1_MASK,\n\t},\n};\n\nstatic struct spear_modemux cam3_modemux[] = {\n\t{\n\t\t.muxregs = cam3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cam3_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cam3_pingroup = {\n\t.name = \"cam3_grp\",\n\t.pins = cam3_pins,\n\t.npins = ARRAY_SIZE(cam3_pins),\n\t.modemuxs = cam3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cam3_modemux),\n};\n\nstatic const char *const cam3_grps[] = { \"cam3_grp\" };\nstatic struct spear_function cam3_function = {\n\t.name = \"cam3\",\n\t.groups = cam3_grps,\n\t.ngroups = ARRAY_SIZE(cam3_grps),\n};\n\n \nstatic const unsigned smi_pins[] = { 76, 77, 78, 79, 84 };\nstatic struct spear_muxreg smi_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = SMI_REG2_MASK,\n\t\t.val = SMI_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux smi_modemux[] = {\n\t{\n\t\t.muxregs = smi_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(smi_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup smi_pingroup = {\n\t.name = \"smi_grp\",\n\t.pins = smi_pins,\n\t.npins = ARRAY_SIZE(smi_pins),\n\t.modemuxs = smi_modemux,\n\t.nmodemuxs = ARRAY_SIZE(smi_modemux),\n};\n\nstatic const char *const smi_grps[] = { \"smi_grp\" };\nstatic struct spear_function smi_function = {\n\t.name = \"smi\",\n\t.groups = smi_grps,\n\t.ngroups = ARRAY_SIZE(smi_grps),\n};\n\n \nstatic const unsigned ssp0_pins[] = { 80, 81, 82, 83 };\nstatic struct spear_muxreg ssp0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = SSP0_REG2_MASK,\n\t\t.val = SSP0_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_pingroup = {\n\t.name = \"ssp0_grp\",\n\t.pins = ssp0_pins,\n\t.npins = ARRAY_SIZE(ssp0_pins),\n\t.modemuxs = ssp0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_modemux),\n};\n\n \nstatic const unsigned ssp0_cs1_pins[] = { 24 };\nstatic struct spear_muxreg ssp0_cs1_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = SSP0_CS1_MASK,\n\t\t.val = SSP0_CS1_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = PWM0_AND_SSP0_CS1_REG0_MASK,\n\t\t.val = PWM0_AND_SSP0_CS1_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_cs1_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_cs1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_cs1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_cs1_pingroup = {\n\t.name = \"ssp0_cs1_grp\",\n\t.pins = ssp0_cs1_pins,\n\t.npins = ARRAY_SIZE(ssp0_cs1_pins),\n\t.modemuxs = ssp0_cs1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_cs1_modemux),\n};\n\n \nstatic const unsigned ssp0_cs2_pins[] = { 85 };\nstatic struct spear_muxreg ssp0_cs2_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = SSP0_CS2_MASK,\n\t\t.val = SSP0_CS2_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = TS_AND_SSP0_CS2_REG2_MASK,\n\t\t.val = TS_AND_SSP0_CS2_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_cs2_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_cs2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_cs2_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_cs2_pingroup = {\n\t.name = \"ssp0_cs2_grp\",\n\t.pins = ssp0_cs2_pins,\n\t.npins = ARRAY_SIZE(ssp0_cs2_pins),\n\t.modemuxs = ssp0_cs2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_cs2_modemux),\n};\n\n \nstatic const unsigned ssp0_cs3_pins[] = { 132 };\nstatic struct spear_muxreg ssp0_cs3_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = SSP0_CS3_REG4_MASK,\n\t\t.val = SSP0_CS3_REG4_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp0_cs3_modemux[] = {\n\t{\n\t\t.muxregs = ssp0_cs3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp0_cs3_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup ssp0_cs3_pingroup = {\n\t.name = \"ssp0_cs3_grp\",\n\t.pins = ssp0_cs3_pins,\n\t.npins = ARRAY_SIZE(ssp0_cs3_pins),\n\t.modemuxs = ssp0_cs3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp0_cs3_modemux),\n};\n\nstatic const char *const ssp0_grps[] = { \"ssp0_grp\", \"ssp0_cs1_grp\",\n\t\"ssp0_cs2_grp\", \"ssp0_cs3_grp\" };\nstatic struct spear_function ssp0_function = {\n\t.name = \"ssp0\",\n\t.groups = ssp0_grps,\n\t.ngroups = ARRAY_SIZE(ssp0_grps),\n};\n\n \nstatic const unsigned uart0_pins[] = { 86, 87 };\nstatic struct spear_muxreg uart0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = UART0_REG2_MASK,\n\t\t.val = UART0_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_modemux[] = {\n\t{\n\t\t.muxregs = uart0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart0_pingroup = {\n\t.name = \"uart0_grp\",\n\t.pins = uart0_pins,\n\t.npins = ARRAY_SIZE(uart0_pins),\n\t.modemuxs = uart0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_modemux),\n};\n\n \nstatic const unsigned uart0_enh_pins[] = { 11, 12, 13, 14, 15, 16 };\nstatic struct spear_muxreg uart0_enh_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = GPT_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = UART0_ENH_AND_GPT_REG0_MASK,\n\t\t.val = UART0_ENH_AND_GPT_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_enh_modemux[] = {\n\t{\n\t\t.muxregs = uart0_enh_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_enh_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart0_enh_pingroup = {\n\t.name = \"uart0_enh_grp\",\n\t.pins = uart0_enh_pins,\n\t.npins = ARRAY_SIZE(uart0_enh_pins),\n\t.modemuxs = uart0_enh_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_enh_modemux),\n};\n\nstatic const char *const uart0_grps[] = { \"uart0_grp\", \"uart0_enh_grp\" };\nstatic struct spear_function uart0_function = {\n\t.name = \"uart0\",\n\t.groups = uart0_grps,\n\t.ngroups = ARRAY_SIZE(uart0_grps),\n};\n\n \nstatic const unsigned uart1_pins[] = { 88, 89 };\nstatic struct spear_muxreg uart1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = UART1_REG2_MASK,\n\t\t.val = UART1_REG2_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart1_modemux[] = {\n\t{\n\t\t.muxregs = uart1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup uart1_pingroup = {\n\t.name = \"uart1_grp\",\n\t.pins = uart1_pins,\n\t.npins = ARRAY_SIZE(uart1_pins),\n\t.modemuxs = uart1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart1_modemux),\n};\n\nstatic const char *const uart1_grps[] = { \"uart1_grp\" };\nstatic struct spear_function uart1_function = {\n\t.name = \"uart1\",\n\t.groups = uart1_grps,\n\t.ngroups = ARRAY_SIZE(uart1_grps),\n};\n\n \nstatic const unsigned i2s_in_pins[] = { 90, 91, 92, 93, 94, 99 };\nstatic struct spear_muxreg i2s_in_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_3,\n\t\t.mask = I2S_IN_REG2_MASK,\n\t\t.val = I2S_IN_REG2_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_4,\n\t\t.mask = I2S_IN_REG3_MASK,\n\t\t.val = I2S_IN_REG3_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2s_in_modemux[] = {\n\t{\n\t\t.muxregs = i2s_in_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s_in_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2s_in_pingroup = {\n\t.name = \"i2s_in_grp\",\n\t.pins = i2s_in_pins,\n\t.npins = ARRAY_SIZE(i2s_in_pins),\n\t.modemuxs = i2s_in_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2s_in_modemux),\n};\n\n \nstatic const unsigned i2s_out_pins[] = { 95, 96, 97, 98, 100, 101, 102, 103 };\nstatic struct spear_muxreg i2s_out_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_4,\n\t\t.mask = I2S_OUT_REG3_MASK,\n\t\t.val = I2S_OUT_REG3_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2s_out_modemux[] = {\n\t{\n\t\t.muxregs = i2s_out_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2s_out_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2s_out_pingroup = {\n\t.name = \"i2s_out_grp\",\n\t.pins = i2s_out_pins,\n\t.npins = ARRAY_SIZE(i2s_out_pins),\n\t.modemuxs = i2s_out_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2s_out_modemux),\n};\n\nstatic const char *const i2s_grps[] = { \"i2s_in_grp\", \"i2s_out_grp\" };\nstatic struct spear_function i2s_function = {\n\t.name = \"i2s\",\n\t.groups = i2s_grps,\n\t.ngroups = ARRAY_SIZE(i2s_grps),\n};\n\n \nstatic const unsigned gmac_pins[] = { 104, 105, 106, 107, 108, 109, 110, 111,\n\t112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125,\n\t126, 127, 128, 129, 130, 131 };\n#define GMAC_MUXREG\t\t\t\t\\\n\t{\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_4,\t\\\n\t\t.mask = GMAC_REG3_MASK,\t\t\\\n\t\t.val = GMAC_REG3_MASK,\t\t\\\n\t}, {\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_5,\t\\\n\t\t.mask = GMAC_REG4_MASK,\t\t\\\n\t\t.val = GMAC_REG4_MASK,\t\t\\\n\t}\n\n \nstatic struct spear_muxreg gmii_muxreg[] = {\n\tGMAC_MUXREG,\n\t{\n\t\t.reg = GMAC_CLK_CFG,\n\t\t.mask = GMAC_PHY_IF_SEL_MASK,\n\t\t.val = GMAC_PHY_IF_GMII_VAL,\n\t},\n};\n\nstatic struct spear_modemux gmii_modemux[] = {\n\t{\n\t\t.muxregs = gmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup gmii_pingroup = {\n\t.name = \"gmii_grp\",\n\t.pins = gmac_pins,\n\t.npins = ARRAY_SIZE(gmac_pins),\n\t.modemuxs = gmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gmii_modemux),\n};\n\n \nstatic struct spear_muxreg rgmii_muxreg[] = {\n\tGMAC_MUXREG,\n\t{\n\t\t.reg = GMAC_CLK_CFG,\n\t\t.mask = GMAC_PHY_IF_SEL_MASK,\n\t\t.val = GMAC_PHY_IF_RGMII_VAL,\n\t},\n};\n\nstatic struct spear_modemux rgmii_modemux[] = {\n\t{\n\t\t.muxregs = rgmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(rgmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup rgmii_pingroup = {\n\t.name = \"rgmii_grp\",\n\t.pins = gmac_pins,\n\t.npins = ARRAY_SIZE(gmac_pins),\n\t.modemuxs = rgmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(rgmii_modemux),\n};\n\n \nstatic struct spear_muxreg rmii_muxreg[] = {\n\tGMAC_MUXREG,\n\t{\n\t\t.reg = GMAC_CLK_CFG,\n\t\t.mask = GMAC_PHY_IF_SEL_MASK,\n\t\t.val = GMAC_PHY_IF_RMII_VAL,\n\t},\n};\n\nstatic struct spear_modemux rmii_modemux[] = {\n\t{\n\t\t.muxregs = rmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(rmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup rmii_pingroup = {\n\t.name = \"rmii_grp\",\n\t.pins = gmac_pins,\n\t.npins = ARRAY_SIZE(gmac_pins),\n\t.modemuxs = rmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(rmii_modemux),\n};\n\n \nstatic struct spear_muxreg sgmii_muxreg[] = {\n\tGMAC_MUXREG,\n\t{\n\t\t.reg = GMAC_CLK_CFG,\n\t\t.mask = GMAC_PHY_IF_SEL_MASK,\n\t\t.val = GMAC_PHY_IF_SGMII_VAL,\n\t},\n};\n\nstatic struct spear_modemux sgmii_modemux[] = {\n\t{\n\t\t.muxregs = sgmii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sgmii_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sgmii_pingroup = {\n\t.name = \"sgmii_grp\",\n\t.pins = gmac_pins,\n\t.npins = ARRAY_SIZE(gmac_pins),\n\t.modemuxs = sgmii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sgmii_modemux),\n};\n\nstatic const char *const gmac_grps[] = { \"gmii_grp\", \"rgmii_grp\", \"rmii_grp\",\n\t\"sgmii_grp\" };\nstatic struct spear_function gmac_function = {\n\t.name = \"gmac\",\n\t.groups = gmac_grps,\n\t.ngroups = ARRAY_SIZE(gmac_grps),\n};\n\n \nstatic const unsigned i2c0_pins[] = { 133, 134 };\nstatic struct spear_muxreg i2c0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = I2C0_REG4_MASK,\n\t\t.val = I2C0_REG4_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c0_modemux[] = {\n\t{\n\t\t.muxregs = i2c0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c0_pingroup = {\n\t.name = \"i2c0_grp\",\n\t.pins = i2c0_pins,\n\t.npins = ARRAY_SIZE(i2c0_pins),\n\t.modemuxs = i2c0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c0_modemux),\n};\n\nstatic const char *const i2c0_grps[] = { \"i2c0_grp\" };\nstatic struct spear_function i2c0_function = {\n\t.name = \"i2c0\",\n\t.groups = i2c0_grps,\n\t.ngroups = ARRAY_SIZE(i2c0_grps),\n};\n\n \nstatic const unsigned i2c1_pins[] = { 18, 23 };\nstatic struct spear_muxreg i2c1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_1,\n\t\t.mask = I2C1_REG0_MASK,\n\t\t.val = I2C1_REG0_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c1_modemux[] = {\n\t{\n\t\t.muxregs = i2c1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup i2c1_pingroup = {\n\t.name = \"i2c1_grp\",\n\t.pins = i2c1_pins,\n\t.npins = ARRAY_SIZE(i2c1_pins),\n\t.modemuxs = i2c1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c1_modemux),\n};\n\nstatic const char *const i2c1_grps[] = { \"i2c1_grp\" };\nstatic struct spear_function i2c1_function = {\n\t.name = \"i2c1\",\n\t.groups = i2c1_grps,\n\t.ngroups = ARRAY_SIZE(i2c1_grps),\n};\n\n \nstatic const unsigned cec0_pins[] = { 135 };\nstatic struct spear_muxreg cec0_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = CEC0_REG4_MASK,\n\t\t.val = CEC0_REG4_MASK,\n\t},\n};\n\nstatic struct spear_modemux cec0_modemux[] = {\n\t{\n\t\t.muxregs = cec0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cec0_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cec0_pingroup = {\n\t.name = \"cec0_grp\",\n\t.pins = cec0_pins,\n\t.npins = ARRAY_SIZE(cec0_pins),\n\t.modemuxs = cec0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cec0_modemux),\n};\n\nstatic const char *const cec0_grps[] = { \"cec0_grp\" };\nstatic struct spear_function cec0_function = {\n\t.name = \"cec0\",\n\t.groups = cec0_grps,\n\t.ngroups = ARRAY_SIZE(cec0_grps),\n};\n\n \nstatic const unsigned cec1_pins[] = { 136 };\nstatic struct spear_muxreg cec1_muxreg[] = {\n\t{\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = CEC1_REG4_MASK,\n\t\t.val = CEC1_REG4_MASK,\n\t},\n};\n\nstatic struct spear_modemux cec1_modemux[] = {\n\t{\n\t\t.muxregs = cec1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cec1_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cec1_pingroup = {\n\t.name = \"cec1_grp\",\n\t.pins = cec1_pins,\n\t.npins = ARRAY_SIZE(cec1_pins),\n\t.modemuxs = cec1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cec1_modemux),\n};\n\nstatic const char *const cec1_grps[] = { \"cec1_grp\" };\nstatic struct spear_function cec1_function = {\n\t.name = \"cec1\",\n\t.groups = cec1_grps,\n\t.ngroups = ARRAY_SIZE(cec1_grps),\n};\n\n \nstatic const unsigned mcif_pins[] = { 193, 194, 195, 196, 197, 198, 199, 200,\n\t201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214,\n\t215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228,\n\t229, 230, 231, 232, 237 };\n#define MCIF_MUXREG\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_SHARED_IP_EN_1,\t\t\t\t\\\n\t\t.mask = MCIF_MASK,\t\t\t\t\t\\\n\t\t.val = MCIF_MASK,\t\t\t\t\t\\\n\t}, {\t\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_7,\t\t\t\t\\\n\t\t.mask = FSMC_PNOR_AND_MCIF_REG6_MASK | MCIF_REG6_MASK,\t\\\n\t\t.val = FSMC_PNOR_AND_MCIF_REG6_MASK | MCIF_REG6_MASK,\t\\\n\t}, {\t\t\t\t\t\t\t\t\\\n\t\t.reg = PAD_FUNCTION_EN_8,\t\t\t\t\\\n\t\t.mask = MCIF_REG7_MASK,\t\t\t\t\t\\\n\t\t.val = MCIF_REG7_MASK,\t\t\t\t\t\\\n\t}\n\n \nstatic struct spear_muxreg sdhci_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_SD,\n\t},\n};\n\nstatic struct spear_modemux sdhci_modemux[] = {\n\t{\n\t\t.muxregs = sdhci_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sdhci_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sdhci_pingroup = {\n\t.name = \"sdhci_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = sdhci_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sdhci_modemux),\n};\n\nstatic const char *const sdhci_grps[] = { \"sdhci_grp\" };\nstatic struct spear_function sdhci_function = {\n\t.name = \"sdhci\",\n\t.groups = sdhci_grps,\n\t.ngroups = ARRAY_SIZE(sdhci_grps),\n};\n\n \nstatic struct spear_muxreg cf_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_CF,\n\t},\n};\n\nstatic struct spear_modemux cf_modemux[] = {\n\t{\n\t\t.muxregs = cf_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(cf_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup cf_pingroup = {\n\t.name = \"cf_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = cf_modemux,\n\t.nmodemuxs = ARRAY_SIZE(cf_modemux),\n};\n\nstatic const char *const cf_grps[] = { \"cf_grp\" };\nstatic struct spear_function cf_function = {\n\t.name = \"cf\",\n\t.groups = cf_grps,\n\t.ngroups = ARRAY_SIZE(cf_grps),\n};\n\n \nstatic struct spear_muxreg xd_muxreg[] = {\n\tMCIF_MUXREG,\n\t{\n\t\t.reg = PERIP_CFG,\n\t\t.mask = MCIF_SEL_MASK,\n\t\t.val = MCIF_SEL_XD,\n\t},\n};\n\nstatic struct spear_modemux xd_modemux[] = {\n\t{\n\t\t.muxregs = xd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(xd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup xd_pingroup = {\n\t.name = \"xd_grp\",\n\t.pins = mcif_pins,\n\t.npins = ARRAY_SIZE(mcif_pins),\n\t.modemuxs = xd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(xd_modemux),\n};\n\nstatic const char *const xd_grps[] = { \"xd_grp\" };\nstatic struct spear_function xd_function = {\n\t.name = \"xd\",\n\t.groups = xd_grps,\n\t.ngroups = ARRAY_SIZE(xd_grps),\n};\n\n \nstatic const unsigned clcd_pins[] = { 138, 139, 140, 141, 142, 143, 144, 145,\n\t146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159,\n\t160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173,\n\t174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187,\n\t188, 189, 190, 191 };\nstatic struct spear_muxreg clcd_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = ARM_TRACE_MASK | MIPHY_DBG_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = CLCD_REG4_MASK | CLCD_AND_ARM_TRACE_REG4_MASK,\n\t\t.val = CLCD_REG4_MASK | CLCD_AND_ARM_TRACE_REG4_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_6,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG5_MASK,\n\t\t.val = CLCD_AND_ARM_TRACE_REG5_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_7,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG6_MASK,\n\t\t.val = CLCD_AND_ARM_TRACE_REG6_MASK,\n\t},\n};\n\nstatic struct spear_modemux clcd_modemux[] = {\n\t{\n\t\t.muxregs = clcd_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(clcd_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup clcd_pingroup = {\n\t.name = \"clcd_grp\",\n\t.pins = clcd_pins,\n\t.npins = ARRAY_SIZE(clcd_pins),\n\t.modemuxs = clcd_modemux,\n\t.nmodemuxs = ARRAY_SIZE(clcd_modemux),\n};\n\n \nstatic struct spear_muxreg clcd_sleep_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = ARM_TRACE_MASK | MIPHY_DBG_MASK,\n\t\t.val = 0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = CLCD_REG4_MASK | CLCD_AND_ARM_TRACE_REG4_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_6,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG5_MASK,\n\t\t.val = 0x0,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_7,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG6_MASK,\n\t\t.val = 0x0,\n\t},\n};\n\nstatic struct spear_modemux clcd_sleep_modemux[] = {\n\t{\n\t\t.muxregs = clcd_sleep_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(clcd_sleep_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup clcd_sleep_pingroup = {\n\t.name = \"clcd_sleep_grp\",\n\t.pins = clcd_pins,\n\t.npins = ARRAY_SIZE(clcd_pins),\n\t.modemuxs = clcd_sleep_modemux,\n\t.nmodemuxs = ARRAY_SIZE(clcd_sleep_modemux),\n};\n\nstatic const char *const clcd_grps[] = { \"clcd_grp\", \"clcd_sleep_grp\" };\nstatic struct spear_function clcd_function = {\n\t.name = \"clcd\",\n\t.groups = clcd_grps,\n\t.ngroups = ARRAY_SIZE(clcd_grps),\n};\n\n \nstatic const unsigned arm_trace_pins[] = { 158, 159, 160, 161, 162, 163, 164,\n\t165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178,\n\t179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192,\n\t193, 194, 195, 196, 197, 198, 199, 200 };\nstatic struct spear_muxreg arm_trace_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = ARM_TRACE_MASK,\n\t\t.val = ARM_TRACE_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG4_MASK,\n\t\t.val = CLCD_AND_ARM_TRACE_REG4_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_6,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG5_MASK,\n\t\t.val = CLCD_AND_ARM_TRACE_REG5_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_7,\n\t\t.mask = CLCD_AND_ARM_TRACE_REG6_MASK,\n\t\t.val = CLCD_AND_ARM_TRACE_REG6_MASK,\n\t},\n};\n\nstatic struct spear_modemux arm_trace_modemux[] = {\n\t{\n\t\t.muxregs = arm_trace_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(arm_trace_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup arm_trace_pingroup = {\n\t.name = \"arm_trace_grp\",\n\t.pins = arm_trace_pins,\n\t.npins = ARRAY_SIZE(arm_trace_pins),\n\t.modemuxs = arm_trace_modemux,\n\t.nmodemuxs = ARRAY_SIZE(arm_trace_modemux),\n};\n\nstatic const char *const arm_trace_grps[] = { \"arm_trace_grp\" };\nstatic struct spear_function arm_trace_function = {\n\t.name = \"arm_trace\",\n\t.groups = arm_trace_grps,\n\t.ngroups = ARRAY_SIZE(arm_trace_grps),\n};\n\n \nstatic const unsigned miphy_dbg_pins[] = { 96, 97, 98, 99, 100, 101, 102, 103,\n\t132, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147,\n\t148, 149, 150, 151, 152, 153, 154, 155, 156, 157 };\nstatic struct spear_muxreg miphy_dbg_muxreg[] = {\n\t{\n\t\t.reg = PAD_SHARED_IP_EN_1,\n\t\t.mask = MIPHY_DBG_MASK,\n\t\t.val = MIPHY_DBG_MASK,\n\t}, {\n\t\t.reg = PAD_FUNCTION_EN_5,\n\t\t.mask = DEVS_GRP_AND_MIPHY_DBG_REG4_MASK,\n\t\t.val = DEVS_GRP_AND_MIPHY_DBG_REG4_MASK,\n\t},\n};\n\nstatic struct spear_modemux miphy_dbg_modemux[] = {\n\t{\n\t\t.muxregs = miphy_dbg_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(miphy_dbg_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup miphy_dbg_pingroup = {\n\t.name = \"miphy_dbg_grp\",\n\t.pins = miphy_dbg_pins,\n\t.npins = ARRAY_SIZE(miphy_dbg_pins),\n\t.modemuxs = miphy_dbg_modemux,\n\t.nmodemuxs = ARRAY_SIZE(miphy_dbg_modemux),\n};\n\nstatic const char *const miphy_dbg_grps[] = { \"miphy_dbg_grp\" };\nstatic struct spear_function miphy_dbg_function = {\n\t.name = \"miphy_dbg\",\n\t.groups = miphy_dbg_grps,\n\t.ngroups = ARRAY_SIZE(miphy_dbg_grps),\n};\n\n \nstatic const unsigned pcie_pins[] = { 250 };\nstatic struct spear_muxreg pcie_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = SATA_PCIE_CFG_MASK,\n\t\t.val = PCIE_CFG_VAL,\n\t},\n};\n\nstatic struct spear_modemux pcie_modemux[] = {\n\t{\n\t\t.muxregs = pcie_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(pcie_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup pcie_pingroup = {\n\t.name = \"pcie_grp\",\n\t.pins = pcie_pins,\n\t.npins = ARRAY_SIZE(pcie_pins),\n\t.modemuxs = pcie_modemux,\n\t.nmodemuxs = ARRAY_SIZE(pcie_modemux),\n};\n\nstatic const char *const pcie_grps[] = { \"pcie_grp\" };\nstatic struct spear_function pcie_function = {\n\t.name = \"pcie\",\n\t.groups = pcie_grps,\n\t.ngroups = ARRAY_SIZE(pcie_grps),\n};\n\n \nstatic const unsigned sata_pins[] = { 250 };\nstatic struct spear_muxreg sata_muxreg[] = {\n\t{\n\t\t.reg = PCIE_SATA_CFG,\n\t\t.mask = SATA_PCIE_CFG_MASK,\n\t\t.val = SATA_CFG_VAL,\n\t},\n};\n\nstatic struct spear_modemux sata_modemux[] = {\n\t{\n\t\t.muxregs = sata_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(sata_muxreg),\n\t},\n};\n\nstatic struct spear_pingroup sata_pingroup = {\n\t.name = \"sata_grp\",\n\t.pins = sata_pins,\n\t.npins = ARRAY_SIZE(sata_pins),\n\t.modemuxs = sata_modemux,\n\t.nmodemuxs = ARRAY_SIZE(sata_modemux),\n};\n\nstatic const char *const sata_grps[] = { \"sata_grp\" };\nstatic struct spear_function sata_function = {\n\t.name = \"sata\",\n\t.groups = sata_grps,\n\t.ngroups = ARRAY_SIZE(sata_grps),\n};\n\n \nstatic struct spear_pingroup *spear1340_pingroups[] = {\n\t&pads_as_gpio_pingroup,\n\t&fsmc_8bit_pingroup,\n\t&fsmc_16bit_pingroup,\n\t&fsmc_pnor_pingroup,\n\t&keyboard_row_col_pingroup,\n\t&keyboard_col5_pingroup,\n\t&spdif_in_pingroup,\n\t&spdif_out_pingroup,\n\t&gpt_0_1_pingroup,\n\t&pwm0_pingroup,\n\t&pwm1_pingroup,\n\t&pwm2_pingroup,\n\t&pwm3_pingroup,\n\t&vip_mux_pingroup,\n\t&vip_mux_cam0_pingroup,\n\t&vip_mux_cam1_pingroup,\n\t&vip_mux_cam2_pingroup,\n\t&vip_mux_cam3_pingroup,\n\t&cam0_pingroup,\n\t&cam1_pingroup,\n\t&cam2_pingroup,\n\t&cam3_pingroup,\n\t&smi_pingroup,\n\t&ssp0_pingroup,\n\t&ssp0_cs1_pingroup,\n\t&ssp0_cs2_pingroup,\n\t&ssp0_cs3_pingroup,\n\t&uart0_pingroup,\n\t&uart0_enh_pingroup,\n\t&uart1_pingroup,\n\t&i2s_in_pingroup,\n\t&i2s_out_pingroup,\n\t&gmii_pingroup,\n\t&rgmii_pingroup,\n\t&rmii_pingroup,\n\t&sgmii_pingroup,\n\t&i2c0_pingroup,\n\t&i2c1_pingroup,\n\t&cec0_pingroup,\n\t&cec1_pingroup,\n\t&sdhci_pingroup,\n\t&cf_pingroup,\n\t&xd_pingroup,\n\t&clcd_sleep_pingroup,\n\t&clcd_pingroup,\n\t&arm_trace_pingroup,\n\t&miphy_dbg_pingroup,\n\t&pcie_pingroup,\n\t&sata_pingroup,\n};\n\n \nstatic struct spear_function *spear1340_functions[] = {\n\t&pads_as_gpio_function,\n\t&fsmc_function,\n\t&keyboard_function,\n\t&spdif_in_function,\n\t&spdif_out_function,\n\t&gpt_0_1_function,\n\t&pwm_function,\n\t&vip_function,\n\t&cam0_function,\n\t&cam1_function,\n\t&cam2_function,\n\t&cam3_function,\n\t&smi_function,\n\t&ssp0_function,\n\t&uart0_function,\n\t&uart1_function,\n\t&i2s_function,\n\t&gmac_function,\n\t&i2c0_function,\n\t&i2c1_function,\n\t&cec0_function,\n\t&cec1_function,\n\t&sdhci_function,\n\t&cf_function,\n\t&xd_function,\n\t&clcd_function,\n\t&arm_trace_function,\n\t&miphy_dbg_function,\n\t&pcie_function,\n\t&sata_function,\n};\n\nstatic void gpio_request_endisable(struct spear_pmx *pmx, int pin,\n\t\tbool enable)\n{\n\tunsigned int regoffset, regindex, bitoffset;\n\tunsigned int val;\n\n\t \n\tpin++;\n\n\tregindex = pin / 32;\n\tbitoffset = pin % 32;\n\n\tif (regindex <= 3)\n\t\tregoffset = PAD_FUNCTION_EN_1 + regindex * sizeof(int *);\n\telse\n\t\tregoffset = PAD_FUNCTION_EN_5 + (regindex - 4) * sizeof(int *);\n\n\tval = pmx_readl(pmx, regoffset);\n\tif (enable)\n\t\tval &= ~(0x1 << bitoffset);\n\telse\n\t\tval |= 0x1 << bitoffset;\n\n\tpmx_writel(pmx, val, regoffset);\n}\n\nstatic struct spear_pinctrl_machdata spear1340_machdata = {\n\t.pins = spear1340_pins,\n\t.npins = ARRAY_SIZE(spear1340_pins),\n\t.groups = spear1340_pingroups,\n\t.ngroups = ARRAY_SIZE(spear1340_pingroups),\n\t.functions = spear1340_functions,\n\t.nfunctions = ARRAY_SIZE(spear1340_functions),\n\t.gpio_request_endisable = gpio_request_endisable,\n\t.modes_supported = false,\n};\n\nstatic const struct of_device_id spear1340_pinctrl_of_match[] = {\n\t{\n\t\t.compatible = \"st,spear1340-pinmux\",\n\t},\n\t{},\n};\n\nstatic int spear1340_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn spear_pinctrl_probe(pdev, &spear1340_machdata);\n}\n\nstatic struct platform_driver spear1340_pinctrl_driver = {\n\t.driver = {\n\t\t.name = DRIVER_NAME,\n\t\t.of_match_table = spear1340_pinctrl_of_match,\n\t},\n\t.probe = spear1340_pinctrl_probe,\n};\n\nstatic int __init spear1340_pinctrl_init(void)\n{\n\treturn platform_driver_register(&spear1340_pinctrl_driver);\n}\narch_initcall(spear1340_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}