$comment
	File created using the following command:
		vcd file bcd_to_display.msim.vcd -direction
$end
$date
	Fri Feb 26 15:30:40 2016
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module bcd_to_display_vlg_vec_tst $end
$var reg 4 ! BCDin [3:0] $end
$var wire 1 " DISPout [6] $end
$var wire 1 # DISPout [5] $end
$var wire 1 $ DISPout [4] $end
$var wire 1 % DISPout [3] $end
$var wire 1 & DISPout [2] $end
$var wire 1 ' DISPout [1] $end
$var wire 1 ( DISPout [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 DISPout[6]~output_o $end
$var wire 1 1 DISPout[5]~output_o $end
$var wire 1 2 DISPout[4]~output_o $end
$var wire 1 3 DISPout[3]~output_o $end
$var wire 1 4 DISPout[2]~output_o $end
$var wire 1 5 DISPout[1]~output_o $end
$var wire 1 6 DISPout[0]~output_o $end
$var wire 1 7 BCDin[2]~input_o $end
$var wire 1 8 BCDin[1]~input_o $end
$var wire 1 9 BCDin[3]~input_o $end
$var wire 1 : BCDin[0]~input_o $end
$var wire 1 ; inst30~0_combout $end
$var wire 1 < inst29~0_combout $end
$var wire 1 = inst32~0_combout $end
$var wire 1 > inst23~0_combout $end
$var wire 1 ? inst21~0_combout $end
$var wire 1 @ inst24~0_combout $end
$var wire 1 A inst20~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
1(
1'
1&
1%
0$
0#
1"
x)
0*
1+
x,
1-
1.
1/
10
01
02
13
14
15
16
07
18
09
1:
1;
0<
0=
1>
1?
0@
1A
$end
#1000000
