<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2920pt" height="684pt"
 viewBox="0.00 0.00 2920.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2916,-680 2916,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2892,-8 2892,-8 2898,-8 2904,-14 2904,-20 2904,-20 2904,-656 2904,-656 2904,-662 2898,-668 2892,-668 2892,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1456" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1456" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram system.mem_ctrls4.dram system.mem_ctrls5.dram system.mem_ctrls6.dram system.mem_ctrls7.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2884,-16 2884,-16 2890,-16 2896,-22 2896,-28 2896,-28 2896,-610 2896,-610 2896,-616 2890,-622 2884,-622 2884,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1456" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1456" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2011,-24C2011,-24 2876,-24 2876,-24 2882,-24 2888,-30 2888,-36 2888,-36 2888,-380 2888,-380 2888,-386 2882,-392 2876,-392 2876,-392 2011,-392 2011,-392 2005,-392 1999,-386 1999,-380 1999,-380 1999,-36 1999,-36 1999,-30 2005,-24 2011,-24"/>
<text text-anchor="middle" x="2443.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2443.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2534,-147C2534,-147 2868,-147 2868,-147 2874,-147 2880,-153 2880,-159 2880,-159 2880,-334 2880,-334 2880,-340 2874,-346 2868,-346 2868,-346 2534,-346 2534,-346 2528,-346 2522,-340 2522,-334 2522,-334 2522,-159 2522,-159 2522,-153 2528,-147 2534,-147"/>
<text text-anchor="middle" x="2701" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2701" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2542,-155C2542,-155 2685,-155 2685,-155 2691,-155 2697,-161 2697,-167 2697,-167 2697,-288 2697,-288 2697,-294 2691,-300 2685,-300 2685,-300 2542,-300 2542,-300 2536,-300 2530,-294 2530,-288 2530,-288 2530,-167 2530,-167 2530,-161 2536,-155 2542,-155"/>
<text text-anchor="middle" x="2613.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2613.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2550,-163C2550,-163 2677,-163 2677,-163 2683,-163 2689,-169 2689,-175 2689,-175 2689,-242 2689,-242 2689,-248 2683,-254 2677,-254 2677,-254 2550,-254 2550,-254 2544,-254 2538,-248 2538,-242 2538,-242 2538,-175 2538,-175 2538,-169 2544,-163 2550,-163"/>
<text text-anchor="middle" x="2613.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2613.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2717,-155C2717,-155 2860,-155 2860,-155 2866,-155 2872,-161 2872,-167 2872,-167 2872,-288 2872,-288 2872,-294 2866,-300 2860,-300 2860,-300 2717,-300 2717,-300 2711,-300 2705,-294 2705,-288 2705,-288 2705,-167 2705,-167 2705,-161 2711,-155 2717,-155"/>
<text text-anchor="middle" x="2788.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2788.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2725,-163C2725,-163 2852,-163 2852,-163 2858,-163 2864,-169 2864,-175 2864,-175 2864,-242 2864,-242 2864,-248 2858,-254 2852,-254 2852,-254 2725,-254 2725,-254 2719,-254 2713,-248 2713,-242 2713,-242 2713,-175 2713,-175 2713,-169 2719,-163 2725,-163"/>
<text text-anchor="middle" x="2788.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2788.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2213,-32C2213,-32 2375,-32 2375,-32 2381,-32 2387,-38 2387,-44 2387,-44 2387,-111 2387,-111 2387,-117 2381,-123 2375,-123 2375,-123 2213,-123 2213,-123 2207,-123 2201,-117 2201,-111 2201,-111 2201,-44 2201,-44 2201,-38 2207,-32 2213,-32"/>
<text text-anchor="middle" x="2294" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2294" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2019,-32C2019,-32 2181,-32 2181,-32 2187,-32 2193,-38 2193,-44 2193,-44 2193,-111 2193,-111 2193,-117 2187,-123 2181,-123 2181,-123 2019,-123 2019,-123 2013,-123 2007,-117 2007,-111 2007,-111 2007,-44 2007,-44 2007,-38 2013,-32 2019,-32"/>
<text text-anchor="middle" x="2100" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2100" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2415,-32C2415,-32 2577,-32 2577,-32 2583,-32 2589,-38 2589,-44 2589,-44 2589,-111 2589,-111 2589,-117 2583,-123 2577,-123 2577,-123 2415,-123 2415,-123 2409,-123 2403,-117 2403,-111 2403,-111 2403,-44 2403,-44 2403,-38 2409,-32 2415,-32"/>
<text text-anchor="middle" x="2496" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2496" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2613,-32C2613,-32 2775,-32 2775,-32 2781,-32 2787,-38 2787,-44 2787,-44 2787,-111 2787,-111 2787,-117 2781,-123 2775,-123 2775,-123 2613,-123 2613,-123 2607,-123 2601,-117 2601,-111 2601,-111 2601,-44 2601,-44 2601,-38 2607,-32 2613,-32"/>
<text text-anchor="middle" x="2694" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2694" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2225,-163C2225,-163 2502,-163 2502,-163 2508,-163 2514,-169 2514,-175 2514,-175 2514,-242 2514,-242 2514,-248 2508,-254 2502,-254 2502,-254 2225,-254 2225,-254 2219,-254 2213,-248 2213,-242 2213,-242 2213,-175 2213,-175 2213,-169 2219,-163 2225,-163"/>
<text text-anchor="middle" x="2363.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2363.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M636,-24C636,-24 1501,-24 1501,-24 1507,-24 1513,-30 1513,-36 1513,-36 1513,-380 1513,-380 1513,-386 1507,-392 1501,-392 1501,-392 636,-392 636,-392 630,-392 624,-386 624,-380 624,-380 624,-36 624,-36 624,-30 630,-24 636,-24"/>
<text text-anchor="middle" x="1068.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1068.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1159,-147C1159,-147 1493,-147 1493,-147 1499,-147 1505,-153 1505,-159 1505,-159 1505,-334 1505,-334 1505,-340 1499,-346 1493,-346 1493,-346 1159,-346 1159,-346 1153,-346 1147,-340 1147,-334 1147,-334 1147,-159 1147,-159 1147,-153 1153,-147 1159,-147"/>
<text text-anchor="middle" x="1326" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1326" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1167,-155C1167,-155 1310,-155 1310,-155 1316,-155 1322,-161 1322,-167 1322,-167 1322,-288 1322,-288 1322,-294 1316,-300 1310,-300 1310,-300 1167,-300 1167,-300 1161,-300 1155,-294 1155,-288 1155,-288 1155,-167 1155,-167 1155,-161 1161,-155 1167,-155"/>
<text text-anchor="middle" x="1238.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1238.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1175,-163C1175,-163 1302,-163 1302,-163 1308,-163 1314,-169 1314,-175 1314,-175 1314,-242 1314,-242 1314,-248 1308,-254 1302,-254 1302,-254 1175,-254 1175,-254 1169,-254 1163,-248 1163,-242 1163,-242 1163,-175 1163,-175 1163,-169 1169,-163 1175,-163"/>
<text text-anchor="middle" x="1238.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1238.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1342,-155C1342,-155 1485,-155 1485,-155 1491,-155 1497,-161 1497,-167 1497,-167 1497,-288 1497,-288 1497,-294 1491,-300 1485,-300 1485,-300 1342,-300 1342,-300 1336,-300 1330,-294 1330,-288 1330,-288 1330,-167 1330,-167 1330,-161 1336,-155 1342,-155"/>
<text text-anchor="middle" x="1413.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1413.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1350,-163C1350,-163 1477,-163 1477,-163 1483,-163 1489,-169 1489,-175 1489,-175 1489,-242 1489,-242 1489,-248 1483,-254 1477,-254 1477,-254 1350,-254 1350,-254 1344,-254 1338,-248 1338,-242 1338,-242 1338,-175 1338,-175 1338,-169 1344,-163 1350,-163"/>
<text text-anchor="middle" x="1413.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1413.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M892,-32C892,-32 1054,-32 1054,-32 1060,-32 1066,-38 1066,-44 1066,-44 1066,-111 1066,-111 1066,-117 1060,-123 1054,-123 1054,-123 892,-123 892,-123 886,-123 880,-117 880,-111 880,-111 880,-44 880,-44 880,-38 886,-32 892,-32"/>
<text text-anchor="middle" x="973" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="973" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M672,-32C672,-32 834,-32 834,-32 840,-32 846,-38 846,-44 846,-44 846,-111 846,-111 846,-117 840,-123 834,-123 834,-123 672,-123 672,-123 666,-123 660,-117 660,-111 660,-111 660,-44 660,-44 660,-38 666,-32 672,-32"/>
<text text-anchor="middle" x="753" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="753" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1137,-32C1137,-32 1299,-32 1299,-32 1305,-32 1311,-38 1311,-44 1311,-44 1311,-111 1311,-111 1311,-117 1305,-123 1299,-123 1299,-123 1137,-123 1137,-123 1131,-123 1125,-117 1125,-111 1125,-111 1125,-44 1125,-44 1125,-38 1131,-32 1137,-32"/>
<text text-anchor="middle" x="1218" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1218" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1331,-32C1331,-32 1493,-32 1493,-32 1499,-32 1505,-38 1505,-44 1505,-44 1505,-111 1505,-111 1505,-117 1499,-123 1493,-123 1493,-123 1331,-123 1331,-123 1325,-123 1319,-117 1319,-111 1319,-111 1319,-44 1319,-44 1319,-38 1325,-32 1331,-32"/>
<text text-anchor="middle" x="1412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M850,-163C850,-163 1127,-163 1127,-163 1133,-163 1139,-169 1139,-175 1139,-175 1139,-242 1139,-242 1139,-248 1133,-254 1127,-254 1127,-254 850,-254 850,-254 844,-254 838,-248 838,-242 838,-242 838,-175 838,-175 838,-169 844,-163 850,-163"/>
<text text-anchor="middle" x="988.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="988.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust205"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M897,-400C897,-400 1133,-400 1133,-400 1139,-400 1145,-406 1145,-412 1145,-412 1145,-479 1145,-479 1145,-485 1139,-491 1133,-491 1133,-491 897,-491 897,-491 891,-491 885,-485 885,-479 885,-479 885,-412 885,-412 885,-406 891,-400 897,-400"/>
<text text-anchor="middle" x="1015" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1015" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1600,-32C1600,-32 1762,-32 1762,-32 1768,-32 1774,-38 1774,-44 1774,-44 1774,-111 1774,-111 1774,-117 1768,-123 1762,-123 1762,-123 1600,-123 1600,-123 1594,-123 1588,-117 1588,-111 1588,-111 1588,-44 1588,-44 1588,-38 1594,-32 1600,-32"/>
<text text-anchor="middle" x="1681" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1681" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1743,-163C1743,-163 1979,-163 1979,-163 1985,-163 1991,-169 1991,-175 1991,-175 1991,-242 1991,-242 1991,-248 1985,-254 1979,-254 1979,-254 1743,-254 1743,-254 1737,-254 1731,-248 1731,-242 1731,-242 1731,-175 1731,-175 1731,-169 1737,-163 1743,-163"/>
<text text-anchor="middle" x="1861" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1861" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1543,-163C1543,-163 1611,-163 1611,-163 1617,-163 1623,-169 1623,-175 1623,-175 1623,-242 1623,-242 1623,-248 1617,-254 1611,-254 1611,-254 1543,-254 1543,-254 1537,-254 1531,-248 1531,-242 1531,-242 1531,-175 1531,-175 1531,-169 1537,-163 1543,-163"/>
<text text-anchor="middle" x="1577" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="1577" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust221"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1643,-163C1643,-163 1711,-163 1711,-163 1717,-163 1723,-169 1723,-175 1723,-175 1723,-242 1723,-242 1723,-248 1717,-254 1711,-254 1711,-254 1643,-254 1643,-254 1637,-254 1631,-248 1631,-242 1631,-242 1631,-175 1631,-175 1631,-169 1637,-163 1643,-163"/>
<text text-anchor="middle" x="1677" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="1677" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 104,-163 104,-163 110,-163 116,-169 116,-175 116,-175 116,-242 116,-242 116,-248 110,-254 104,-254 104,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="70" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="70" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust229" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust229"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M136,-163C136,-163 204,-163 204,-163 210,-163 216,-169 216,-175 216,-175 216,-242 216,-242 216,-248 210,-254 204,-254 204,-254 136,-254 136,-254 130,-254 124,-248 124,-242 124,-242 124,-175 124,-175 124,-169 130,-163 136,-163"/>
<text text-anchor="middle" x="170" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="170" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust233" class="cluster">
<title>cluster_system_mem_ctrls4</title>
<g id="a_clust233"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls4.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls4.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M236,-163C236,-163 304,-163 304,-163 310,-163 316,-169 316,-175 316,-175 316,-242 316,-242 316,-248 310,-254 304,-254 304,-254 236,-254 236,-254 230,-254 224,-248 224,-242 224,-242 224,-175 224,-175 224,-169 230,-163 236,-163"/>
<text text-anchor="middle" x="270" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls4 </text>
<text text-anchor="middle" x="270" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_mem_ctrls5</title>
<g id="a_clust237"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls5.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls5.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M336,-163C336,-163 404,-163 404,-163 410,-163 416,-169 416,-175 416,-175 416,-242 416,-242 416,-248 410,-254 404,-254 404,-254 336,-254 336,-254 330,-254 324,-248 324,-242 324,-242 324,-175 324,-175 324,-169 330,-163 336,-163"/>
<text text-anchor="middle" x="370" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls5 </text>
<text text-anchor="middle" x="370" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust241" class="cluster">
<title>cluster_system_mem_ctrls6</title>
<g id="a_clust241"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls6.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls6.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M436,-163C436,-163 504,-163 504,-163 510,-163 516,-169 516,-175 516,-175 516,-242 516,-242 516,-248 510,-254 504,-254 504,-254 436,-254 436,-254 430,-254 424,-248 424,-242 424,-242 424,-175 424,-175 424,-169 430,-163 436,-163"/>
<text text-anchor="middle" x="470" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls6 </text>
<text text-anchor="middle" x="470" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_mem_ctrls7</title>
<g id="a_clust245"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls7.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls7.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M536,-163C536,-163 604,-163 604,-163 610,-163 616,-169 616,-175 616,-175 616,-242 616,-242 616,-248 610,-254 604,-254 604,-254 536,-254 536,-254 530,-254 524,-248 524,-242 524,-242 524,-175 524,-175 524,-169 530,-163 536,-163"/>
<text text-anchor="middle" x="570" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls7 </text>
<text text-anchor="middle" x="570" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1049.5,-539.5C1049.5,-539.5 1116.5,-539.5 1116.5,-539.5 1122.5,-539.5 1128.5,-545.5 1128.5,-551.5 1128.5,-551.5 1128.5,-563.5 1128.5,-563.5 1128.5,-569.5 1122.5,-575.5 1116.5,-575.5 1116.5,-575.5 1049.5,-575.5 1049.5,-575.5 1043.5,-575.5 1037.5,-569.5 1037.5,-563.5 1037.5,-563.5 1037.5,-551.5 1037.5,-551.5 1037.5,-545.5 1043.5,-539.5 1049.5,-539.5"/>
<text text-anchor="middle" x="1083" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1041,-408.5C1041,-408.5 1125,-408.5 1125,-408.5 1131,-408.5 1137,-414.5 1137,-420.5 1137,-420.5 1137,-432.5 1137,-432.5 1137,-438.5 1131,-444.5 1125,-444.5 1125,-444.5 1041,-444.5 1041,-444.5 1035,-444.5 1029,-438.5 1029,-432.5 1029,-432.5 1029,-420.5 1029,-420.5 1029,-414.5 1035,-408.5 1041,-408.5"/>
<text text-anchor="middle" x="1083" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1083,-539.37C1083,-517.78 1083,-480.41 1083,-454.85"/>
<polygon fill="black" stroke="black" points="1086.5,-454.7 1083,-444.7 1079.5,-454.7 1086.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2129,-171.5C2129,-171.5 2191,-171.5 2191,-171.5 2197,-171.5 2203,-177.5 2203,-183.5 2203,-183.5 2203,-195.5 2203,-195.5 2203,-201.5 2197,-207.5 2191,-207.5 2191,-207.5 2129,-207.5 2129,-207.5 2123,-207.5 2117,-201.5 2117,-195.5 2117,-195.5 2117,-183.5 2117,-183.5 2117,-177.5 2123,-171.5 2129,-171.5"/>
<text text-anchor="middle" x="2160" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2319.5,-40.5C2319.5,-40.5 2366.5,-40.5 2366.5,-40.5 2372.5,-40.5 2378.5,-46.5 2378.5,-52.5 2378.5,-52.5 2378.5,-64.5 2378.5,-64.5 2378.5,-70.5 2372.5,-76.5 2366.5,-76.5 2366.5,-76.5 2319.5,-76.5 2319.5,-76.5 2313.5,-76.5 2307.5,-70.5 2307.5,-64.5 2307.5,-64.5 2307.5,-52.5 2307.5,-52.5 2307.5,-46.5 2313.5,-40.5 2319.5,-40.5"/>
<text text-anchor="middle" x="2343" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2176.32,-171.48C2185.26,-163.04 2196.96,-153.32 2209,-147 2245.28,-127.97 2264.39,-146.43 2298,-123 2311.56,-113.55 2322.43,-98.63 2330.09,-85.63"/>
<polygon fill="black" stroke="black" points="2333.31,-87.05 2335.1,-76.61 2327.19,-83.66 2333.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2019.5,-171.5C2019.5,-171.5 2086.5,-171.5 2086.5,-171.5 2092.5,-171.5 2098.5,-177.5 2098.5,-183.5 2098.5,-183.5 2098.5,-195.5 2098.5,-195.5 2098.5,-201.5 2092.5,-207.5 2086.5,-207.5 2086.5,-207.5 2019.5,-207.5 2019.5,-207.5 2013.5,-207.5 2007.5,-201.5 2007.5,-195.5 2007.5,-195.5 2007.5,-183.5 2007.5,-183.5 2007.5,-177.5 2013.5,-171.5 2019.5,-171.5"/>
<text text-anchor="middle" x="2053" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2125.5,-40.5C2125.5,-40.5 2172.5,-40.5 2172.5,-40.5 2178.5,-40.5 2184.5,-46.5 2184.5,-52.5 2184.5,-52.5 2184.5,-64.5 2184.5,-64.5 2184.5,-70.5 2178.5,-76.5 2172.5,-76.5 2172.5,-76.5 2125.5,-76.5 2125.5,-76.5 2119.5,-76.5 2113.5,-70.5 2113.5,-64.5 2113.5,-64.5 2113.5,-52.5 2113.5,-52.5 2113.5,-46.5 2119.5,-40.5 2125.5,-40.5"/>
<text text-anchor="middle" x="2149" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2066.64,-171.42C2077.03,-158.3 2091.62,-139.66 2104,-123 2113.18,-110.64 2123.11,-96.7 2131.29,-85.04"/>
<polygon fill="black" stroke="black" points="2134.31,-86.83 2137.17,-76.63 2128.58,-82.82 2134.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2558,-171.5C2558,-171.5 2588,-171.5 2588,-171.5 2594,-171.5 2600,-177.5 2600,-183.5 2600,-183.5 2600,-195.5 2600,-195.5 2600,-201.5 2594,-207.5 2588,-207.5 2588,-207.5 2558,-207.5 2558,-207.5 2552,-207.5 2546,-201.5 2546,-195.5 2546,-195.5 2546,-183.5 2546,-183.5 2546,-177.5 2552,-171.5 2558,-171.5"/>
<text text-anchor="middle" x="2573" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2521.5,-40.5C2521.5,-40.5 2568.5,-40.5 2568.5,-40.5 2574.5,-40.5 2580.5,-46.5 2580.5,-52.5 2580.5,-52.5 2580.5,-64.5 2580.5,-64.5 2580.5,-70.5 2574.5,-76.5 2568.5,-76.5 2568.5,-76.5 2521.5,-76.5 2521.5,-76.5 2515.5,-76.5 2509.5,-70.5 2509.5,-64.5 2509.5,-64.5 2509.5,-52.5 2509.5,-52.5 2509.5,-46.5 2515.5,-40.5 2521.5,-40.5"/>
<text text-anchor="middle" x="2545" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2569.28,-171.37C2564.57,-149.68 2556.41,-112.08 2550.86,-86.51"/>
<polygon fill="black" stroke="black" points="2554.28,-85.73 2548.73,-76.7 2547.43,-87.22 2554.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2733,-171.5C2733,-171.5 2763,-171.5 2763,-171.5 2769,-171.5 2775,-177.5 2775,-183.5 2775,-183.5 2775,-195.5 2775,-195.5 2775,-201.5 2769,-207.5 2763,-207.5 2763,-207.5 2733,-207.5 2733,-207.5 2727,-207.5 2721,-201.5 2721,-195.5 2721,-195.5 2721,-183.5 2721,-183.5 2721,-177.5 2727,-171.5 2733,-171.5"/>
<text text-anchor="middle" x="2748" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2719.5,-40.5C2719.5,-40.5 2766.5,-40.5 2766.5,-40.5 2772.5,-40.5 2778.5,-46.5 2778.5,-52.5 2778.5,-52.5 2778.5,-64.5 2778.5,-64.5 2778.5,-70.5 2772.5,-76.5 2766.5,-76.5 2766.5,-76.5 2719.5,-76.5 2719.5,-76.5 2713.5,-76.5 2707.5,-70.5 2707.5,-64.5 2707.5,-64.5 2707.5,-52.5 2707.5,-52.5 2707.5,-46.5 2713.5,-40.5 2719.5,-40.5"/>
<text text-anchor="middle" x="2743" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2747.34,-171.37C2746.5,-149.78 2745.05,-112.41 2744.06,-86.85"/>
<polygon fill="black" stroke="black" points="2747.55,-86.56 2743.67,-76.7 2740.56,-86.83 2747.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2221,-40.5C2221,-40.5 2277,-40.5 2277,-40.5 2283,-40.5 2289,-46.5 2289,-52.5 2289,-52.5 2289,-64.5 2289,-64.5 2289,-70.5 2283,-76.5 2277,-76.5 2277,-76.5 2221,-76.5 2221,-76.5 2215,-76.5 2209,-70.5 2209,-64.5 2209,-64.5 2209,-52.5 2209,-52.5 2209,-46.5 2215,-40.5 2221,-40.5"/>
<text text-anchor="middle" x="2249" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2027,-40.5C2027,-40.5 2083,-40.5 2083,-40.5 2089,-40.5 2095,-46.5 2095,-52.5 2095,-52.5 2095,-64.5 2095,-64.5 2095,-70.5 2089,-76.5 2083,-76.5 2083,-76.5 2027,-76.5 2027,-76.5 2021,-76.5 2015,-70.5 2015,-64.5 2015,-64.5 2015,-52.5 2015,-52.5 2015,-46.5 2021,-40.5 2027,-40.5"/>
<text text-anchor="middle" x="2055" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2423,-40.5C2423,-40.5 2479,-40.5 2479,-40.5 2485,-40.5 2491,-46.5 2491,-52.5 2491,-52.5 2491,-64.5 2491,-64.5 2491,-70.5 2485,-76.5 2479,-76.5 2479,-76.5 2423,-76.5 2423,-76.5 2417,-76.5 2411,-70.5 2411,-64.5 2411,-64.5 2411,-52.5 2411,-52.5 2411,-46.5 2417,-40.5 2423,-40.5"/>
<text text-anchor="middle" x="2451" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2621,-40.5C2621,-40.5 2677,-40.5 2677,-40.5 2683,-40.5 2689,-46.5 2689,-52.5 2689,-52.5 2689,-64.5 2689,-64.5 2689,-70.5 2683,-76.5 2677,-76.5 2677,-76.5 2621,-76.5 2621,-76.5 2615,-76.5 2609,-70.5 2609,-64.5 2609,-64.5 2609,-52.5 2609,-52.5 2609,-46.5 2615,-40.5 2621,-40.5"/>
<text text-anchor="middle" x="2649" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2422.5,-171.5C2422.5,-171.5 2493.5,-171.5 2493.5,-171.5 2499.5,-171.5 2505.5,-177.5 2505.5,-183.5 2505.5,-183.5 2505.5,-195.5 2505.5,-195.5 2505.5,-201.5 2499.5,-207.5 2493.5,-207.5 2493.5,-207.5 2422.5,-207.5 2422.5,-207.5 2416.5,-207.5 2410.5,-201.5 2410.5,-195.5 2410.5,-195.5 2410.5,-183.5 2410.5,-183.5 2410.5,-177.5 2416.5,-171.5 2422.5,-171.5"/>
<text text-anchor="middle" x="2458" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2305.5,-171.5C2305.5,-171.5 2380.5,-171.5 2380.5,-171.5 2386.5,-171.5 2392.5,-177.5 2392.5,-183.5 2392.5,-183.5 2392.5,-195.5 2392.5,-195.5 2392.5,-201.5 2386.5,-207.5 2380.5,-207.5 2380.5,-207.5 2305.5,-207.5 2305.5,-207.5 2299.5,-207.5 2293.5,-201.5 2293.5,-195.5 2293.5,-195.5 2293.5,-183.5 2293.5,-183.5 2293.5,-177.5 2299.5,-171.5 2305.5,-171.5"/>
<text text-anchor="middle" x="2343" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2233,-171.5C2233,-171.5 2263,-171.5 2263,-171.5 2269,-171.5 2275,-177.5 2275,-183.5 2275,-183.5 2275,-195.5 2275,-195.5 2275,-201.5 2269,-207.5 2263,-207.5 2263,-207.5 2233,-207.5 2233,-207.5 2227,-207.5 2221,-201.5 2221,-195.5 2221,-195.5 2221,-183.5 2221,-183.5 2221,-177.5 2227,-171.5 2233,-171.5"/>
<text text-anchor="middle" x="2248" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M754,-171.5C754,-171.5 816,-171.5 816,-171.5 822,-171.5 828,-177.5 828,-183.5 828,-183.5 828,-195.5 828,-195.5 828,-201.5 822,-207.5 816,-207.5 816,-207.5 754,-207.5 754,-207.5 748,-207.5 742,-201.5 742,-195.5 742,-195.5 742,-183.5 742,-183.5 742,-177.5 748,-171.5 754,-171.5"/>
<text text-anchor="middle" x="785" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M900.5,-40.5C900.5,-40.5 947.5,-40.5 947.5,-40.5 953.5,-40.5 959.5,-46.5 959.5,-52.5 959.5,-52.5 959.5,-64.5 959.5,-64.5 959.5,-70.5 953.5,-76.5 947.5,-76.5 947.5,-76.5 900.5,-76.5 900.5,-76.5 894.5,-76.5 888.5,-70.5 888.5,-64.5 888.5,-64.5 888.5,-52.5 888.5,-52.5 888.5,-46.5 894.5,-40.5 900.5,-40.5"/>
<text text-anchor="middle" x="924" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M803.46,-171.37C827.66,-148.91 870.25,-109.38 897.78,-83.83"/>
<polygon fill="black" stroke="black" points="900.52,-86.07 905.47,-76.7 895.75,-80.94 900.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M644.5,-171.5C644.5,-171.5 711.5,-171.5 711.5,-171.5 717.5,-171.5 723.5,-177.5 723.5,-183.5 723.5,-183.5 723.5,-195.5 723.5,-195.5 723.5,-201.5 717.5,-207.5 711.5,-207.5 711.5,-207.5 644.5,-207.5 644.5,-207.5 638.5,-207.5 632.5,-201.5 632.5,-195.5 632.5,-195.5 632.5,-183.5 632.5,-183.5 632.5,-177.5 638.5,-171.5 644.5,-171.5"/>
<text text-anchor="middle" x="678" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M680.5,-40.5C680.5,-40.5 727.5,-40.5 727.5,-40.5 733.5,-40.5 739.5,-46.5 739.5,-52.5 739.5,-52.5 739.5,-64.5 739.5,-64.5 739.5,-70.5 733.5,-76.5 727.5,-76.5 727.5,-76.5 680.5,-76.5 680.5,-76.5 674.5,-76.5 668.5,-70.5 668.5,-64.5 668.5,-64.5 668.5,-52.5 668.5,-52.5 668.5,-46.5 674.5,-40.5 680.5,-40.5"/>
<text text-anchor="middle" x="704" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M681.45,-171.37C685.82,-149.68 693.4,-112.08 698.56,-86.51"/>
<polygon fill="black" stroke="black" points="701.99,-87.2 700.53,-76.7 695.13,-85.81 701.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1183,-171.5C1183,-171.5 1213,-171.5 1213,-171.5 1219,-171.5 1225,-177.5 1225,-183.5 1225,-183.5 1225,-195.5 1225,-195.5 1225,-201.5 1219,-207.5 1213,-207.5 1213,-207.5 1183,-207.5 1183,-207.5 1177,-207.5 1171,-201.5 1171,-195.5 1171,-195.5 1171,-183.5 1171,-183.5 1171,-177.5 1177,-171.5 1183,-171.5"/>
<text text-anchor="middle" x="1198" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1145.5,-40.5C1145.5,-40.5 1192.5,-40.5 1192.5,-40.5 1198.5,-40.5 1204.5,-46.5 1204.5,-52.5 1204.5,-52.5 1204.5,-64.5 1204.5,-64.5 1204.5,-70.5 1198.5,-76.5 1192.5,-76.5 1192.5,-76.5 1145.5,-76.5 1145.5,-76.5 1139.5,-76.5 1133.5,-70.5 1133.5,-64.5 1133.5,-64.5 1133.5,-52.5 1133.5,-52.5 1133.5,-46.5 1139.5,-40.5 1145.5,-40.5"/>
<text text-anchor="middle" x="1169" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1194.15,-171.37C1189.27,-149.68 1180.82,-112.08 1175.07,-86.51"/>
<polygon fill="black" stroke="black" points="1178.48,-85.69 1172.87,-76.7 1171.65,-87.23 1178.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1358,-171.5C1358,-171.5 1388,-171.5 1388,-171.5 1394,-171.5 1400,-177.5 1400,-183.5 1400,-183.5 1400,-195.5 1400,-195.5 1400,-201.5 1394,-207.5 1388,-207.5 1388,-207.5 1358,-207.5 1358,-207.5 1352,-207.5 1346,-201.5 1346,-195.5 1346,-195.5 1346,-183.5 1346,-183.5 1346,-177.5 1352,-171.5 1358,-171.5"/>
<text text-anchor="middle" x="1373" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1339.5,-40.5C1339.5,-40.5 1386.5,-40.5 1386.5,-40.5 1392.5,-40.5 1398.5,-46.5 1398.5,-52.5 1398.5,-52.5 1398.5,-64.5 1398.5,-64.5 1398.5,-70.5 1392.5,-76.5 1386.5,-76.5 1386.5,-76.5 1339.5,-76.5 1339.5,-76.5 1333.5,-76.5 1327.5,-70.5 1327.5,-64.5 1327.5,-64.5 1327.5,-52.5 1327.5,-52.5 1327.5,-46.5 1333.5,-40.5 1339.5,-40.5"/>
<text text-anchor="middle" x="1363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1371.67,-171.37C1370,-149.78 1367.1,-112.41 1365.12,-86.85"/>
<polygon fill="black" stroke="black" points="1368.6,-86.4 1364.33,-76.7 1361.62,-86.94 1368.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M990,-40.5C990,-40.5 1046,-40.5 1046,-40.5 1052,-40.5 1058,-46.5 1058,-52.5 1058,-52.5 1058,-64.5 1058,-64.5 1058,-70.5 1052,-76.5 1046,-76.5 1046,-76.5 990,-76.5 990,-76.5 984,-76.5 978,-70.5 978,-64.5 978,-64.5 978,-52.5 978,-52.5 978,-46.5 984,-40.5 990,-40.5"/>
<text text-anchor="middle" x="1018" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M770,-40.5C770,-40.5 826,-40.5 826,-40.5 832,-40.5 838,-46.5 838,-52.5 838,-52.5 838,-64.5 838,-64.5 838,-70.5 832,-76.5 826,-76.5 826,-76.5 770,-76.5 770,-76.5 764,-76.5 758,-70.5 758,-64.5 758,-64.5 758,-52.5 758,-52.5 758,-46.5 764,-40.5 770,-40.5"/>
<text text-anchor="middle" x="798" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1235,-40.5C1235,-40.5 1291,-40.5 1291,-40.5 1297,-40.5 1303,-46.5 1303,-52.5 1303,-52.5 1303,-64.5 1303,-64.5 1303,-70.5 1297,-76.5 1291,-76.5 1291,-76.5 1235,-76.5 1235,-76.5 1229,-76.5 1223,-70.5 1223,-64.5 1223,-64.5 1223,-52.5 1223,-52.5 1223,-46.5 1229,-40.5 1235,-40.5"/>
<text text-anchor="middle" x="1263" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1429,-40.5C1429,-40.5 1485,-40.5 1485,-40.5 1491,-40.5 1497,-46.5 1497,-52.5 1497,-52.5 1497,-64.5 1497,-64.5 1497,-70.5 1491,-76.5 1485,-76.5 1485,-76.5 1429,-76.5 1429,-76.5 1423,-76.5 1417,-70.5 1417,-64.5 1417,-64.5 1417,-52.5 1417,-52.5 1417,-46.5 1423,-40.5 1429,-40.5"/>
<text text-anchor="middle" x="1457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1047.5,-171.5C1047.5,-171.5 1118.5,-171.5 1118.5,-171.5 1124.5,-171.5 1130.5,-177.5 1130.5,-183.5 1130.5,-183.5 1130.5,-195.5 1130.5,-195.5 1130.5,-201.5 1124.5,-207.5 1118.5,-207.5 1118.5,-207.5 1047.5,-207.5 1047.5,-207.5 1041.5,-207.5 1035.5,-201.5 1035.5,-195.5 1035.5,-195.5 1035.5,-183.5 1035.5,-183.5 1035.5,-177.5 1041.5,-171.5 1047.5,-171.5"/>
<text text-anchor="middle" x="1083" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M930.5,-171.5C930.5,-171.5 1005.5,-171.5 1005.5,-171.5 1011.5,-171.5 1017.5,-177.5 1017.5,-183.5 1017.5,-183.5 1017.5,-195.5 1017.5,-195.5 1017.5,-201.5 1011.5,-207.5 1005.5,-207.5 1005.5,-207.5 930.5,-207.5 930.5,-207.5 924.5,-207.5 918.5,-201.5 918.5,-195.5 918.5,-195.5 918.5,-183.5 918.5,-183.5 918.5,-177.5 924.5,-171.5 930.5,-171.5"/>
<text text-anchor="middle" x="968" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M858,-171.5C858,-171.5 888,-171.5 888,-171.5 894,-171.5 900,-177.5 900,-183.5 900,-183.5 900,-195.5 900,-195.5 900,-201.5 894,-207.5 888,-207.5 888,-207.5 858,-207.5 858,-207.5 852,-207.5 846,-201.5 846,-195.5 846,-195.5 846,-183.5 846,-183.5 846,-177.5 852,-171.5 858,-171.5"/>
<text text-anchor="middle" x="873" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1147.34,-424.9C1408.54,-422.33 2377.01,-411.5 2402,-392 2459.83,-346.88 2461.26,-247.51 2459.29,-207.59"/>
<polygon fill="black" stroke="black" points="1147.22,-421.4 1137.25,-425 1147.29,-428.4 1147.22,-421.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1083,-398.06C1083,-349.15 1083,-248.23 1083,-207.81"/>
<polygon fill="black" stroke="black" points="1079.5,-398.22 1083,-408.22 1086.5,-398.22 1079.5,-398.22"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1608,-40.5C1608,-40.5 1664,-40.5 1664,-40.5 1670,-40.5 1676,-46.5 1676,-52.5 1676,-52.5 1676,-64.5 1676,-64.5 1676,-70.5 1670,-76.5 1664,-76.5 1664,-76.5 1608,-76.5 1608,-76.5 1602,-76.5 1596,-70.5 1596,-64.5 1596,-64.5 1596,-52.5 1596,-52.5 1596,-46.5 1602,-40.5 1608,-40.5"/>
<text text-anchor="middle" x="1636" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M1147.25,-424.59C1256.36,-422.4 1468.46,-415.2 1493,-392 1572.89,-316.49 1472.75,-242.61 1527,-147 1544.66,-115.87 1578.16,-91.56 1603.38,-76.55"/>
<polygon fill="black" stroke="black" points="1146.96,-421.09 1137.03,-424.78 1147.09,-428.09 1146.96,-421.09"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M905,-408.5C905,-408.5 999,-408.5 999,-408.5 1005,-408.5 1011,-414.5 1011,-420.5 1011,-420.5 1011,-432.5 1011,-432.5 1011,-438.5 1005,-444.5 999,-444.5 999,-444.5 905,-444.5 905,-444.5 899,-444.5 893,-438.5 893,-432.5 893,-432.5 893,-420.5 893,-420.5 893,-414.5 899,-408.5 905,-408.5"/>
<text text-anchor="middle" x="952" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M990.52,-408.38C999.98,-404.93 1010.2,-401.81 1020,-400 1037.26,-396.81 2269.98,-402.57 2284,-392 2338.31,-351.04 2344.79,-262.72 2344.32,-217.86"/>
<polygon fill="black" stroke="black" points="2347.81,-217.61 2344.08,-207.7 2340.81,-217.78 2347.81,-217.61"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M990.52,-408.38C999.98,-404.93 1010.21,-401.81 1020,-400 1036.35,-396.98 2204.42,-402.87 2217,-392 2266.86,-348.93 2260.6,-261.95 2253.47,-217.7"/>
<polygon fill="black" stroke="black" points="2256.89,-216.92 2251.72,-207.67 2249.99,-218.12 2256.89,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M953.18,-408.22C955.93,-367.82 962.8,-266.9 966.13,-217.97"/>
<polygon fill="black" stroke="black" points="969.63,-218.02 966.82,-207.81 962.65,-217.54 969.63,-218.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M924.74,-408.49C919.1,-403.79 913.74,-398.24 910,-392 876.86,-336.66 872.11,-258.59 872.15,-217.78"/>
<polygon fill="black" stroke="black" points="875.65,-217.58 872.27,-207.54 868.65,-217.5 875.65,-217.58"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node38" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M1553,-171.5C1553,-171.5 1583,-171.5 1583,-171.5 1589,-171.5 1595,-177.5 1595,-183.5 1595,-183.5 1595,-195.5 1595,-195.5 1595,-201.5 1589,-207.5 1583,-207.5 1583,-207.5 1553,-207.5 1553,-207.5 1547,-207.5 1541,-201.5 1541,-195.5 1541,-195.5 1541,-183.5 1541,-183.5 1541,-177.5 1547,-171.5 1553,-171.5"/>
<text text-anchor="middle" x="1568" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M990.54,-408.45C999.99,-405 1010.21,-401.86 1020,-400 1045.82,-395.09 1471.54,-407.18 1493,-392 1550.01,-351.67 1563.75,-262.68 1567.01,-217.68"/>
<polygon fill="black" stroke="black" points="1570.52,-217.7 1567.63,-207.5 1563.53,-217.27 1570.52,-217.7"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node39" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M1651,-171.5C1651,-171.5 1681,-171.5 1681,-171.5 1687,-171.5 1693,-177.5 1693,-183.5 1693,-183.5 1693,-195.5 1693,-195.5 1693,-201.5 1687,-207.5 1681,-207.5 1681,-207.5 1651,-207.5 1651,-207.5 1645,-207.5 1639,-201.5 1639,-195.5 1639,-195.5 1639,-183.5 1639,-183.5 1639,-177.5 1645,-171.5 1651,-171.5"/>
<text text-anchor="middle" x="1666" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge18" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M990.53,-408.43C999.99,-404.98 1010.21,-401.84 1020,-400 1036.57,-396.88 1614.06,-402.82 1627,-392 1677.89,-349.45 1675.39,-262.24 1670.24,-217.81"/>
<polygon fill="black" stroke="black" points="1673.69,-217.22 1668.94,-207.75 1666.75,-218.11 1673.69,-217.22"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node40" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M66,-171.5C66,-171.5 96,-171.5 96,-171.5 102,-171.5 108,-177.5 108,-183.5 108,-183.5 108,-195.5 108,-195.5 108,-201.5 102,-207.5 96,-207.5 96,-207.5 66,-207.5 66,-207.5 60,-207.5 54,-201.5 54,-195.5 54,-195.5 54,-183.5 54,-183.5 54,-177.5 60,-171.5 66,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge19" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="black" d="M892.92,-425.11C707.74,-423.64 149.24,-417.13 120,-392 69.7,-348.77 71.93,-261.87 76.89,-217.66"/>
<polygon fill="black" stroke="black" points="80.38,-218 78.15,-207.65 73.43,-217.13 80.38,-218"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node41" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M166,-171.5C166,-171.5 196,-171.5 196,-171.5 202,-171.5 208,-177.5 208,-183.5 208,-183.5 208,-195.5 208,-195.5 208,-201.5 202,-207.5 196,-207.5 196,-207.5 166,-207.5 166,-207.5 160,-207.5 154,-201.5 154,-195.5 154,-195.5 154,-183.5 154,-183.5 154,-177.5 160,-171.5 166,-171.5"/>
<text text-anchor="middle" x="181" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge20" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="black" d="M892.95,-424.77C723.36,-422.42 245.31,-413.87 220,-392 169.81,-348.63 171.99,-261.79 176.92,-217.63"/>
<polygon fill="black" stroke="black" points="180.4,-217.98 178.16,-207.63 173.45,-217.12 180.4,-217.98"/>
</g>
<!-- system_mem_ctrls4_port -->
<g id="node42" class="node">
<title>system_mem_ctrls4_port</title>
<path fill="#94918b" stroke="#000000" d="M266,-171.5C266,-171.5 296,-171.5 296,-171.5 302,-171.5 308,-177.5 308,-183.5 308,-183.5 308,-195.5 308,-195.5 308,-201.5 302,-207.5 296,-207.5 296,-207.5 266,-207.5 266,-207.5 260,-207.5 254,-201.5 254,-195.5 254,-195.5 254,-183.5 254,-183.5 254,-177.5 260,-171.5 266,-171.5"/>
<text text-anchor="middle" x="281" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port -->
<g id="edge21" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port</title>
<path fill="none" stroke="black" d="M892.93,-424.32C739.98,-421.01 341.4,-410.63 320,-392 269.97,-348.45 272.08,-261.69 276.95,-217.59"/>
<polygon fill="black" stroke="black" points="280.43,-217.95 278.19,-207.6 273.49,-217.09 280.43,-217.95"/>
</g>
<!-- system_mem_ctrls5_port -->
<g id="node43" class="node">
<title>system_mem_ctrls5_port</title>
<path fill="#94918b" stroke="#000000" d="M366,-171.5C366,-171.5 396,-171.5 396,-171.5 402,-171.5 408,-177.5 408,-183.5 408,-183.5 408,-195.5 408,-195.5 408,-201.5 402,-207.5 396,-207.5 396,-207.5 366,-207.5 366,-207.5 360,-207.5 354,-201.5 354,-195.5 354,-195.5 354,-183.5 354,-183.5 354,-177.5 360,-171.5 366,-171.5"/>
<text text-anchor="middle" x="381" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port -->
<g id="edge22" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port</title>
<path fill="none" stroke="black" d="M892.74,-425.78C761.44,-425.83 454.84,-422.63 420,-392 370.19,-348.2 372.2,-261.56 377,-217.53"/>
<polygon fill="black" stroke="black" points="380.48,-217.91 378.22,-207.56 373.53,-217.06 380.48,-217.91"/>
</g>
<!-- system_mem_ctrls6_port -->
<g id="node44" class="node">
<title>system_mem_ctrls6_port</title>
<path fill="#94918b" stroke="#000000" d="M466,-171.5C466,-171.5 496,-171.5 496,-171.5 502,-171.5 508,-177.5 508,-183.5 508,-183.5 508,-195.5 508,-195.5 508,-201.5 502,-207.5 496,-207.5 496,-207.5 466,-207.5 466,-207.5 460,-207.5 454,-201.5 454,-195.5 454,-195.5 454,-183.5 454,-183.5 454,-177.5 460,-171.5 466,-171.5"/>
<text text-anchor="middle" x="481" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port</title>
<path fill="none" stroke="black" d="M892.61,-424.82C780.67,-422.99 547.19,-416.26 520,-392 470.51,-347.84 472.37,-261.36 477.07,-217.45"/>
<polygon fill="black" stroke="black" points="480.55,-217.86 478.27,-207.51 473.6,-217.02 480.55,-217.86"/>
</g>
<!-- system_mem_ctrls7_port -->
<g id="node45" class="node">
<title>system_mem_ctrls7_port</title>
<path fill="#94918b" stroke="#000000" d="M566,-171.5C566,-171.5 596,-171.5 596,-171.5 602,-171.5 608,-177.5 608,-183.5 608,-183.5 608,-195.5 608,-195.5 608,-201.5 602,-207.5 596,-207.5 596,-207.5 566,-207.5 566,-207.5 560,-207.5 554,-201.5 554,-195.5 554,-195.5 554,-183.5 554,-183.5 554,-177.5 560,-171.5 566,-171.5"/>
<text text-anchor="middle" x="581" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port</title>
<path fill="none" stroke="black" d="M892.66,-423.31C802.58,-419.41 639.68,-409.97 620,-392 571.14,-347.38 572.64,-261.48 577.15,-217.65"/>
<polygon fill="black" stroke="black" points="580.63,-218.05 578.3,-207.72 573.68,-217.25 580.63,-218.05"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1706.5,-40.5C1706.5,-40.5 1753.5,-40.5 1753.5,-40.5 1759.5,-40.5 1765.5,-46.5 1765.5,-52.5 1765.5,-52.5 1765.5,-64.5 1765.5,-64.5 1765.5,-70.5 1759.5,-76.5 1753.5,-76.5 1753.5,-76.5 1706.5,-76.5 1706.5,-76.5 1700.5,-76.5 1694.5,-70.5 1694.5,-64.5 1694.5,-64.5 1694.5,-52.5 1694.5,-52.5 1694.5,-46.5 1700.5,-40.5 1706.5,-40.5"/>
<text text-anchor="middle" x="1730" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1887,-171.5C1887,-171.5 1971,-171.5 1971,-171.5 1977,-171.5 1983,-177.5 1983,-183.5 1983,-183.5 1983,-195.5 1983,-195.5 1983,-201.5 1977,-207.5 1971,-207.5 1971,-207.5 1887,-207.5 1887,-207.5 1881,-207.5 1875,-201.5 1875,-195.5 1875,-195.5 1875,-183.5 1875,-183.5 1875,-177.5 1881,-171.5 1887,-171.5"/>
<text text-anchor="middle" x="1929" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1958.89,-165.78C1969.73,-158.63 1982.41,-151.45 1995,-147 2080.24,-116.87 2117.72,-166.46 2197,-123 2216.24,-112.45 2231.15,-91.62 2239.98,-76.69"/>
<polygon fill="black" stroke="black" points="1956.89,-162.9 1950.63,-171.45 1960.85,-168.67 1956.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1953.01,-163.92C1977.95,-138.39 2016.32,-99.1 2038.2,-76.7"/>
<polygon fill="black" stroke="black" points="1950.22,-161.77 1945.73,-171.37 1955.22,-166.66 1950.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1958.49,-165.54C1969.37,-158.3 1982.19,-151.12 1995,-147 2078.93,-120.03 2311.13,-160.32 2391,-123 2412.3,-113.05 2429.8,-91.87 2440.3,-76.71"/>
<polygon fill="black" stroke="black" points="1956.42,-162.71 1950.21,-171.3 1960.42,-168.46 1956.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge28" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1958.18,-165.56C1969.12,-158.25 1982.04,-151.02 1995,-147 2122.03,-107.61 2472.9,-180.14 2593,-123 2613.57,-113.21 2629.76,-92 2639.33,-76.78"/>
<polygon fill="black" stroke="black" points="1956.06,-162.78 1949.88,-171.39 1960.08,-168.51 1956.06,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge29" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1900.99,-165.29C1890.63,-158.05 1878.39,-150.93 1866,-147 1708.12,-96.89 1279.61,-170.74 1121,-123 1089.62,-113.56 1058.24,-92.04 1038.51,-76.67"/>
<polygon fill="black" stroke="black" points="1899.08,-168.23 1909.21,-171.34 1903.23,-162.59 1899.08,-168.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge30" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1901.01,-165.24C1890.65,-157.99 1878.4,-150.88 1866,-147 1760.99,-114.13 979.22,-161.12 876,-123 850.45,-113.56 827.07,-92.05 812.71,-76.68"/>
<polygon fill="black" stroke="black" points="1899.1,-168.18 1909.22,-171.29 1903.25,-162.54 1899.1,-168.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge31" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1900.97,-165.37C1890.61,-158.14 1878.36,-151 1866,-147 1749.39,-109.26 1424.6,-177.86 1315,-123 1295.25,-113.11 1280.35,-91.92 1271.67,-76.74"/>
<polygon fill="black" stroke="black" points="1899.05,-168.31 1909.19,-171.41 1903.2,-162.67 1899.05,-168.31"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1900.62,-165.49C1890.31,-158.33 1878.18,-151.22 1866,-147 1747.15,-105.8 1705.08,-157.07 1584,-123 1547.22,-112.65 1508.42,-91.56 1483.53,-76.52"/>
<polygon fill="black" stroke="black" points="1898.68,-168.4 1908.82,-171.45 1902.79,-162.74 1898.68,-168.4"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1751,-171.5C1751,-171.5 1845,-171.5 1845,-171.5 1851,-171.5 1857,-177.5 1857,-183.5 1857,-183.5 1857,-195.5 1857,-195.5 1857,-201.5 1851,-207.5 1845,-207.5 1845,-207.5 1751,-207.5 1751,-207.5 1745,-207.5 1739,-201.5 1739,-195.5 1739,-195.5 1739,-183.5 1739,-183.5 1739,-177.5 1745,-171.5 1751,-171.5"/>
<text text-anchor="middle" x="1798" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1788.97,-171.37C1777.44,-149.49 1757.36,-111.41 1743.88,-85.83"/>
<polygon fill="black" stroke="black" points="1746.83,-83.92 1739.07,-76.7 1740.63,-87.18 1746.83,-83.92"/>
</g>
</g>
</svg>
