Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 17 15:47:28 2017
| Host         : ubuntu running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file lab8_elevator_control_control_sets_placed.rpt
| Design       : lab8_elevator_control
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           34 |
| No           | No                    | Yes                    |              54 |           26 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+
|                Clock Signal               |                   Enable Signal                   |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+
|  pulse5/pulse4/door_open_counter_reg[1]_P |                                                   | pulse5/pulse2/door_open_counter_reg[1]_C_0 |                1 |              1 |
|  pulse5/pulse3/door_open_counter_reg[1]_P |                                                   | pulse5/pulse1/door_open_counter_reg[1]_C_0 |                1 |              1 |
|  lift_movement_reg[1]_i_2_n_0             | lift2_controller/door_open_counter[2]_i_1__0_n_0  | pulse5/pulse4/door_open_counter_reg[1]_P   |                1 |              2 |
|  lift_movement_reg[1]_i_2_n_0             | lift2_controller/door_open_counter[2]_i_1__0_n_0  | pulse5/pulse4/door_open_counter_reg[2]     |                2 |              2 |
|  lift_movement_reg[1]_i_2_n_0             | lift1_controller/door_open_counter[2]_i_1_n_0     | pulse5/pulse3/door_open_counter_reg[1]_P   |                1 |              2 |
|  lift_movement_reg[1]_i_2_n_0             | lift1_controller/door_open_counter[2]_i_1_n_0     | pulse5/pulse3/door_open_counter_reg[2]     |                1 |              2 |
|  lift_movement_reg[1]_i_2_n_0             |                                                   | pulse5/pulse1/door_open_counter_reg[1]_C_0 |                1 |              2 |
|  lift_movement_reg[1]_i_2_n_0             |                                                   | pulse5/pulse2/door_open_counter_reg[1]_C_0 |                2 |              2 |
|  lift_movement_reg[1]_i_2_n_0             | lift1_controller/door_closing_counter0            | pulse5/pulse3/door_closing_counter_reg[2]  |                1 |              3 |
|  lift_movement_reg[1]_i_2_n_0             | lift1_controller/door_opening_counter0            | pulse5/pulse3/door_opening_counter_reg[1]  |                1 |              3 |
|  lift_movement_reg[1]_i_2_n_0             | lift2_controller/door_closing_counter0            | pulse5/pulse4/door_closing_counter_reg[2]  |                1 |              3 |
|  lift_movement_reg[1]_i_2_n_0             | lift2_controller/door_opening_counter0            | pulse5/pulse4/door_opening_counter_reg[1]  |                1 |              3 |
|  clock                                    | lift1_controller/E[0]                             | reset_IBUF                                 |                3 |              4 |
|  clock                                    | lift1_controller/lift2_command_internal_reg[3][0] | reset_IBUF                                 |                3 |              4 |
|  lift_movement_reg[1]_i_2_n_0             | lift1_controller/lift_movement_counter0           | reset_IBUF                                 |                2 |              5 |
|  lift_movement_reg[1]_i_2_n_0             | lift2_controller/lift_movement_counter0           | reset_IBUF                                 |                2 |              5 |
|  lift_movement_reg[1]_i_2_n_0             |                                                   | reset_IBUF                                 |                4 |              8 |
|  clock                                    |                                                   | reset_IBUF                                 |                6 |             10 |
|  clk_IBUF_BUFG                            |                                                   |                                            |                6 |             17 |
|  clk_IBUF_BUFG                            |                                                   | ten_clock/clk                              |                8 |             31 |
|  clk3_BUFG                                |                                                   | reset_IBUF                                 |               13 |             32 |
|  clk3_BUFG                                |                                                   |                                            |               28 |             72 |
+-------------------------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     6 |
| 3      |                     4 |
| 4      |                     2 |
| 5      |                     2 |
| 8      |                     1 |
| 10     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


