-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    data_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    data_sink_0_empty_n : IN STD_LOGIC;
    data_sink_0_read : OUT STD_LOGIC;
    data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    data_sink_1_empty_n : IN STD_LOGIC;
    data_sink_1_read : OUT STD_LOGIC;
    data_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_sink_2_empty_n : IN STD_LOGIC;
    data_sink_2_read : OUT STD_LOGIC;
    data_source_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_source_0_full_n : IN STD_LOGIC;
    data_source_0_write : OUT STD_LOGIC;
    data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_source_1_full_n : IN STD_LOGIC;
    data_source_1_write : OUT STD_LOGIC;
    data_source_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_source_2_full_n : IN STD_LOGIC;
    data_source_2_write : OUT STD_LOGIC;
    weight_ctrls : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_image_size : IN STD_LOGIC_VECTOR (31 downto 0);
    ctrl_row_size_pkg : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_window_size : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_depth : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_stride : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_replay : IN STD_LOGIC_VECTOR (16 downto 0);
    ctrl_channel : IN STD_LOGIC_VECTOR (1 downto 0);
    ctrl_row_N : IN STD_LOGIC_VECTOR (16 downto 0);
    ready : OUT STD_LOGIC_VECTOR (0 downto 0) := "0" );
end;


architecture behav of cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.090750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=324,HLS_SYN_DSP=402,HLS_SYN_FF=20325,HLS_SYN_LUT=47998,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal cnn_ssdm_thread_M_load_fu_6908_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal cnn_ssdm_thread_M_1_load_fu_6912_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_top_cnn_fu_1506_data_sink_0_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_data_sink_1_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_data_sink_2_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_data_source_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_p_top_cnn_fu_1506_data_source_0_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_data_source_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_top_cnn_fu_1506_data_source_1_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_data_source_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_p_top_cnn_fu_1506_data_source_2_write : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_weight_ctrls_in_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_image_size_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_depth_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_stride_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_replay_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_channel_read : STD_LOGIC;
    signal grp_p_top_cnn_fu_1506_ctrl_row_N_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_ready : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_ready_ap_vld : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_0_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_1_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_2_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_write : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_31_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_42_read : STD_LOGIC;
    signal grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_53_read : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sc_fifo_chn_1_full_n : STD_LOGIC;
    signal sc_fifo_chn_17_full_n : STD_LOGIC;
    signal sc_fifo_chn_18_full_n : STD_LOGIC;
    signal sc_fifo_chn_19_full_n : STD_LOGIC;
    signal sc_fifo_chn_110_full_n : STD_LOGIC;
    signal sc_fifo_chn_111_full_n : STD_LOGIC;
    signal sc_fifo_chn_112_full_n : STD_LOGIC;
    signal sc_fifo_chn_113_full_n : STD_LOGIC;
    signal sc_fifo_chn_114_full_n : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_34_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal sc_fifo_chn_34_empty_n : STD_LOGIC;
    signal sc_fifo_chn_45_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_45_empty_n : STD_LOGIC;
    signal sc_fifo_chn_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal sc_fifo_chn_56_empty_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;
    signal sc_fifo_chn_34_full_n : STD_LOGIC;
    signal sc_fifo_chn_45_full_n : STD_LOGIC;
    signal sc_fifo_chn_56_full_n : STD_LOGIC;
    signal sc_fifo_chn_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_1_empty_n : STD_LOGIC;
    signal sc_fifo_chn_113_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_113_empty_n : STD_LOGIC;
    signal sc_fifo_chn_114_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_114_empty_n : STD_LOGIC;
    signal sc_fifo_chn_18_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_18_empty_n : STD_LOGIC;
    signal sc_fifo_chn_19_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_19_empty_n : STD_LOGIC;
    signal sc_fifo_chn_110_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_110_empty_n : STD_LOGIC;
    signal sc_fifo_chn_111_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_111_empty_n : STD_LOGIC;
    signal sc_fifo_chn_112_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sc_fifo_chn_112_empty_n : STD_LOGIC;
    signal sc_fifo_chn_17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_17_empty_n : STD_LOGIC;

    component p_top_cnn IS
    port (
        data_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_sink_0_empty_n : IN STD_LOGIC;
        data_sink_0_read : OUT STD_LOGIC;
        data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_sink_1_empty_n : IN STD_LOGIC;
        data_sink_1_read : OUT STD_LOGIC;
        data_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_sink_2_empty_n : IN STD_LOGIC;
        data_sink_2_read : OUT STD_LOGIC;
        data_source_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_source_0_full_n : IN STD_LOGIC;
        data_source_0_write : OUT STD_LOGIC;
        data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_source_1_full_n : IN STD_LOGIC;
        data_source_1_write : OUT STD_LOGIC;
        data_source_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_source_2_full_n : IN STD_LOGIC;
        data_source_2_write : OUT STD_LOGIC;
        weight_ctrls_in_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        weight_ctrls_in_empty_n : IN STD_LOGIC;
        weight_ctrls_in_read : OUT STD_LOGIC;
        ctrl_image_size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_image_size_empty_n : IN STD_LOGIC;
        ctrl_image_size_read : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC;
        ctrl_channel_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        ctrl_channel_empty_n : IN STD_LOGIC;
        ctrl_channel_read : OUT STD_LOGIC;
        ctrl_row_N_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_N_empty_n : IN STD_LOGIC;
        ctrl_row_N_read : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component cnn_thread_cnn_ctrl IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        weight_ctrls : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_image_size : IN STD_LOGIC_VECTOR (31 downto 0);
        ctrl_row_size_pkg : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_window_size : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_depth : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_stride : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_replay : IN STD_LOGIC_VECTOR (16 downto 0);
        ctrl_channel : IN STD_LOGIC_VECTOR (1 downto 0);
        ctrl_row_N : IN STD_LOGIC_VECTOR (16 downto 0);
        ready : OUT STD_LOGIC_VECTOR (0 downto 0);
        ready_ap_vld : OUT STD_LOGIC;
        sc_fifo_chn_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_1_full_n : IN STD_LOGIC;
        sc_fifo_chn_1_write : OUT STD_LOGIC;
        sc_fifo_chn_112_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_112_full_n : IN STD_LOGIC;
        sc_fifo_chn_112_write : OUT STD_LOGIC;
        sc_fifo_chn_113_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_113_full_n : IN STD_LOGIC;
        sc_fifo_chn_113_write : OUT STD_LOGIC;
        sc_fifo_chn_114_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_114_full_n : IN STD_LOGIC;
        sc_fifo_chn_114_write : OUT STD_LOGIC;
        sc_fifo_chn_115_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_115_full_n : IN STD_LOGIC;
        sc_fifo_chn_115_write : OUT STD_LOGIC;
        sc_fifo_chn_116_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_116_full_n : IN STD_LOGIC;
        sc_fifo_chn_116_write : OUT STD_LOGIC;
        sc_fifo_chn_117_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_117_full_n : IN STD_LOGIC;
        sc_fifo_chn_117_write : OUT STD_LOGIC;
        sc_fifo_chn_118_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_118_full_n : IN STD_LOGIC;
        sc_fifo_chn_118_write : OUT STD_LOGIC;
        sc_fifo_chn_119_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sc_fifo_chn_119_full_n : IN STD_LOGIC;
        sc_fifo_chn_119_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_sink IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_sink_0_empty_n : IN STD_LOGIC;
        data_sink_0_read : OUT STD_LOGIC;
        data_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        data_sink_1_empty_n : IN STD_LOGIC;
        data_sink_1_read : OUT STD_LOGIC;
        data_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_sink_2_empty_n : IN STD_LOGIC;
        data_sink_2_read : OUT STD_LOGIC;
        sc_fifo_chn_3_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        sc_fifo_chn_3_full_n : IN STD_LOGIC;
        sc_fifo_chn_3_write : OUT STD_LOGIC;
        sc_fifo_chn_4_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_4_full_n : IN STD_LOGIC;
        sc_fifo_chn_4_write : OUT STD_LOGIC;
        sc_fifo_chn_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        sc_fifo_chn_5_full_n : IN STD_LOGIC;
        sc_fifo_chn_5_write : OUT STD_LOGIC );
    end component;


    component cnn_thread_cnn_stream_source IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_source_0_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_source_0_full_n : IN STD_LOGIC;
        data_source_0_write : OUT STD_LOGIC;
        data_source_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_source_1_full_n : IN STD_LOGIC;
        data_source_1_write : OUT STD_LOGIC;
        data_source_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_source_2_full_n : IN STD_LOGIC;
        data_source_2_write : OUT STD_LOGIC;
        sc_fifo_chn_31_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        sc_fifo_chn_31_empty_n : IN STD_LOGIC;
        sc_fifo_chn_31_read : OUT STD_LOGIC;
        sc_fifo_chn_42_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_42_empty_n : IN STD_LOGIC;
        sc_fifo_chn_42_read : OUT STD_LOGIC;
        sc_fifo_chn_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        sc_fifo_chn_53_empty_n : IN STD_LOGIC;
        sc_fifo_chn_53_read : OUT STD_LOGIC );
    end component;


    component fifo_w64_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d1_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d1_A_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_p_top_cnn_fu_1506 : component p_top_cnn
    port map (
        data_sink_0_dout => sc_fifo_chn_3_dout,
        data_sink_0_empty_n => sc_fifo_chn_3_empty_n,
        data_sink_0_read => grp_p_top_cnn_fu_1506_data_sink_0_read,
        data_sink_1_dout => sc_fifo_chn_4_dout,
        data_sink_1_empty_n => sc_fifo_chn_4_empty_n,
        data_sink_1_read => grp_p_top_cnn_fu_1506_data_sink_1_read,
        data_sink_2_dout => sc_fifo_chn_5_dout,
        data_sink_2_empty_n => sc_fifo_chn_5_empty_n,
        data_sink_2_read => grp_p_top_cnn_fu_1506_data_sink_2_read,
        data_source_0_din => grp_p_top_cnn_fu_1506_data_source_0_din,
        data_source_0_full_n => sc_fifo_chn_34_full_n,
        data_source_0_write => grp_p_top_cnn_fu_1506_data_source_0_write,
        data_source_1_din => grp_p_top_cnn_fu_1506_data_source_1_din,
        data_source_1_full_n => sc_fifo_chn_45_full_n,
        data_source_1_write => grp_p_top_cnn_fu_1506_data_source_1_write,
        data_source_2_din => grp_p_top_cnn_fu_1506_data_source_2_din,
        data_source_2_full_n => sc_fifo_chn_56_full_n,
        data_source_2_write => grp_p_top_cnn_fu_1506_data_source_2_write,
        weight_ctrls_in_dout => sc_fifo_chn_1_dout,
        weight_ctrls_in_empty_n => sc_fifo_chn_1_empty_n,
        weight_ctrls_in_read => grp_p_top_cnn_fu_1506_weight_ctrls_in_read,
        ctrl_image_size_dout => sc_fifo_chn_17_dout,
        ctrl_image_size_empty_n => sc_fifo_chn_17_empty_n,
        ctrl_image_size_read => grp_p_top_cnn_fu_1506_ctrl_image_size_read,
        ctrl_row_size_pkg_dout => sc_fifo_chn_18_dout,
        ctrl_row_size_pkg_empty_n => sc_fifo_chn_18_empty_n,
        ctrl_row_size_pkg_read => grp_p_top_cnn_fu_1506_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => sc_fifo_chn_19_dout,
        ctrl_window_size_empty_n => sc_fifo_chn_19_empty_n,
        ctrl_window_size_read => grp_p_top_cnn_fu_1506_ctrl_window_size_read,
        ctrl_depth_dout => sc_fifo_chn_110_dout,
        ctrl_depth_empty_n => sc_fifo_chn_110_empty_n,
        ctrl_depth_read => grp_p_top_cnn_fu_1506_ctrl_depth_read,
        ctrl_stride_dout => sc_fifo_chn_111_dout,
        ctrl_stride_empty_n => sc_fifo_chn_111_empty_n,
        ctrl_stride_read => grp_p_top_cnn_fu_1506_ctrl_stride_read,
        ctrl_replay_dout => sc_fifo_chn_112_dout,
        ctrl_replay_empty_n => sc_fifo_chn_112_empty_n,
        ctrl_replay_read => grp_p_top_cnn_fu_1506_ctrl_replay_read,
        ctrl_channel_dout => sc_fifo_chn_113_dout,
        ctrl_channel_empty_n => sc_fifo_chn_113_empty_n,
        ctrl_channel_read => grp_p_top_cnn_fu_1506_ctrl_channel_read,
        ctrl_row_N_dout => sc_fifo_chn_114_dout,
        ctrl_row_N_empty_n => sc_fifo_chn_114_empty_n,
        ctrl_row_N_read => grp_p_top_cnn_fu_1506_ctrl_row_N_read,
        reset => reset,
        clk => clk);

    grp_cnn_thread_cnn_ctrl_fu_2834 : component cnn_thread_cnn_ctrl
    port map (
        ap_clk => clk,
        ap_rst => reset,
        weight_ctrls => weight_ctrls,
        ctrl_image_size => ctrl_image_size,
        ctrl_row_size_pkg => ctrl_row_size_pkg,
        ctrl_window_size => ctrl_window_size,
        ctrl_depth => ctrl_depth,
        ctrl_stride => ctrl_stride,
        ctrl_replay => ctrl_replay,
        ctrl_channel => ctrl_channel,
        ctrl_row_N => ctrl_row_N,
        ready => grp_cnn_thread_cnn_ctrl_fu_2834_ready,
        ready_ap_vld => grp_cnn_thread_cnn_ctrl_fu_2834_ready_ap_vld,
        sc_fifo_chn_1_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_din,
        sc_fifo_chn_1_full_n => sc_fifo_chn_1_full_n,
        sc_fifo_chn_1_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_write,
        sc_fifo_chn_112_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_din,
        sc_fifo_chn_112_full_n => sc_fifo_chn_17_full_n,
        sc_fifo_chn_112_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_write,
        sc_fifo_chn_113_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_din,
        sc_fifo_chn_113_full_n => sc_fifo_chn_18_full_n,
        sc_fifo_chn_113_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_write,
        sc_fifo_chn_114_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_din,
        sc_fifo_chn_114_full_n => sc_fifo_chn_19_full_n,
        sc_fifo_chn_114_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_write,
        sc_fifo_chn_115_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_din,
        sc_fifo_chn_115_full_n => sc_fifo_chn_110_full_n,
        sc_fifo_chn_115_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_write,
        sc_fifo_chn_116_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_din,
        sc_fifo_chn_116_full_n => sc_fifo_chn_111_full_n,
        sc_fifo_chn_116_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_write,
        sc_fifo_chn_117_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_din,
        sc_fifo_chn_117_full_n => sc_fifo_chn_112_full_n,
        sc_fifo_chn_117_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_write,
        sc_fifo_chn_118_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_din,
        sc_fifo_chn_118_full_n => sc_fifo_chn_113_full_n,
        sc_fifo_chn_118_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_write,
        sc_fifo_chn_119_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_din,
        sc_fifo_chn_119_full_n => sc_fifo_chn_114_full_n,
        sc_fifo_chn_119_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_write);

    grp_cnn_thread_cnn_stream_sink_fu_4192 : component cnn_thread_cnn_stream_sink
    port map (
        ap_clk => clk,
        ap_rst => reset,
        data_sink_0_dout => data_sink_0_dout,
        data_sink_0_empty_n => data_sink_0_empty_n,
        data_sink_0_read => grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_0_read,
        data_sink_1_dout => data_sink_1_dout,
        data_sink_1_empty_n => data_sink_1_empty_n,
        data_sink_1_read => grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_1_read,
        data_sink_2_dout => data_sink_2_dout,
        data_sink_2_empty_n => data_sink_2_empty_n,
        data_sink_2_read => grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_2_read,
        sc_fifo_chn_3_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_din,
        sc_fifo_chn_3_full_n => sc_fifo_chn_3_full_n,
        sc_fifo_chn_3_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_write,
        sc_fifo_chn_4_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_din,
        sc_fifo_chn_4_full_n => sc_fifo_chn_4_full_n,
        sc_fifo_chn_4_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_write,
        sc_fifo_chn_5_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_din,
        sc_fifo_chn_5_full_n => sc_fifo_chn_5_full_n,
        sc_fifo_chn_5_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_write);

    grp_cnn_thread_cnn_stream_source_fu_5550 : component cnn_thread_cnn_stream_source
    port map (
        ap_clk => clk,
        ap_rst => reset,
        data_source_0_din => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_din,
        data_source_0_full_n => data_source_0_full_n,
        data_source_0_write => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_write,
        data_source_1_din => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_din,
        data_source_1_full_n => data_source_1_full_n,
        data_source_1_write => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_write,
        data_source_2_din => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_din,
        data_source_2_full_n => data_source_2_full_n,
        data_source_2_write => grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_write,
        sc_fifo_chn_31_dout => sc_fifo_chn_34_dout,
        sc_fifo_chn_31_empty_n => sc_fifo_chn_34_empty_n,
        sc_fifo_chn_31_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_31_read,
        sc_fifo_chn_42_dout => sc_fifo_chn_45_dout,
        sc_fifo_chn_42_empty_n => sc_fifo_chn_45_empty_n,
        sc_fifo_chn_42_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_42_read,
        sc_fifo_chn_53_dout => sc_fifo_chn_56_dout,
        sc_fifo_chn_53_empty_n => sc_fifo_chn_56_empty_n,
        sc_fifo_chn_53_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_53_read);

    sc_fifo_chn_3_fifo_U : component fifo_w64_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_3_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_p_top_cnn_fu_1506_data_sink_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_4_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_p_top_cnn_fu_1506_data_sink_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w8_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_cnn_thread_cnn_stream_sink_fu_4192_sc_fifo_chn_5_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_p_top_cnn_fu_1506_data_sink_2_read);

    sc_fifo_chn_34_fifo_U : component fifo_w64_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_1506_data_source_0_din,
        if_full_n => sc_fifo_chn_34_full_n,
        if_write => grp_p_top_cnn_fu_1506_data_source_0_write,
        if_dout => sc_fifo_chn_34_dout,
        if_empty_n => sc_fifo_chn_34_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_31_read);

    sc_fifo_chn_45_fifo_U : component fifo_w1_d1_A_x1
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_1506_data_source_1_din,
        if_full_n => sc_fifo_chn_45_full_n,
        if_write => grp_p_top_cnn_fu_1506_data_source_1_write,
        if_dout => sc_fifo_chn_45_dout,
        if_empty_n => sc_fifo_chn_45_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_42_read);

    sc_fifo_chn_56_fifo_U : component fifo_w8_d1_A_x
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_top_cnn_fu_1506_data_source_2_din,
        if_full_n => sc_fifo_chn_56_full_n,
        if_write => grp_p_top_cnn_fu_1506_data_source_2_write,
        if_dout => sc_fifo_chn_56_dout,
        if_empty_n => sc_fifo_chn_56_empty_n,
        if_read => grp_cnn_thread_cnn_stream_source_fu_5550_sc_fifo_chn_53_read);

    sc_fifo_chn_1_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_din,
        if_full_n => sc_fifo_chn_1_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_1_write,
        if_dout => sc_fifo_chn_1_dout,
        if_empty_n => sc_fifo_chn_1_empty_n,
        if_read => grp_p_top_cnn_fu_1506_weight_ctrls_in_read);

    sc_fifo_chn_17_fifo_U : component fifo_w32_d1_A_x0
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_din,
        if_full_n => sc_fifo_chn_17_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_112_write,
        if_dout => sc_fifo_chn_17_dout,
        if_empty_n => sc_fifo_chn_17_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_image_size_read);

    sc_fifo_chn_18_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_din,
        if_full_n => sc_fifo_chn_18_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_113_write,
        if_dout => sc_fifo_chn_18_dout,
        if_empty_n => sc_fifo_chn_18_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_row_size_pkg_read);

    sc_fifo_chn_19_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_din,
        if_full_n => sc_fifo_chn_19_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_114_write,
        if_dout => sc_fifo_chn_19_dout,
        if_empty_n => sc_fifo_chn_19_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_window_size_read);

    sc_fifo_chn_110_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_din,
        if_full_n => sc_fifo_chn_110_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_115_write,
        if_dout => sc_fifo_chn_110_dout,
        if_empty_n => sc_fifo_chn_110_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_depth_read);

    sc_fifo_chn_111_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_din,
        if_full_n => sc_fifo_chn_111_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_116_write,
        if_dout => sc_fifo_chn_111_dout,
        if_empty_n => sc_fifo_chn_111_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_stride_read);

    sc_fifo_chn_112_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_din,
        if_full_n => sc_fifo_chn_112_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_117_write,
        if_dout => sc_fifo_chn_112_dout,
        if_empty_n => sc_fifo_chn_112_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_replay_read);

    sc_fifo_chn_113_fifo_U : component fifo_w1_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_din,
        if_full_n => sc_fifo_chn_113_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_118_write,
        if_dout => sc_fifo_chn_113_dout,
        if_empty_n => sc_fifo_chn_113_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_channel_read);

    sc_fifo_chn_114_fifo_U : component fifo_w16_d16_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_din,
        if_full_n => sc_fifo_chn_114_full_n,
        if_write => grp_cnn_thread_cnn_ctrl_fu_2834_sc_fifo_chn_119_write,
        if_dout => sc_fifo_chn_114_dout,
        if_empty_n => sc_fifo_chn_114_empty_n,
        if_read => grp_p_top_cnn_fu_1506_ctrl_row_N_read);





    ready_assign_proc : process(clk)
    begin
        if (clk'event and clk =  '1') then
            if (reset = '1') then
                ready <= ap_const_lv1_0;
            else
                if ((grp_cnn_thread_cnn_ctrl_fu_2834_ready_ap_vld = ap_const_logic_1)) then 
                    ready <= grp_cnn_thread_cnn_ctrl_fu_2834_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_CS_fsm <= ap_const_lv6_0;
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    cnn_ssdm_thread_M_1_load_fu_6912_p1 <= ap_const_lv1_0;
    cnn_ssdm_thread_M_load_fu_6908_p1 <= ap_const_lv1_0;
    data_sink_0_read <= grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_0_read;
    data_sink_1_read <= grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_1_read;
    data_sink_2_read <= grp_cnn_thread_cnn_stream_sink_fu_4192_data_sink_2_read;
    data_source_0_din <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_din;
    data_source_0_write <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_0_write;
    data_source_1_din <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_din;
    data_source_1_write <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_1_write;
    data_source_2_din <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_din;
    data_source_2_write <= grp_cnn_thread_cnn_stream_source_fu_5550_data_source_2_write;
end behav;
