-- -------------------------------------------------------------
--
-- Generated Configuration for testbench_e
--
-- Generated
--  by:  wig
--  on:  Mon Apr  3 21:41:58 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: testbench_e-c.vhd,v 1.1 2006/04/10 15:42:05 wig Exp $
-- $Date: 2006/04/10 15:42:05 $
-- $Log: testbench_e-c.vhd,v $
-- Revision 1.1  2006/04/10 15:42:05  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration testbench_conf / testbench_e
--
configuration testbench_conf of testbench_e is

	for rtl

			-- Generated Configuration


	end for; 
end testbench_conf;
--
-- End of Generated Configuration testbench_conf
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
