"use strict";(self.webpackChunkopenedv_wiki=self.webpackChunkopenedv_wiki||[]).push([[25044],{28453:(t,e,n)=>{n.d(e,{R:()=>i,x:()=>d});var r=n(96540);const s={},o=r.createContext(s);function i(t){const e=r.useContext(o);return r.useMemo(function(){return"function"==typeof t?t(e):{...e,...t}},[e,t])}function d(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(s):t.components||s:i(t.components),r.createElement(o.Provider,{value:e},t.children)}},36119:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>a,contentTitle:()=>i,default:()=>m,frontMatter:()=>o,metadata:()=>d,toc:()=>c});var r=n(74848),s=n(28453);const o={title:"STM32N6 \u4ecb\u7ecd",sidebar_position:4},i="STM32N6 \u4ecb\u7ecd",d={id:"Boards/STM32/DNN647/start-guide/stm32n6-introduction",title:"STM32N6 \u4ecb\u7ecd",description:"STM32N6 \u7cfb\u5217\u662f ST \u63a8\u51fa\u7684\u7b2c\u4e00\u6b3e\u5185\u5d4c AI \u52a0\u901f\u5668\u7684\u9ad8\u6027\u80fd STM32 MCU\uff0c\u5b83\u57fa\u4e8e\u8fd0\u884c\u9891\u7387\u8fbe 800MHz \u7684 ARM Cortex-M55 \u5185\u6838\u63a8\u51fa\u7684\u9ad8\u6027\u80fd\u7cfb\u5217 MCU\uff0c\u662f\u9996\u6b3e\u5f15\u5165 Arm Helium \u5411\u91cf\u5904\u7406\u6280\u672f\u7684 CPU\uff0c\u4e3a\u6807\u51c6 CPU \u589e\u6dfb DSP \u5904\u7406\u80fd\u529b\u3002",source:"@site/docs/Boards/STM32/DNN647/start-guide/stm32n6-introduction.md",sourceDirName:"Boards/STM32/DNN647/start-guide",slug:"/Boards/STM32/DNN647/start-guide/stm32n6-introduction",permalink:"/docs/Boards/STM32/DNN647/start-guide/stm32n6-introduction",draft:!1,unlisted:!1,tags:[],version:"current",sidebarPosition:4,frontMatter:{title:"STM32N6 \u4ecb\u7ecd",sidebar_position:4},sidebar:"BoardsSTM32DNN647Sidebar",previous:{title:"STM32N647 \u5f00\u53d1\u677f\u4ecb\u7ecd",permalink:"/docs/Boards/STM32/DNN647/start-guide/stm32n647-board-introduction"},next:{title:"STM32N647 \u5f00\u53d1\u677f\u8f6f\u4ef6\u5305",permalink:"/docs/category/stm32n647-\u5f00\u53d1\u677f\u8f6f\u4ef6\u5305-3"}},a={},c=[];function u(t){const e={a:"a",h1:"h1",header:"header",img:"img",p:"p",strong:"strong",...(0,s.R)(),...t.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(e.header,{children:(0,r.jsx)(e.h1,{id:"stm32n6-\u4ecb\u7ecd",children:"STM32N6 \u4ecb\u7ecd"})}),"\n",(0,r.jsxs)(e.p,{children:[(0,r.jsx)(e.a,{href:"https://www.st.com/en/microcontrollers-microprocessors/stm32n6-series.html",children:(0,r.jsx)(e.strong,{children:"STM32N6"})})," \u7cfb\u5217\u662f ST \u63a8\u51fa\u7684\u7b2c\u4e00\u6b3e\u5185\u5d4c AI \u52a0\u901f\u5668\u7684\u9ad8\u6027\u80fd STM32 MCU\uff0c\u5b83\u57fa\u4e8e\u8fd0\u884c\u9891\u7387\u8fbe 800MHz \u7684 ARM Cortex-M55 \u5185\u6838\u63a8\u51fa\u7684\u9ad8\u6027\u80fd\u7cfb\u5217 MCU\uff0c\u662f\u9996\u6b3e\u5f15\u5165 Arm Helium \u5411\u91cf\u5904\u7406\u6280\u672f\u7684 CPU\uff0c\u4e3a\u6807\u51c6 CPU \u589e\u6dfb DSP \u5904\u7406\u80fd\u529b\u3002"]}),"\n",(0,r.jsx)(e.p,{children:"STM32N6 \u662f\u5185\u5d4c\u7684 AI \u52a0\u901f\u5668\u662f ST \u81ea\u4e3b\u7814\u53d1\u7684\u795e\u7ecf\u5904\u7406\u5355\u5143\uff08ST Neural-ART accelerator\u2122\uff09\uff0c\u4e13\u4e3a\u8282\u80fd\u578b\u8fb9\u7f18 AI \u5e94\u7528\u800c\u8bbe\u8ba1\uff0c\u5176\u65f6\u949f\u9891\u7387\u9ad8\u8fbe 1GHz\uff0c\u8ba1\u7b97\u6027\u80fd\u53ef\u8fbe 600GOPS\uff0c\u53ef\u4e3a\u8ba1\u7b97\u673a\u89c6\u89c9\u548c\u97f3\u9891\u5e94\u7528\u63d0\u4f9b\u5b9e\u65f6\u795e\u7ecf\u7f51\u7edc\u63a8\u7406\u80fd\u529b\u3002"}),"\n",(0,r.jsx)(e.p,{children:(0,r.jsx)(e.img,{alt:"stm32n6 block diagram",src:n(60821).A+"",width:"814",height:"1308"})})]})}function m(t={}){const{wrapper:e}={...(0,s.R)(),...t.components};return e?(0,r.jsx)(e,{...t,children:(0,r.jsx)(u,{...t})}):u(t)}},60821:(t,e,n)=>{n.d(e,{A:()=>r});const r=n.p+"assets/images/stm32n6-block-diagram-674c16e2d4bd6653d9011a8f97b42f4d.png"}}]);