{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668783019955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668783019955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 22:50:19 2022 " "Processing started: Fri Nov 18 22:50:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668783019955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668783019955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selector_4_1 -c Selector_4_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selector_4_1 -c Selector_4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668783019955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668783020084 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ï Selector_4_1.v(10) " "Verilog HDL syntax error at Selector_4_1.v(10) near text ï" {  } { { "../rtl/Selector_4_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5/Selector_4_1/rtl/Selector_4_1.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1668783020108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ï\";  expecting \";\" Selector_4_1.v(10) " "Verilog HDL syntax error at Selector_4_1.v(10) near text \"ï\";  expecting \";\"" {  } { { "../rtl/Selector_4_1.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_5/Selector_4_1/rtl/Selector_4_1.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1668783020108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_5/selector_4_1/rtl/selector_4_1.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/digital-electronic-technology/lab/experiment_5/selector_4_1/rtl/selector_4_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668783020108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668783020131 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 18 22:50:20 2022 " "Processing ended: Fri Nov 18 22:50:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668783020131 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668783020131 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668783020131 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668783020131 ""}
