#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa51090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa51220 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa422d0 .functor NOT 1, L_0xaaf610, C4<0>, C4<0>, C4<0>;
L_0xaaf3f0 .functor XOR 2, L_0xaaf2b0, L_0xaaf350, C4<00>, C4<00>;
L_0xaaf500 .functor XOR 2, L_0xaaf3f0, L_0xaaf460, C4<00>, C4<00>;
v0xaa6940_0 .net *"_ivl_10", 1 0, L_0xaaf460;  1 drivers
v0xaa6a40_0 .net *"_ivl_12", 1 0, L_0xaaf500;  1 drivers
v0xaa6b20_0 .net *"_ivl_2", 1 0, L_0xaa9c60;  1 drivers
v0xaa6be0_0 .net *"_ivl_4", 1 0, L_0xaaf2b0;  1 drivers
v0xaa6cc0_0 .net *"_ivl_6", 1 0, L_0xaaf350;  1 drivers
v0xaa6df0_0 .net *"_ivl_8", 1 0, L_0xaaf3f0;  1 drivers
v0xaa6ed0_0 .net "a", 0 0, v0xaa1280_0;  1 drivers
v0xaa6f70_0 .net "b", 0 0, v0xaa1320_0;  1 drivers
v0xaa7010_0 .net "c", 0 0, v0xaa13c0_0;  1 drivers
v0xaa70b0_0 .var "clk", 0 0;
v0xaa7150_0 .net "d", 0 0, v0xaa1500_0;  1 drivers
v0xaa71f0_0 .net "out_pos_dut", 0 0, L_0xaaef00;  1 drivers
v0xaa7290_0 .net "out_pos_ref", 0 0, L_0xaa87c0;  1 drivers
v0xaa7330_0 .net "out_sop_dut", 0 0, L_0xaab720;  1 drivers
v0xaa73d0_0 .net "out_sop_ref", 0 0, L_0xa7ba30;  1 drivers
v0xaa7470_0 .var/2u "stats1", 223 0;
v0xaa7510_0 .var/2u "strobe", 0 0;
v0xaa75b0_0 .net "tb_match", 0 0, L_0xaaf610;  1 drivers
v0xaa7680_0 .net "tb_mismatch", 0 0, L_0xa422d0;  1 drivers
v0xaa7720_0 .net "wavedrom_enable", 0 0, v0xaa17d0_0;  1 drivers
v0xaa77f0_0 .net "wavedrom_title", 511 0, v0xaa1870_0;  1 drivers
L_0xaa9c60 .concat [ 1 1 0 0], L_0xaa87c0, L_0xa7ba30;
L_0xaaf2b0 .concat [ 1 1 0 0], L_0xaa87c0, L_0xa7ba30;
L_0xaaf350 .concat [ 1 1 0 0], L_0xaaef00, L_0xaab720;
L_0xaaf460 .concat [ 1 1 0 0], L_0xaa87c0, L_0xa7ba30;
L_0xaaf610 .cmp/eeq 2, L_0xaa9c60, L_0xaaf500;
S_0xa513b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa51220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa426b0 .functor AND 1, v0xaa13c0_0, v0xaa1500_0, C4<1>, C4<1>;
L_0xa42a90 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xa42e70 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xa430f0 .functor AND 1, L_0xa42a90, L_0xa42e70, C4<1>, C4<1>;
L_0xa5bc20 .functor AND 1, L_0xa430f0, v0xaa13c0_0, C4<1>, C4<1>;
L_0xa7ba30 .functor OR 1, L_0xa426b0, L_0xa5bc20, C4<0>, C4<0>;
L_0xaa7c40 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaa7cb0 .functor OR 1, L_0xaa7c40, v0xaa1500_0, C4<0>, C4<0>;
L_0xaa7dc0 .functor AND 1, v0xaa13c0_0, L_0xaa7cb0, C4<1>, C4<1>;
L_0xaa7e80 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaa7f50 .functor OR 1, L_0xaa7e80, v0xaa1320_0, C4<0>, C4<0>;
L_0xaa7fc0 .functor AND 1, L_0xaa7dc0, L_0xaa7f50, C4<1>, C4<1>;
L_0xaa8140 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaa81b0 .functor OR 1, L_0xaa8140, v0xaa1500_0, C4<0>, C4<0>;
L_0xaa80d0 .functor AND 1, v0xaa13c0_0, L_0xaa81b0, C4<1>, C4<1>;
L_0xaa8340 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaa8440 .functor OR 1, L_0xaa8340, v0xaa1500_0, C4<0>, C4<0>;
L_0xaa8500 .functor AND 1, L_0xaa80d0, L_0xaa8440, C4<1>, C4<1>;
L_0xaa86b0 .functor XNOR 1, L_0xaa7fc0, L_0xaa8500, C4<0>, C4<0>;
v0xa41c00_0 .net *"_ivl_0", 0 0, L_0xa426b0;  1 drivers
v0xa42000_0 .net *"_ivl_12", 0 0, L_0xaa7c40;  1 drivers
v0xa423e0_0 .net *"_ivl_14", 0 0, L_0xaa7cb0;  1 drivers
v0xa427c0_0 .net *"_ivl_16", 0 0, L_0xaa7dc0;  1 drivers
v0xa42ba0_0 .net *"_ivl_18", 0 0, L_0xaa7e80;  1 drivers
v0xa42f80_0 .net *"_ivl_2", 0 0, L_0xa42a90;  1 drivers
v0xa43200_0 .net *"_ivl_20", 0 0, L_0xaa7f50;  1 drivers
v0xa9f7f0_0 .net *"_ivl_24", 0 0, L_0xaa8140;  1 drivers
v0xa9f8d0_0 .net *"_ivl_26", 0 0, L_0xaa81b0;  1 drivers
v0xa9f9b0_0 .net *"_ivl_28", 0 0, L_0xaa80d0;  1 drivers
v0xa9fa90_0 .net *"_ivl_30", 0 0, L_0xaa8340;  1 drivers
v0xa9fb70_0 .net *"_ivl_32", 0 0, L_0xaa8440;  1 drivers
v0xa9fc50_0 .net *"_ivl_36", 0 0, L_0xaa86b0;  1 drivers
L_0x7fa7031c2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa9fd10_0 .net *"_ivl_38", 0 0, L_0x7fa7031c2018;  1 drivers
v0xa9fdf0_0 .net *"_ivl_4", 0 0, L_0xa42e70;  1 drivers
v0xa9fed0_0 .net *"_ivl_6", 0 0, L_0xa430f0;  1 drivers
v0xa9ffb0_0 .net *"_ivl_8", 0 0, L_0xa5bc20;  1 drivers
v0xaa0090_0 .net "a", 0 0, v0xaa1280_0;  alias, 1 drivers
v0xaa0150_0 .net "b", 0 0, v0xaa1320_0;  alias, 1 drivers
v0xaa0210_0 .net "c", 0 0, v0xaa13c0_0;  alias, 1 drivers
v0xaa02d0_0 .net "d", 0 0, v0xaa1500_0;  alias, 1 drivers
v0xaa0390_0 .net "out_pos", 0 0, L_0xaa87c0;  alias, 1 drivers
v0xaa0450_0 .net "out_sop", 0 0, L_0xa7ba30;  alias, 1 drivers
v0xaa0510_0 .net "pos0", 0 0, L_0xaa7fc0;  1 drivers
v0xaa05d0_0 .net "pos1", 0 0, L_0xaa8500;  1 drivers
L_0xaa87c0 .functor MUXZ 1, L_0x7fa7031c2018, L_0xaa7fc0, L_0xaa86b0, C4<>;
S_0xaa0750 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa51220;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xaa1280_0 .var "a", 0 0;
v0xaa1320_0 .var "b", 0 0;
v0xaa13c0_0 .var "c", 0 0;
v0xaa1460_0 .net "clk", 0 0, v0xaa70b0_0;  1 drivers
v0xaa1500_0 .var "d", 0 0;
v0xaa15f0_0 .var/2u "fail", 0 0;
v0xaa1690_0 .var/2u "fail1", 0 0;
v0xaa1730_0 .net "tb_match", 0 0, L_0xaaf610;  alias, 1 drivers
v0xaa17d0_0 .var "wavedrom_enable", 0 0;
v0xaa1870_0 .var "wavedrom_title", 511 0;
E_0xa4fa00/0 .event negedge, v0xaa1460_0;
E_0xa4fa00/1 .event posedge, v0xaa1460_0;
E_0xa4fa00 .event/or E_0xa4fa00/0, E_0xa4fa00/1;
S_0xaa0a80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xaa0750;
 .timescale -12 -12;
v0xaa0cc0_0 .var/2s "i", 31 0;
E_0xa4f8a0 .event posedge, v0xaa1460_0;
S_0xaa0dc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xaa0750;
 .timescale -12 -12;
v0xaa0fc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaa10a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xaa0750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaa1a50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa51220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xaa8970 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaa8b10 .functor AND 1, v0xaa1280_0, L_0xaa8970, C4<1>, C4<1>;
L_0xaa8bf0 .functor NOT 1, v0xaa13c0_0, C4<0>, C4<0>, C4<0>;
L_0xaa8d70 .functor AND 1, L_0xaa8b10, L_0xaa8bf0, C4<1>, C4<1>;
L_0xaa8eb0 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaa9030 .functor AND 1, L_0xaa8d70, L_0xaa8eb0, C4<1>, C4<1>;
L_0xaa9180 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaa9300 .functor AND 1, L_0xaa9180, v0xaa1320_0, C4<1>, C4<1>;
L_0xaa9410 .functor NOT 1, v0xaa13c0_0, C4<0>, C4<0>, C4<0>;
L_0xaa9480 .functor AND 1, L_0xaa9300, L_0xaa9410, C4<1>, C4<1>;
L_0xaa95f0 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaa9660 .functor AND 1, L_0xaa9480, L_0xaa95f0, C4<1>, C4<1>;
L_0xaa9790 .functor OR 1, L_0xaa9030, L_0xaa9660, C4<0>, C4<0>;
L_0xaa98a0 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaa9720 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaa9990 .functor AND 1, L_0xaa98a0, L_0xaa9720, C4<1>, C4<1>;
L_0xaa9b30 .functor AND 1, L_0xaa9990, v0xaa13c0_0, C4<1>, C4<1>;
L_0xaa9bf0 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaa9d00 .functor AND 1, L_0xaa9b30, L_0xaa9bf0, C4<1>, C4<1>;
L_0xaa9e10 .functor OR 1, L_0xaa9790, L_0xaa9d00, C4<0>, C4<0>;
L_0xaa9fd0 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaaa040 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaaa170 .functor AND 1, L_0xaa9fd0, L_0xaaa040, C4<1>, C4<1>;
L_0xaaa280 .functor NOT 1, v0xaa13c0_0, C4<0>, C4<0>, C4<0>;
L_0xaaa3c0 .functor AND 1, L_0xaaa170, L_0xaaa280, C4<1>, C4<1>;
L_0xaaa4d0 .functor AND 1, L_0xaaa3c0, v0xaa1500_0, C4<1>, C4<1>;
L_0xaaa670 .functor OR 1, L_0xaa9e10, L_0xaaa4d0, C4<0>, C4<0>;
L_0xaaa780 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaaa8e0 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaaa950 .functor AND 1, L_0xaaa780, L_0xaaa8e0, C4<1>, C4<1>;
L_0xaaab60 .functor AND 1, L_0xaaa950, v0xaa1500_0, C4<1>, C4<1>;
L_0xaaac20 .functor AND 1, L_0xaaab60, v0xaa13c0_0, C4<1>, C4<1>;
L_0xaaadf0 .functor OR 1, L_0xaaa670, L_0xaaac20, C4<0>, C4<0>;
L_0xaaaf00 .functor AND 1, v0xaa1280_0, v0xaa1320_0, C4<1>, C4<1>;
L_0xaab090 .functor AND 1, L_0xaaaf00, v0xaa13c0_0, C4<1>, C4<1>;
L_0xaab150 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaab2f0 .functor AND 1, L_0xaab090, L_0xaab150, C4<1>, C4<1>;
L_0xaab400 .functor OR 1, L_0xaaadf0, L_0xaab2f0, C4<0>, C4<0>;
L_0xaab1c0 .functor AND 1, v0xaa1280_0, v0xaa1320_0, C4<1>, C4<1>;
L_0xaab230 .functor AND 1, L_0xaab1c0, v0xaa13c0_0, C4<1>, C4<1>;
L_0xaab660 .functor AND 1, L_0xaab230, v0xaa1500_0, C4<1>, C4<1>;
L_0xaab720 .functor OR 1, L_0xaab400, L_0xaab660, C4<0>, C4<0>;
L_0xaab9e0 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaaba50 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaabc30 .functor OR 1, L_0xaab9e0, L_0xaaba50, C4<0>, C4<0>;
L_0xaabd40 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaabf30 .functor NOT 1, v0xaa13c0_0, C4<0>, C4<0>, C4<0>;
L_0xaabfa0 .functor OR 1, L_0xaabd40, L_0xaabf30, C4<0>, C4<0>;
L_0xaac240 .functor AND 1, L_0xaabc30, L_0xaabfa0, C4<1>, C4<1>;
L_0xaac350 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaac560 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaac5d0 .functor OR 1, L_0xaac350, L_0xaac560, C4<0>, C4<0>;
L_0xaac890 .functor AND 1, L_0xaac240, L_0xaac5d0, C4<1>, C4<1>;
L_0xaac9a0 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaacde0 .functor OR 1, v0xaa1280_0, L_0xaac9a0, C4<0>, C4<0>;
L_0xaacea0 .functor NOT 1, v0xaa13c0_0, C4<0>, C4<0>, C4<0>;
L_0xaad2f0 .functor OR 1, L_0xaacde0, L_0xaacea0, C4<0>, C4<0>;
L_0xaad400 .functor AND 1, L_0xaac890, L_0xaad2f0, C4<1>, C4<1>;
L_0xaad6f0 .functor NOT 1, v0xaa1320_0, C4<0>, C4<0>, C4<0>;
L_0xaad760 .functor OR 1, v0xaa1280_0, L_0xaad6f0, C4<0>, C4<0>;
L_0xaada10 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaadc90 .functor OR 1, L_0xaad760, L_0xaada10, C4<0>, C4<0>;
L_0xaadfa0 .functor AND 1, L_0xaad400, L_0xaadc90, C4<1>, C4<1>;
L_0xaae0b0 .functor OR 1, v0xaa1280_0, v0xaa13c0_0, C4<0>, C4<0>;
L_0xaae330 .functor NOT 1, v0xaa1500_0, C4<0>, C4<0>, C4<0>;
L_0xaae3a0 .functor OR 1, L_0xaae0b0, L_0xaae330, C4<0>, C4<0>;
L_0xaae6d0 .functor AND 1, L_0xaadfa0, L_0xaae3a0, C4<1>, C4<1>;
L_0xaae7e0 .functor NOT 1, v0xaa1280_0, C4<0>, C4<0>, C4<0>;
L_0xaaea80 .functor OR 1, L_0xaae7e0, v0xaa1320_0, C4<0>, C4<0>;
L_0xaaeb40 .functor OR 1, L_0xaaea80, v0xaa13c0_0, C4<0>, C4<0>;
L_0xaaee40 .functor OR 1, L_0xaaeb40, v0xaa1500_0, C4<0>, C4<0>;
L_0xaaef00 .functor AND 1, L_0xaae6d0, L_0xaaee40, C4<1>, C4<1>;
v0xaa1c10_0 .net *"_ivl_0", 0 0, L_0xaa8970;  1 drivers
v0xaa1cf0_0 .net *"_ivl_10", 0 0, L_0xaa9030;  1 drivers
v0xaa1dd0_0 .net *"_ivl_100", 0 0, L_0xaac560;  1 drivers
v0xaa1ec0_0 .net *"_ivl_102", 0 0, L_0xaac5d0;  1 drivers
v0xaa1fa0_0 .net *"_ivl_104", 0 0, L_0xaac890;  1 drivers
v0xaa20d0_0 .net *"_ivl_106", 0 0, L_0xaac9a0;  1 drivers
v0xaa21b0_0 .net *"_ivl_108", 0 0, L_0xaacde0;  1 drivers
v0xaa2290_0 .net *"_ivl_110", 0 0, L_0xaacea0;  1 drivers
v0xaa2370_0 .net *"_ivl_112", 0 0, L_0xaad2f0;  1 drivers
v0xaa24e0_0 .net *"_ivl_114", 0 0, L_0xaad400;  1 drivers
v0xaa25c0_0 .net *"_ivl_116", 0 0, L_0xaad6f0;  1 drivers
v0xaa26a0_0 .net *"_ivl_118", 0 0, L_0xaad760;  1 drivers
v0xaa2780_0 .net *"_ivl_12", 0 0, L_0xaa9180;  1 drivers
v0xaa2860_0 .net *"_ivl_120", 0 0, L_0xaada10;  1 drivers
v0xaa2940_0 .net *"_ivl_122", 0 0, L_0xaadc90;  1 drivers
v0xaa2a20_0 .net *"_ivl_124", 0 0, L_0xaadfa0;  1 drivers
v0xaa2b00_0 .net *"_ivl_126", 0 0, L_0xaae0b0;  1 drivers
v0xaa2cf0_0 .net *"_ivl_128", 0 0, L_0xaae330;  1 drivers
v0xaa2dd0_0 .net *"_ivl_130", 0 0, L_0xaae3a0;  1 drivers
v0xaa2eb0_0 .net *"_ivl_132", 0 0, L_0xaae6d0;  1 drivers
v0xaa2f90_0 .net *"_ivl_134", 0 0, L_0xaae7e0;  1 drivers
v0xaa3070_0 .net *"_ivl_136", 0 0, L_0xaaea80;  1 drivers
v0xaa3150_0 .net *"_ivl_138", 0 0, L_0xaaeb40;  1 drivers
v0xaa3230_0 .net *"_ivl_14", 0 0, L_0xaa9300;  1 drivers
v0xaa3310_0 .net *"_ivl_140", 0 0, L_0xaaee40;  1 drivers
v0xaa33f0_0 .net *"_ivl_16", 0 0, L_0xaa9410;  1 drivers
v0xaa34d0_0 .net *"_ivl_18", 0 0, L_0xaa9480;  1 drivers
v0xaa35b0_0 .net *"_ivl_2", 0 0, L_0xaa8b10;  1 drivers
v0xaa3690_0 .net *"_ivl_20", 0 0, L_0xaa95f0;  1 drivers
v0xaa3770_0 .net *"_ivl_22", 0 0, L_0xaa9660;  1 drivers
v0xaa3850_0 .net *"_ivl_24", 0 0, L_0xaa9790;  1 drivers
v0xaa3930_0 .net *"_ivl_26", 0 0, L_0xaa98a0;  1 drivers
v0xaa3a10_0 .net *"_ivl_28", 0 0, L_0xaa9720;  1 drivers
v0xaa3d00_0 .net *"_ivl_30", 0 0, L_0xaa9990;  1 drivers
v0xaa3de0_0 .net *"_ivl_32", 0 0, L_0xaa9b30;  1 drivers
v0xaa3ec0_0 .net *"_ivl_34", 0 0, L_0xaa9bf0;  1 drivers
v0xaa3fa0_0 .net *"_ivl_36", 0 0, L_0xaa9d00;  1 drivers
v0xaa4080_0 .net *"_ivl_38", 0 0, L_0xaa9e10;  1 drivers
v0xaa4160_0 .net *"_ivl_4", 0 0, L_0xaa8bf0;  1 drivers
v0xaa4240_0 .net *"_ivl_40", 0 0, L_0xaa9fd0;  1 drivers
v0xaa4320_0 .net *"_ivl_42", 0 0, L_0xaaa040;  1 drivers
v0xaa4400_0 .net *"_ivl_44", 0 0, L_0xaaa170;  1 drivers
v0xaa44e0_0 .net *"_ivl_46", 0 0, L_0xaaa280;  1 drivers
v0xaa45c0_0 .net *"_ivl_48", 0 0, L_0xaaa3c0;  1 drivers
v0xaa46a0_0 .net *"_ivl_50", 0 0, L_0xaaa4d0;  1 drivers
v0xaa4780_0 .net *"_ivl_52", 0 0, L_0xaaa670;  1 drivers
v0xaa4860_0 .net *"_ivl_54", 0 0, L_0xaaa780;  1 drivers
v0xaa4940_0 .net *"_ivl_56", 0 0, L_0xaaa8e0;  1 drivers
v0xaa4a20_0 .net *"_ivl_58", 0 0, L_0xaaa950;  1 drivers
v0xaa4b00_0 .net *"_ivl_6", 0 0, L_0xaa8d70;  1 drivers
v0xaa4be0_0 .net *"_ivl_60", 0 0, L_0xaaab60;  1 drivers
v0xaa4cc0_0 .net *"_ivl_62", 0 0, L_0xaaac20;  1 drivers
v0xaa4da0_0 .net *"_ivl_64", 0 0, L_0xaaadf0;  1 drivers
v0xaa4e80_0 .net *"_ivl_66", 0 0, L_0xaaaf00;  1 drivers
v0xaa4f60_0 .net *"_ivl_68", 0 0, L_0xaab090;  1 drivers
v0xaa5040_0 .net *"_ivl_70", 0 0, L_0xaab150;  1 drivers
v0xaa5120_0 .net *"_ivl_72", 0 0, L_0xaab2f0;  1 drivers
v0xaa5200_0 .net *"_ivl_74", 0 0, L_0xaab400;  1 drivers
v0xaa52e0_0 .net *"_ivl_76", 0 0, L_0xaab1c0;  1 drivers
v0xaa53c0_0 .net *"_ivl_78", 0 0, L_0xaab230;  1 drivers
v0xaa54a0_0 .net *"_ivl_8", 0 0, L_0xaa8eb0;  1 drivers
v0xaa5580_0 .net *"_ivl_80", 0 0, L_0xaab660;  1 drivers
v0xaa5660_0 .net *"_ivl_84", 0 0, L_0xaab9e0;  1 drivers
v0xaa5740_0 .net *"_ivl_86", 0 0, L_0xaaba50;  1 drivers
v0xaa5820_0 .net *"_ivl_88", 0 0, L_0xaabc30;  1 drivers
v0xaa5d10_0 .net *"_ivl_90", 0 0, L_0xaabd40;  1 drivers
v0xaa5df0_0 .net *"_ivl_92", 0 0, L_0xaabf30;  1 drivers
v0xaa5ed0_0 .net *"_ivl_94", 0 0, L_0xaabfa0;  1 drivers
v0xaa5fb0_0 .net *"_ivl_96", 0 0, L_0xaac240;  1 drivers
v0xaa6090_0 .net *"_ivl_98", 0 0, L_0xaac350;  1 drivers
v0xaa6170_0 .net "a", 0 0, v0xaa1280_0;  alias, 1 drivers
v0xaa6210_0 .net "b", 0 0, v0xaa1320_0;  alias, 1 drivers
v0xaa6300_0 .net "c", 0 0, v0xaa13c0_0;  alias, 1 drivers
v0xaa63f0_0 .net "d", 0 0, v0xaa1500_0;  alias, 1 drivers
v0xaa64e0_0 .net "out_pos", 0 0, L_0xaaef00;  alias, 1 drivers
v0xaa65a0_0 .net "out_sop", 0 0, L_0xaab720;  alias, 1 drivers
S_0xaa6720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa51220;
 .timescale -12 -12;
E_0xa379f0 .event anyedge, v0xaa7510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaa7510_0;
    %nor/r;
    %assign/vec4 v0xaa7510_0, 0;
    %wait E_0xa379f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xaa0750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa15f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa1690_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xaa0750;
T_4 ;
    %wait E_0xa4fa00;
    %load/vec4 v0xaa1730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa15f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaa0750;
T_5 ;
    %wait E_0xa4f8a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %wait E_0xa4f8a0;
    %load/vec4 v0xaa15f0_0;
    %store/vec4 v0xaa1690_0, 0, 1;
    %fork t_1, S_0xaa0a80;
    %jmp t_0;
    .scope S_0xaa0a80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaa0cc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xaa0cc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa4f8a0;
    %load/vec4 v0xaa0cc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa0cc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaa0cc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xaa0750;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa4fa00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xaa1500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa13c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa1320_0, 0;
    %assign/vec4 v0xaa1280_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaa15f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xaa1690_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa51220;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa70b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa7510_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa51220;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xaa70b0_0;
    %inv;
    %store/vec4 v0xaa70b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa51220;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaa1460_0, v0xaa7680_0, v0xaa6ed0_0, v0xaa6f70_0, v0xaa7010_0, v0xaa7150_0, v0xaa73d0_0, v0xaa7330_0, v0xaa7290_0, v0xaa71f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa51220;
T_9 ;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa51220;
T_10 ;
    %wait E_0xa4fa00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa7470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
    %load/vec4 v0xaa75b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa7470_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xaa73d0_0;
    %load/vec4 v0xaa73d0_0;
    %load/vec4 v0xaa7330_0;
    %xor;
    %load/vec4 v0xaa73d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xaa7290_0;
    %load/vec4 v0xaa7290_0;
    %load/vec4 v0xaa71f0_0;
    %xor;
    %load/vec4 v0xaa7290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xaa7470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa7470_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response25/top_module.sv";
