// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

// DATE "05/08/2018 16:29:29"

// 
// Device: Altera 5AGXMA7G4F31C4 Package FBGA896
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	\FPGA_SYNC1(n) ,
	\TX_GTP(n) ,
	\A1_SNC(n) ,
	\A2_SNC(n) ,
	\SYSREF0(n) ,
	\D1_SYNCB(n) ,
	\D2_SYNCB(n) ,
	\RX_GTP(n) ,
	\REF3(n) ,
	clk_100MHZ,
	REF3,
	SYSREF0,
	FPGA_SYNC1,
	UPR_AT4_05,
	UPR_AT4_1,
	UPR_AT4_2,
	UPR_AT4_4,
	UPR_AT4_8,
	UPR_AT4_16,
	UPR_AT1_05,
	UPR_AT1_1,
	UPR_AT1_2,
	UPR_AT1_4,
	UPR_AT1_8,
	UPR_AT1_16,
	UPR_AT2_05,
	UPR_AT2_1,
	UPR_AT2_2,
	UPR_AT2_4,
	UPR_AT2_8,
	UPR_AT2_16,
	UPR_AT3_05,
	UPR_AT3_1,
	UPR_AT3_2,
	UPR_AT3_4,
	UPR_AT3_8,
	UPR_AT3_16,
	UPR_SWITCH1,
	UPR_SWITCH2,
	UPR_SWITCH3,
	UPR_SWITCH4,
	KAN1_KONTROL,
	KAN2_KONTROL,
	KAN3_KONTROL,
	KAN4_KONTROL,
	IZL1_KONTROL,
	IZL2_KONTROL,
	IZL3_KONTROL,
	IZL4_KONTROL,
	LMK_STATUS_LD1_FPGA_3V3,
	LMK_STATUS_LD2_FPGA_3V3,
	LMK_STATUS_LD1_3V3,
	LMK_STATUS_LD2_3V3,
	D1_ALARM_FPGA,
	D2_ALARM_FPGA,
	EN_2V5_VDA,
	REZERV1,
	FPGA_IND1,
	FPGA_IND2,
	SYS_REF,
	ADDR0,
	ADDR1,
	ADDR2,
	ADDR3,
	CS_ADC1,
	CS_ADC2,
	CS_DAC1,
	CS_DAC2,
	CS_LMK,
	CS_FPGA1,
	CS_FPGA2,
	UART6_TX,
	UART6_RX,
	UART1_TX,
	UART1_RX,
	TX_FTDI_1,
	RX_FTDI_1,
	TX_FTDI_2,
	RX_FTDI_2,
	BOOT1,
	BOOT0,
	BOOT_MK_FTDI,
	RESET_MK_FTDI,
	MR_RESET_MK_FPGA,
	RESET_MK,
	BOOT_MK_FPGA,
	CLK_FOR_MK_3V3,
	TNC_MK_1HZ,
	INT1_FPGA,
	WDATA_MK,
	OK_BUS,
	WR_BUS,
	RD_BUS,
	SPI4_SCK_MK,
	SPI4_NSS_MK,
	SPI4_MOSI_MK,
	SPI4_MISO_MK,
	SPI3_SCK,
	SPI3_CS,
	SPI3_MISO,
	SPI3_MOSI,
	SPI2_NSS_MK,
	RX_GTP,
	TX_GTP,
	DAC_SYNC,
	D2_SYNCB,
	D1_SYNCB,
	D1_RESETB,
	D1_SCLK,
	D1_SDIO,
	D1_SDO,
	D1_SDENB,
	D1_SLEEP,
	D1_SYNC_N_AB,
	D1_SYNC_N_CD,
	D1_TXENABLE,
	D1_ALARM,
	D2_RESETB,
	D2_SCLK,
	D2_SDIO,
	D2_SDO,
	D2_SDENB,
	D2_SLEEP,
	D2_SYNC_N_AB,
	D2_SYNC_N_CD,
	D2_TXENABLE,
	D2_ALARM,
	A1_OVRA_1V8,
	A1_OVRB_1V8,
	A1_CTRL2_1V8,
	A1_CTRL1_1V8,
	A1_PWRDOWN_1V8,
	A1_RESET_1V8,
	A1_SCLK_1V8,
	A1_SDATA_1V8,
	A1_SDOUT_1V8,
	A1_SEN_1V8,
	A1_STBY_1V8,
	A2_OVRA_1V8,
	A2_OVRB_1V8,
	A2_CTRL2_1V8,
	A2_CTRL1_1V8,
	A2_PWRDOWN_1V8,
	A2_RESET_1V8,
	A2_SCLK_1V8,
	A2_SDATA_1V8,
	A2_SDOUT_1V8,
	A2_SEN_1V8,
	A2_STBY_1V8,
	A1_SNC,
	A2_SNC,
	LMK_SEL0_3V3,
	LMK_SEL1_3V3,
	LMK_RESET_3V3,
	LMK_SCK_3V3,
	LMK_SDIO_3V3,
	LMK_CS_3V3,
	LMK_SYNC_3V3,
	ONET1_RX_LOS,
	ONET2_RX_LOS,
	RNE1_RS422,
	DE1RX_RS422,
	RX1_RS422,
	TX1_RS422,
	FLASH_CLK_3V3,
	FLASH_MOSI_3V3,
	FLASH_CS_3V3,
	FLASH_MISO_3V3,
	CS_FLASH_FPGA,
	DE_MISO_LVDS_3V3,
	SYNC_DA2,
	CE_MO,
	CLK_MO,
	D_MOSI,
	D_MISO,
	SEL_ETALON_3V3,
	FPGA_LED1_3V3,
	T_TEST1,
	T_TEST2);
input 	\FPGA_SYNC1(n) ;
output 	\TX_GTP(n) ;
output 	\A1_SNC(n) ;
output 	\A2_SNC(n) ;
input 	\SYSREF0(n) ;
input 	\D1_SYNCB(n) ;
input 	\D2_SYNCB(n) ;
input 	\RX_GTP(n) ;
input 	\REF3(n) ;
input 	clk_100MHZ;
input 	REF3;
input 	SYSREF0;
input 	FPGA_SYNC1;
output 	UPR_AT4_05;
output 	UPR_AT4_1;
output 	UPR_AT4_2;
output 	UPR_AT4_4;
output 	UPR_AT4_8;
output 	UPR_AT4_16;
output 	UPR_AT1_05;
output 	UPR_AT1_1;
output 	UPR_AT1_2;
output 	UPR_AT1_4;
output 	UPR_AT1_8;
output 	UPR_AT1_16;
output 	UPR_AT2_05;
output 	UPR_AT2_1;
output 	UPR_AT2_2;
output 	UPR_AT2_4;
output 	UPR_AT2_8;
output 	UPR_AT2_16;
output 	UPR_AT3_05;
output 	UPR_AT3_1;
output 	UPR_AT3_2;
output 	UPR_AT3_4;
output 	UPR_AT3_8;
output 	UPR_AT3_16;
output 	UPR_SWITCH1;
output 	UPR_SWITCH2;
output 	UPR_SWITCH3;
output 	UPR_SWITCH4;
input 	KAN1_KONTROL;
input 	KAN2_KONTROL;
input 	KAN3_KONTROL;
input 	KAN4_KONTROL;
input 	IZL1_KONTROL;
input 	IZL2_KONTROL;
input 	IZL3_KONTROL;
input 	IZL4_KONTROL;
output 	LMK_STATUS_LD1_FPGA_3V3;
output 	LMK_STATUS_LD2_FPGA_3V3;
input 	LMK_STATUS_LD1_3V3;
input 	LMK_STATUS_LD2_3V3;
input 	D1_ALARM_FPGA;
input 	D2_ALARM_FPGA;
output 	EN_2V5_VDA;
output 	REZERV1;
output 	FPGA_IND1;
output 	FPGA_IND2;
input 	SYS_REF;
input 	ADDR0;
input 	ADDR1;
input 	ADDR2;
input 	ADDR3;
input 	CS_ADC1;
input 	CS_ADC2;
input 	CS_DAC1;
input 	CS_DAC2;
input 	CS_LMK;
input 	CS_FPGA1;
input 	CS_FPGA2;
input 	UART6_TX;
output 	UART6_RX;
input 	UART1_TX;
output 	UART1_RX;
input 	TX_FTDI_1;
output 	RX_FTDI_1;
input 	TX_FTDI_2;
output 	RX_FTDI_2;
output 	BOOT1;
output 	BOOT0;
input 	BOOT_MK_FTDI;
input 	RESET_MK_FTDI;
input 	MR_RESET_MK_FPGA;
output 	RESET_MK;
input 	BOOT_MK_FPGA;
output 	CLK_FOR_MK_3V3;
output 	TNC_MK_1HZ;
output 	INT1_FPGA;
input 	[7:0] WDATA_MK;
input 	OK_BUS;
input 	WR_BUS;
input 	RD_BUS;
output 	SPI4_SCK_MK;
output 	SPI4_NSS_MK;
output 	SPI4_MOSI_MK;
input 	SPI4_MISO_MK;
output 	SPI3_SCK;
output 	SPI3_CS;
output 	SPI3_MISO;
input 	SPI3_MOSI;
output 	SPI2_NSS_MK;
input 	RX_GTP;
output 	TX_GTP;
output 	DAC_SYNC;
input 	D2_SYNCB;
input 	D1_SYNCB;
output 	D1_RESETB;
output 	D1_SCLK;
output 	D1_SDIO;
input 	D1_SDO;
output 	D1_SDENB;
output 	D1_SLEEP;
output 	D1_SYNC_N_AB;
output 	D1_SYNC_N_CD;
output 	D1_TXENABLE;
input 	D1_ALARM;
output 	D2_RESETB;
output 	D2_SCLK;
output 	D2_SDIO;
input 	D2_SDO;
output 	D2_SDENB;
output 	D2_SLEEP;
output 	D2_SYNC_N_AB;
output 	D2_SYNC_N_CD;
output 	D2_TXENABLE;
input 	D2_ALARM;
input 	A1_OVRA_1V8;
input 	A1_OVRB_1V8;
output 	A1_CTRL2_1V8;
output 	A1_CTRL1_1V8;
output 	A1_PWRDOWN_1V8;
output 	A1_RESET_1V8;
output 	A1_SCLK_1V8;
output 	A1_SDATA_1V8;
input 	A1_SDOUT_1V8;
output 	A1_SEN_1V8;
output 	A1_STBY_1V8;
input 	A2_OVRA_1V8;
input 	A2_OVRB_1V8;
output 	A2_CTRL2_1V8;
output 	A2_CTRL1_1V8;
output 	A2_PWRDOWN_1V8;
output 	A2_RESET_1V8;
output 	A2_SCLK_1V8;
output 	A2_SDATA_1V8;
input 	A2_SDOUT_1V8;
output 	A2_SEN_1V8;
output 	A2_STBY_1V8;
output 	A1_SNC;
output 	A2_SNC;
output 	LMK_SEL0_3V3;
output 	LMK_SEL1_3V3;
output 	LMK_RESET_3V3;
output 	LMK_SCK_3V3;
output 	LMK_SDIO_3V3;
output 	LMK_CS_3V3;
output 	LMK_SYNC_3V3;
input 	ONET1_RX_LOS;
input 	ONET2_RX_LOS;
output 	RNE1_RS422;
output 	DE1RX_RS422;
output 	RX1_RS422;
input 	TX1_RS422;
output 	FLASH_CLK_3V3;
output 	FLASH_MOSI_3V3;
output 	FLASH_CS_3V3;
input 	FLASH_MISO_3V3;
input 	CS_FLASH_FPGA;
output 	DE_MISO_LVDS_3V3;
output 	SYNC_DA2;
input 	CE_MO;
input 	CLK_MO;
input 	D_MOSI;
output 	D_MISO;
output 	SEL_ETALON_3V3;
output 	FPGA_LED1_3V3;
output 	T_TEST1;
output 	T_TEST2;

// Design Ports Information
// FPGA_SYNC1	=>  Location: PIN_AE13,	 I/O Standard: LVDS,	 Current Strength: Default
// UPR_AT4_05	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT4_1	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT4_2	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT4_4	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT4_8	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT4_16	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_05	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_1	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_2	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_4	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_8	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT1_16	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_05	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_1	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_2	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_4	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_8	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT2_16	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_05	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_1	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_2	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_4	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_8	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_AT3_16	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_SWITCH1	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_SWITCH2	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_SWITCH3	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UPR_SWITCH4	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_STATUS_LD1_FPGA_3V3	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_STATUS_LD2_FPGA_3V3	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// EN_2V5_VDA	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// REZERV1	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_IND1	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_IND2	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UART6_RX	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// UART1_RX	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// RX_FTDI_1	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// RX_FTDI_2	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOOT1	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// BOOT0	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// RESET_MK	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// CLK_FOR_MK_3V3	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// TNC_MK_1HZ	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// INT1_FPGA	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI4_SCK_MK	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI4_NSS_MK	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI4_MOSI_MK	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI3_SCK	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI3_CS	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI3_MISO	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SPI2_NSS_MK	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// TX_GTP	=>  Location: PIN_W3,	 I/O Standard: 1.5-V PCML,	 Current Strength: Default
// DAC_SYNC	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// D1_RESETB	=>  Location: PIN_AB15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SCLK	=>  Location: PIN_AA15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SDIO	=>  Location: PIN_AG16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SDO	=>  Location: PIN_AF16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SDENB	=>  Location: PIN_AK17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SLEEP	=>  Location: PIN_AJ18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SYNC_N_AB	=>  Location: PIN_AD16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SYNC_N_CD	=>  Location: PIN_AC16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_TXENABLE	=>  Location: PIN_AH17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_RESETB	=>  Location: PIN_AH7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SCLK	=>  Location: PIN_AG7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SDIO	=>  Location: PIN_AK7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SDO	=>  Location: PIN_AJ7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SDENB	=>  Location: PIN_AH8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SLEEP	=>  Location: PIN_AG8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SYNC_N_AB	=>  Location: PIN_AB8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_SYNC_N_CD	=>  Location: PIN_AA9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_TXENABLE	=>  Location: PIN_AD9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_CTRL2_1V8	=>  Location: PIN_AF9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_CTRL1_1V8	=>  Location: PIN_AE9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_PWRDOWN_1V8	=>  Location: PIN_AJ10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_RESET_1V8	=>  Location: PIN_AH9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_SCLK_1V8	=>  Location: PIN_AD10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_SDATA_1V8	=>  Location: PIN_AC10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_SEN_1V8	=>  Location: PIN_AB10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_STBY_1V8	=>  Location: PIN_AG10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_CTRL2_1V8	=>  Location: PIN_AG19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_CTRL1_1V8	=>  Location: PIN_AB18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_PWRDOWN_1V8	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A2_RESET_1V8	=>  Location: PIN_AE8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_SCLK_1V8	=>  Location: PIN_AF10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_SDATA_1V8	=>  Location: PIN_AK10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_SEN_1V8	=>  Location: PIN_AH18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_STBY_1V8	=>  Location: PIN_AF18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_SNC	=>  Location: PIN_AB13,	 I/O Standard: LVDS,	 Current Strength: Default
// A2_SNC	=>  Location: PIN_AD12,	 I/O Standard: LVDS,	 Current Strength: Default
// LMK_SEL0_3V3	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_SEL1_3V3	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_RESET_3V3	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_SCK_3V3	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_SDIO_3V3	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_CS_3V3	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LMK_SYNC_3V3	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// RNE1_RS422	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// DE1RX_RS422	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// RX1_RS422	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FLASH_CLK_3V3	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FLASH_MOSI_3V3	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FLASH_CS_3V3	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// DE_MISO_LVDS_3V3	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SYNC_DA2	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// D_MISO	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEL_ETALON_3V3	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// FPGA_LED1_3V3	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// T_TEST1	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// T_TEST2	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// SYSREF0	=>  Location: PIN_AK4,	 I/O Standard: LVDS,	 Current Strength: Default
// FLASH_MISO_3V3	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ONET2_RX_LOS	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ONET1_RX_LOS	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// A2_SDOUT_1V8	=>  Location: PIN_AK11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_OVRB_1V8	=>  Location: PIN_AB11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A2_OVRA_1V8	=>  Location: PIN_AD18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_SDOUT_1V8	=>  Location: PIN_AB9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_OVRB_1V8	=>  Location: PIN_AJ9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A1_OVRA_1V8	=>  Location: PIN_AK8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D2_ALARM	=>  Location: PIN_AB16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_ALARM	=>  Location: PIN_AG17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// D1_SYNCB	=>  Location: PIN_AC12,	 I/O Standard: LVDS,	 Current Strength: Default
// D2_SYNCB	=>  Location: PIN_AH11,	 I/O Standard: LVDS,	 Current Strength: Default
// RD_BUS	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WR_BUS	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// OK_BUS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[6]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// WDATA_MK[7]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ADDR3	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ADDR2	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ADDR1	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ADDR0	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// SYS_REF	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// D2_ALARM_FPGA	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// D1_ALARM_FPGA	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// LMK_STATUS_LD2_3V3	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// IZL4_KONTROL	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// IZL3_KONTROL	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// IZL2_KONTROL	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// IZL1_KONTROL	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// KAN4_KONTROL	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// KAN3_KONTROL	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// KAN2_KONTROL	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// KAN1_KONTROL	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// D_MOSI	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_MO	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE_MO	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CS_FPGA1	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_FLASH_FPGA	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// TX1_RS422	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// SPI3_MOSI	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// SPI4_MISO_MK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// BOOT_MK_FPGA	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// MR_RESET_MK_FPGA	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RESET_MK_FTDI	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// BOOT_MK_FTDI	=>  Location: PIN_A29,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// TX_FTDI_2	=>  Location: PIN_A27,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// TX_FTDI_1	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// UART1_TX	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// UART6_TX	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_FPGA2	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_LMK	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_DAC2	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_DAC1	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_ADC2	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// CS_ADC1	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// LMK_STATUS_LD1_3V3	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RX_GTP	=>  Location: PIN_Y1,	 I/O Standard: 1.5-V PCML,	 Current Strength: Default
// REF3	=>  Location: PIN_AK3,	 I/O Standard: LVDS,	 Current Strength: Default
// clk_100MHZ	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// FPGA_SYNC1(n)	=>  Location: PIN_AD13,	 I/O Standard: LVDS,	 Current Strength: Default
// TX_GTP(n)	=>  Location: PIN_W4,	 I/O Standard: 1.5-V PCML,	 Current Strength: Default
// A1_SNC(n)	=>  Location: PIN_AA13,	 I/O Standard: LVDS,	 Current Strength: Default
// A2_SNC(n)	=>  Location: PIN_AC13,	 I/O Standard: LVDS,	 Current Strength: Default
// SYSREF0(n)	=>  Location: PIN_AK5,	 I/O Standard: LVDS,	 Current Strength: Default
// D1_SYNCB(n)	=>  Location: PIN_AB12,	 I/O Standard: LVDS,	 Current Strength: Default
// D2_SYNCB(n)	=>  Location: PIN_AG11,	 I/O Standard: LVDS,	 Current Strength: Default
// RX_GTP(n)	=>  Location: PIN_Y2,	 I/O Standard: 1.5-V PCML,	 Current Strength: Default
// REF3(n)	=>  Location: PIN_AJ3,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf~O_COMPASS ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT ;
wire \FPGA_SYNC1~input_o ;
wire \D1_SDO~input_o ;
wire \D2_SDO~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_100MHZ~input_o ;
wire \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ;
wire \tst_led1|sch[25]~DUPLICATE_q ;
wire \tst_led1|sch[0]~0_combout ;
wire \tst_led1|Add0~105_sumout ;
wire \tst_led1|sch[1]~feeder_combout ;
wire \tst_led1|Add0~106 ;
wire \tst_led1|Add0~101_sumout ;
wire \tst_led1|Add0~102 ;
wire \tst_led1|Add0~97_sumout ;
wire \tst_led1|Add0~98 ;
wire \tst_led1|Add0~93_sumout ;
wire \tst_led1|Add0~94 ;
wire \tst_led1|Add0~89_sumout ;
wire \tst_led1|Add0~90 ;
wire \tst_led1|Add0~85_sumout ;
wire \tst_led1|Add0~86 ;
wire \tst_led1|Add0~81_sumout ;
wire \tst_led1|Add0~82 ;
wire \tst_led1|Add0~77_sumout ;
wire \tst_led1|Add0~78 ;
wire \tst_led1|Add0~73_sumout ;
wire \tst_led1|Add0~74 ;
wire \tst_led1|Add0~69_sumout ;
wire \tst_led1|Add0~70 ;
wire \tst_led1|Add0~65_sumout ;
wire \tst_led1|Add0~66 ;
wire \tst_led1|Add0~61_sumout ;
wire \tst_led1|Add0~62 ;
wire \tst_led1|Add0~57_sumout ;
wire \tst_led1|Add0~58 ;
wire \tst_led1|Add0~53_sumout ;
wire \tst_led1|Add0~54 ;
wire \tst_led1|Add0~49_sumout ;
wire \tst_led1|Add0~50 ;
wire \tst_led1|Add0~45_sumout ;
wire \tst_led1|Add0~46 ;
wire \tst_led1|Add0~41_sumout ;
wire \tst_led1|Add0~42 ;
wire \tst_led1|Add0~37_sumout ;
wire \tst_led1|Add0~38 ;
wire \tst_led1|Add0~33_sumout ;
wire \tst_led1|Add0~34 ;
wire \tst_led1|Add0~29_sumout ;
wire \tst_led1|Add0~30 ;
wire \tst_led1|Add0~25_sumout ;
wire \tst_led1|Add0~26 ;
wire \tst_led1|Add0~21_sumout ;
wire \tst_led1|Add0~22 ;
wire \tst_led1|Add0~17_sumout ;
wire \tst_led1|Add0~18 ;
wire \tst_led1|Add0~13_sumout ;
wire \tst_led1|Add0~14 ;
wire \tst_led1|Add0~1_sumout ;
wire \tst_led1|Add0~2 ;
wire \tst_led1|Add0~9_sumout ;
wire \tst_led1|Add0~10 ;
wire \tst_led1|Add0~5_sumout ;
wire \rst_mk|Add0~125_sumout ;
wire \comb~0_combout ;
wire \rst_mk|Add0~30 ;
wire \rst_mk|Add0~25_sumout ;
wire \rst_mk|Add0~26 ;
wire \rst_mk|Add0~21_sumout ;
wire \rst_mk|Add0~22 ;
wire \rst_mk|Add0~53_sumout ;
wire \rst_mk|Add0~54 ;
wire \rst_mk|Add0~17_sumout ;
wire \rst_mk|Add0~18 ;
wire \rst_mk|Add0~49_sumout ;
wire \rst_mk|Add0~50 ;
wire \rst_mk|Add0~45_sumout ;
wire \rst_mk|Add0~46 ;
wire \rst_mk|Add0~41_sumout ;
wire \rst_mk|Add0~42 ;
wire \rst_mk|Add0~37_sumout ;
wire \rst_mk|Add0~38 ;
wire \rst_mk|Add0~101_sumout ;
wire \rst_mk|Add0~102 ;
wire \rst_mk|Add0~97_sumout ;
wire \rst_mk|Add0~98 ;
wire \rst_mk|Add0~93_sumout ;
wire \rst_mk|Add0~94 ;
wire \rst_mk|Add0~89_sumout ;
wire \rst_mk|Add0~90 ;
wire \rst_mk|Add0~85_sumout ;
wire \rst_mk|Add0~86 ;
wire \rst_mk|Add0~57_sumout ;
wire \rst_mk|Add0~58 ;
wire \rst_mk|Add0~81_sumout ;
wire \rst_mk|Add0~82 ;
wire \rst_mk|Add0~77_sumout ;
wire \rst_mk|Add0~78 ;
wire \rst_mk|Add0~73_sumout ;
wire \rst_mk|Add0~74 ;
wire \rst_mk|Add0~69_sumout ;
wire \rst_mk|Add0~70 ;
wire \rst_mk|Add0~65_sumout ;
wire \rst_mk|Add0~66 ;
wire \rst_mk|Add0~61_sumout ;
wire \rst_mk|LessThan0~3_combout ;
wire \rst_mk|LessThan0~4_combout ;
wire \rst_mk|LessThan0~0_combout ;
wire \rst_mk|LessThan0~2_combout ;
wire \rst_mk|sch[15]~0_combout ;
wire \rst_mk|Add0~126 ;
wire \rst_mk|Add0~121_sumout ;
wire \rst_mk|Add0~122 ;
wire \rst_mk|Add0~117_sumout ;
wire \rst_mk|Add0~118 ;
wire \rst_mk|Add0~113_sumout ;
wire \rst_mk|Add0~114 ;
wire \rst_mk|Add0~109_sumout ;
wire \rst_mk|Add0~110 ;
wire \rst_mk|Add0~105_sumout ;
wire \rst_mk|Add0~106 ;
wire \rst_mk|Add0~9_sumout ;
wire \rst_mk|Add0~10 ;
wire \rst_mk|Add0~13_sumout ;
wire \rst_mk|Add0~14 ;
wire \rst_mk|Add0~5_sumout ;
wire \rst_mk|Add0~6 ;
wire \rst_mk|Add0~1_sumout ;
wire \rst_mk|Add0~2 ;
wire \rst_mk|Add0~33_sumout ;
wire \rst_mk|Add0~34 ;
wire \rst_mk|Add0~29_sumout ;
wire \rst_mk|LessThan0~1_combout ;
wire \rst_mk|rst_reg~0_combout ;
wire \rst_mk|rst_reg~q ;
wire \xBOOT0~combout ;
wire \xUART6_RX~combout ;
wire \rst1|a[31]~feeder_combout ;
wire \rst1|a[30]~feeder_combout ;
wire \rst1|a[29]~feeder_combout ;
wire \rst1|a[27]~0_combout ;
wire \rst1|a[26]~feeder_combout ;
wire \rst1|a[25]~feeder_combout ;
wire \rst1|a[24]~feeder_combout ;
wire \rst1|a[23]~feeder_combout ;
wire \rst1|a[22]~feeder_combout ;
wire \rst1|a[18]~feeder_combout ;
wire \rst1|a[16]~feeder_combout ;
wire \rst1|a[15]~feeder_combout ;
wire \rst1|a[14]~feeder_combout ;
wire \rst1|a[11]~feeder_combout ;
wire \rst1|a[10]~feeder_combout ;
wire \rst1|a[7]~feeder_combout ;
wire \rst1|a[5]~feeder_combout ;
wire \rst1|a[4]~feeder_combout ;
wire \rst1|a[3]~feeder_combout ;
wire \rst1|a[1]~feeder_combout ;
wire \spi_att1|data_out[0]~0_combout ;
wire \~GND~combout ;
wire \REF3~input_o ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~18 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset~q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE_q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset~q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder_combout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.nonuserfrompmaux ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37_sumout ;
wire \RX_GTP~input_o ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dodd ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|clockoutto8gpcs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpllphaselockout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxurstpcs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8gpmarxfound ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8grxdetectvalid ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctltstoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctlts ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grxpolarity ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnluppipe ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnldownpipe ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpolinvrx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|clockoutto8gpcs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gsyncsmenoutput ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gscanmoden ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grxurstpcs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrstoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gcmpfifourst ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig2 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkaggtoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkagg ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grate ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxswing ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|seriallpbkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dataout_to_cdr ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~10 ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5_sumout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~q ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0_outclk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gwrdisablerx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gprbsciden ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdeemph ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|polinvrxout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|signaldetectout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpldrxclk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gltr ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rlvlt ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gphfifourstrx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifofull ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grdenablerx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetppmcntrspcspma ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxelecidle ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxfound ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxdetectrx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxdetectvalid ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggtestsi ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldpartialreconfigout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8ggen2ngen1 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|usrrstsel ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grevloopbk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqdtoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifofull ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxpmarstbout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanshiftn ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanmoden ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqd ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifoempty ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|rstsel ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|clkdivtx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|pmarxfreqtxcmuplllockout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gwrenabletx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|blockselect ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifrefclkdig ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|blockselect ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE_q ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0_combout ;
wire \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~q ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0_outclk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gphfifoursttx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifooverflow ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grddisabletx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifounderflow ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpolinvtx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|aggtxpcsrst ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifoempty ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxclkslipout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_deven ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_clkdivrxrx ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8ghardreset ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|pipeenrevparallellpbkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmctrlenable ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|syncstatus ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmafrefout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanshift ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaclklowout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanmoden ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrstoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aggrxpcsrst ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pldhclkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggrefclkdig ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|disablepcfifobyteserdes ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|rdenablesync ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqdtoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|latencycompout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqd ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|byteordflag ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gencdt ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|insertincompleteout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggtestsotopldout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdetectrxloopback ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|clkout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpldtxclk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dynclkswitchn ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifordoutcomp ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifoovrout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|delcondmetout ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrs ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdatavalid ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwralltoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderctrl ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwrall ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatussync ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddalltoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxvalid ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxelecidle ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddall ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bisterr ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytereven ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bistdone ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytordpld ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatuspld ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitslip ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxclkslip ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pcs8gsigdetni ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipenablediocsrrdydly ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitlocreven ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcieswitch ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatustoporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|ltr ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0toporbot ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|eidleexit ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|earlyeios ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatus ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|clocktopld ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8ga1a2size ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|phystatus ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspmaifhardreset ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|freqlock ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_pciel ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaltr ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaearlyeios ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk_270 ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxclkslip ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.dataout_from_ser ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_buf ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.mux_refclk_out ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_cgb ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_ser ;
wire \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|dataout ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|runningdisparity ;
wire [0:0] \bufi1_inst2|bufi1_iobuf_in_1qh_component|wire_ibufa_o ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb ;
wire [2:0] \bufi3_inst1|bufi3_iobuf_in_3qh_component|wire_ibufa_o ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggaligndetsync ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid ;
wire [3:0] \bufi4_inst1|bufi4_iobuf_in_4qh_component|wire_ibufa_o ;
wire [4:0] \bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o ;
wire [79:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clkdivrx ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot ;
wire [0:0] \bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata ;
wire [5:0] \bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk ;
wire [19:0] \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats ;
wire [128:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata ;
wire [34:0] \buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o ;
wire [0:0] \bufi1_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o ;
wire [63:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser ;
wire [10:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aligndetsync ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcomprddout ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcompwrout ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rdalign ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata ;
wire [4:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipcomclkout ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gpowerdown ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_ser ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clklow ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|fref ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_is_lockedtodata ;
wire [9:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_buf ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rdlpbkp ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|sd ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|emsippcstxclkout ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_cdr ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_mux ;
wire [4:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txdivsync ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata ;
wire [43:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs ;
wire [9:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count ;
wire [31:0] \rst_mk|sch ;
wire [89:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_blockselect ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk ;
wire [0:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|locked ;
wire [1439:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus ;
wire [31:0] \tst_led1|sch ;
wire [7:0] \spi_att1|data_out ;
wire [1:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r ;
wire [3:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count ;
wire [31:0] \rst1|a ;
wire [7:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count ;
wire [2:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count ;
wire [1:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r ;
wire [1:0] \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r ;
wire [0:0] \pll1_inst1|pll1_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire ;

wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus ;
wire [128:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_BYTEENCHNL_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus ;
wire [10:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RUNNINGDISPARITY_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus ;
wire [63:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_ALIGNDETSYNC_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPRDDOUT_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPWROUT_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RDALIGN_bus ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXSTATUS_bus ;
wire [4:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_EMSIPCOMCLKOUT_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GEIDLEINFERSEL_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GPOWERDOWN_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GTXMARGIN_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AGGALIGNDETSYNC_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus ;
wire [9:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_PCLK_bus ;
wire [79:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_GRAYELECIDLEINFERSELOUT_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus ;
wire [1:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXDIVSYNC_bus ;
wire [19:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus ;
wire [7:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus ;
wire [43:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus ;
wire [2:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_EMSIPPCSTXCLKOUT_bus ;
wire [4:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus ;
wire [3:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus ;
wire [79:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus ;
wire [15:0] \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus ;
wire [7:0] \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [17:0] \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [19];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [20] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [20];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [21] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [21];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [22] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [22];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [23] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [23];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [24] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [24];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [25] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [25];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [26] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [26];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [27] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [27];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [28] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [28];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [29] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [29];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [30] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [30];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [31] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [31];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [32] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [32];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [33] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [33];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [34] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [34];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [35] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [35];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [36] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [36];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [37] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [37];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [38] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [38];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [39] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [39];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [40] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [40];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [41] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [41];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [42] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [42];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [43] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [43];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [44] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [44];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [45] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [45];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [46] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [46];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [47] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [47];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [48] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [48];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [49] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [49];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [50] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [50];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [51] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [51];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [52] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [52];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [53] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [53];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [54] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [54];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [55] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [55];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [56] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [56];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [57] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [57];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [58] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [58];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [59] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [59];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [60] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [60];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [61] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [61];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [62] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [62];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [63] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [63];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [64] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [64];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [65] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [65];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [66] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [66];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [67] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [67];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [68] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [68];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [69] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [69];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [70] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [70];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [71] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [71];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [72] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [72];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [73] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [73];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [74] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [74];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [75] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [75];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [76] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [76];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [77] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [77];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [78] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [78];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [79] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [79];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [80] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [80];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [81] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [81];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [82] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [82];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [83] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [83];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [84] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [84];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [85] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [85];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [86] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [86];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [87] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [87];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [88] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [88];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [89] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [89];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [90] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [90];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [91] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [91];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [92] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [92];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [93] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [93];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [94] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [94];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [95] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [95];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [96] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [96];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [97] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [97];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [98] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [98];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [99] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [99];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [100] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [100];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [101] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [101];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [102] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [102];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [103] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [103];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [104] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [104];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [105] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [105];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [106] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [106];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [107] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [107];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [108] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [108];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [109] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [109];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [110] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [110];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [111] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [111];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [112] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [112];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [113] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [113];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [114] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [114];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [115] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [115];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [116] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [116];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [117] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [117];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [118] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [118];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [119] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [119];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [120] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [120];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [121] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [121];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [122] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [122];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [123] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [123];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [124] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [124];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [125] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [125];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [126] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [126];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [127] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [127];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|emsiprxout [128] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus [128];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_BYTEENCHNL_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_BYTEENCHNL_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus [10];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|runningdisparity [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RUNNINGDISPARITY_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|runningdisparity [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RUNNINGDISPARITY_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [19];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [20] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [20];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [21] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [21];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [22] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [22];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [23] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [23];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [24] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [24];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [25] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [25];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [26] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [26];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [27] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [27];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [28] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [28];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [29] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [29];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [30] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [30];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [31] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [31];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [32] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [32];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [33] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [33];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [34] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [34];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [35] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [35];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [36] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [36];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [37] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [37];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [38] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [38];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [39] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [39];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [40] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [40];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [41] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [41];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [42] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [42];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [43] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [43];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [44] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [44];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [45] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [45];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [46] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [46];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [47] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [47];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [48] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [48];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [49] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [49];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [50] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [50];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [51] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [51];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [52] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [52];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [53] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [53];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [54] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [54];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [55] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [55];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [56] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [56];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [57] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [57];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [58] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [58];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [59] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [59];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [60] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [60];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [61] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [61];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [62] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [62];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [63] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus [63];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus [3];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aligndetsync [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_ALIGNDETSYNC_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aligndetsync [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_ALIGNDETSYNC_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcomprddout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPRDDOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcomprddout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPRDDOUT_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcompwrout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPWROUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcompwrout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPWROUT_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rdalign [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RDALIGN_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rdalign [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RDALIGN_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus [3];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXSTATUS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXSTATUS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXSTATUS_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus [4];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipcomclkout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_EMSIPCOMCLKOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipcomclkout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_EMSIPCOMCLKOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipcomclkout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_EMSIPCOMCLKOUT_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GEIDLEINFERSEL_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GEIDLEINFERSEL_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GEIDLEINFERSEL_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gpowerdown [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GPOWERDOWN_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gpowerdown [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GPOWERDOWN_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GTXMARGIN_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GTXMARGIN_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GTXMARGIN_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggaligndetsync [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AGGALIGNDETSYNC_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggaligndetsync [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AGGALIGNDETSYNC_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus [9];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_PCLK_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_PCLK_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_PCLK_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_GRAYELECIDLEINFERSELOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_GRAYELECIDLEINFERSELOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_GRAYELECIDLEINFERSELOUT_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txdivsync [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXDIVSYNC_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txdivsync [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXDIVSYNC_bus [1];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus [7];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [19];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [20] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [20];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [21] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [21];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [22] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [22];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [23] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [23];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [24] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [24];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [25] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [25];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [26] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [26];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [27] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [27];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [28] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [28];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [29] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [29];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [30] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [30];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [31] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [31];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [32] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [32];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [33] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [33];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [34] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [34];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [35] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [35];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [36] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [36];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [37] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [37];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [38] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [38];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [39] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [39];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [40] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [40];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [41] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [41];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [42] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [42];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [43] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus [43];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|emsippcstxclkout [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_EMSIPPCSTXCLKOUT_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|emsippcstxclkout [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_EMSIPPCSTXCLKOUT_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|emsippcstxclkout [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_EMSIPPCSTXCLKOUT_bus [2];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus [4];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus [3];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [0] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [1] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [2] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [3] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [4] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [5] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [6] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [7] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [8] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [9] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [10] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [11] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [12] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [13] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [14] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [15] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [15];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [16] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [16];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [17] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [17];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [18] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [18];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [19] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus [19];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [80] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [81] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [82] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [83] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [84] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [85] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [86] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [87] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [88] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [89] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [90] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [91] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [92] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [93] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [94] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [95] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus [15];

assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [96] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [0];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [97] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [1];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [98] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [2];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [99] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [3];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [100] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [4];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [101] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [5];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [102] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [6];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [103] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [7];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [104] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [8];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [105] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [9];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [106] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [10];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [107] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [11];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [108] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [12];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [109] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [13];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [110] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [14];
assign \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [111] = \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus [15];

assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X56_Y101_N2
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_0 (
	.i(\tst_led1|sch [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T_TEST2),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_0 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_0 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y101_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_1 (
	.i(\tst_led1|sch [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(T_TEST1),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_1 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_1 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_2 (
	.i(\tst_led1|sch [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_LED1_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_2 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_2 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y101_N76
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_3 (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SEL_ETALON_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_3 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_3 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_3 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y101_N76
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_4 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_DA2),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_4 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_4 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_4 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_5 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DE_MISO_LVDS_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_5 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_5 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_5 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_6 (
	.i(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CS_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_6 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_6 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_6 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_7 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_MOSI_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_7 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_7 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_7 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_8 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLASH_CLK_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_8 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_8 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_8 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y101_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_9 (
	.i(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RX1_RS422),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_9 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_9 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_9 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y101_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_10 (
	.i(!\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DE1RX_RS422),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_10 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_10 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_10 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y101_N36
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_11 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RNE1_RS422),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_11 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_11 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_11 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y101_N2
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_12 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_SYNC_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_12 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_12 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_12 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y101_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_13 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_CS_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_13 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_13 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_13 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y101_N53
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_14 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_SCK_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_14 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_14 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_14 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y101_N36
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_15 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_RESET_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_15 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_15 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_15 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y101_N59
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_16 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_SEL1_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_16 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_16 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_16 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y101_N42
arriav_io_obuf \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_17 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_SEL0_3V3),
	.obar());
// synopsys translate_off
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_17 .bus_hold = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_17 .open_drain_output = "false";
defparam \bufout18_inst|bufout18_iobuf_out_gjs_component|obufa_17 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N76
arriav_io_obuf \buf_out1_inst2|buf_out1_iobuf_out_ohs_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_SNC),
	.obar(\A2_SNC(n) ));
// synopsys translate_off
defparam \buf_out1_inst2|buf_out1_iobuf_out_ohs_component|obufa_0 .bus_hold = "false";
defparam \buf_out1_inst2|buf_out1_iobuf_out_ohs_component|obufa_0 .open_drain_output = "false";
defparam \buf_out1_inst2|buf_out1_iobuf_out_ohs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N36
arriav_io_obuf \buf_out1_inst1|buf_out1_iobuf_out_ohs_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_SNC),
	.obar(\A1_SNC(n) ));
// synopsys translate_off
defparam \buf_out1_inst1|buf_out1_iobuf_out_ohs_component|obufa_0 .bus_hold = "false";
defparam \buf_out1_inst1|buf_out1_iobuf_out_ohs_component|obufa_0 .open_drain_output = "false";
defparam \buf_out1_inst1|buf_out1_iobuf_out_ohs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_STBY_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_0 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_0 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N2
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_1 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_SEN_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_1 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_1 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N2
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_2 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_SDATA_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_2 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_2 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y0_N53
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_3 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_SCLK_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_3 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_3 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_3 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N36
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_4 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_RESET_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_4 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_4 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_4 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N36
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_5 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_PWRDOWN_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_5 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_5 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_5 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N36
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_6 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_CTRL1_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_6 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_6 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_6 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N42
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_7 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A2_CTRL2_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_7 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_7 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_7 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y0_N36
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_8 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_STBY_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_8 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_8 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_8 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y0_N19
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_9 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_SEN_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_9 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_9 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_9 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N53
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_10 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_SDATA_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_10 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_10 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_10 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N36
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_11 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_SCLK_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_11 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_11 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_11 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N19
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_12 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_RESET_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_12 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_12 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_12 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_13 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_PWRDOWN_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_13 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_13 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_13 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N93
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_14 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_CTRL1_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_14 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_14 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_14 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N76
arriav_io_obuf \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_15 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A1_CTRL2_1V8),
	.obar());
// synopsys translate_off
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_15 .bus_hold = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_15 .open_drain_output = "false";
defparam \bufout16_inst|bufout16_iobuf_out_ejs_component|obufa_15 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y101_N36
arriav_io_obuf \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_0 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_SDIO_3V3),
	.obar());
// synopsys translate_off
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_0 .bus_hold = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_0 .open_drain_output = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
arriav_io_obuf \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_1 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SDIO),
	.obar());
// synopsys translate_off
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_1 .bus_hold = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_1 .open_drain_output = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
arriav_io_obuf \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_2 (
	.i(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SDIO),
	.obar());
// synopsys translate_off
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_2 .bus_hold = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_2 .open_drain_output = "false";
defparam \bufout3_inst1|bufout3_iobuf_out_qhs_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N36
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_TXENABLE),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_0 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_0 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N19
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_1 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SYNC_N_CD),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_1 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_1 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_2 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SYNC_N_AB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_2 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_2 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N53
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_3 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SLEEP),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_3 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_3 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_3 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N36
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_4 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SDENB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_4 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_4 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_4 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N19
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_6 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_SCLK),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_6 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_6 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_6 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_7 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D2_RESETB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_7 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_7 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_7 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N42
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_8 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_TXENABLE),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_8 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_8 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_8 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N53
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_9 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SYNC_N_CD),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_9 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_9 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_9 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N36
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_10 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SYNC_N_AB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_10 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_10 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_10 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N19
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_11 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SLEEP),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_11 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_11 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_11 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N2
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_12 (
	.i(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SDENB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_12 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_12 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_12 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_14 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_SCLK),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_14 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_14 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_14 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_15 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D1_RESETB),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_15 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_15 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_15 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y101_N53
arriav_io_obuf \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_16 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SYNC),
	.obar());
// synopsys translate_off
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_16 .bus_hold = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_16 .open_drain_output = "false";
defparam \bufout17_inst|bufout17_iobuf_out_fjs_component|obufa_16 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y101_N42
arriav_io_obuf \bufout7_inst|bufout7_iobuf_out_ohs_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI2_NSS_MK),
	.obar());
// synopsys translate_off
defparam \bufout7_inst|bufout7_iobuf_out_ohs_component|obufa_0 .bus_hold = "false";
defparam \bufout7_inst|bufout7_iobuf_out_ohs_component|obufa_0 .open_drain_output = "false";
defparam \bufout7_inst|bufout7_iobuf_out_ohs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X118_Y101_N36
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_0 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(INT1_FPGA),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_0 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_0 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y101_N19
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_1 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TNC_MK_1HZ),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_1 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_1 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y101_N2
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_2 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_FOR_MK_3V3),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_2 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_2 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y101_N53
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_3 (
	.i(!\rst_mk|rst_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RESET_MK),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_3 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_3 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_3 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y101_N19
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_4 (
	.i(\xBOOT0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BOOT0),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_4 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_4 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_4 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y101_N53
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_5 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BOOT1),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_5 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_5 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_5 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y101_N2
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_6 (
	.i(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RX_FTDI_2),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_6 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_6 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_6 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y101_N2
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_7 (
	.i(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RX_FTDI_1),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_7 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_7 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_7 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y101_N53
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_8 (
	.i(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART1_RX),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_8 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_8 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_8 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y101_N36
arriav_io_obuf \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_9 (
	.i(\xUART6_RX~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART6_RX),
	.obar());
// synopsys translate_off
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_9 .bus_hold = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_9 .open_drain_output = "false";
defparam \bufout10_inst|bufout10_iobuf_out_8js_component|obufa_9 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X124_Y101_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_0 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_IND2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_0 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_0 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X124_Y101_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_1 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_IND1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_1 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_1 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_1 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X122_Y101_N59
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_2 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REZERV1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_2 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_2 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_2 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X122_Y101_N93
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_3 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(EN_2V5_VDA),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_3 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_3 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_3 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y101_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_4 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_STATUS_LD2_FPGA_3V3),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_4 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_4 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_4 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y101_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_5 (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LMK_STATUS_LD1_FPGA_3V3),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_5 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_5 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_5 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N76
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_6 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_SWITCH4),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_6 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_6 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_6 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_7 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_SWITCH3),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_7 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_7 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_7 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y101_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_8 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_SWITCH2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_8 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_8 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_8 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_9 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_SWITCH1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_9 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_9 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_9 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_10 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_16),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_10 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_10 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_10 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_11 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_8),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_11 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_11 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_11 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_12 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_4),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_12 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_12 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_12 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_13 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_13 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_13 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_13 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_14 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_14 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_14 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_14 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_15 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT3_05),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_15 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_15 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_15 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y101_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_16 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_16),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_16 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_16 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_16 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y101_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_17 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_8),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_17 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_17 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_17 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y101_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_18 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_4),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_18 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_18 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_18 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X125_Y101_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_19 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_19 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_19 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_19 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X124_Y101_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_20 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_20 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_20 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_20 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X124_Y101_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_21 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT2_05),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_21 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_21 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_21 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_22 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_16),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_22 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_22 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_22 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_23 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_8),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_23 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_23 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_23 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_24 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_4),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_24 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_24 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_24 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_25 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_25 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_25 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_25 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_26 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_26 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_26 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_26 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_27 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT1_05),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_27 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_27 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_27 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_28 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_16),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_28 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_28 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_28 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_29 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_8),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_29 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_29 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_29 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_30 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_4),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_30 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_30 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_30 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_31 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_2),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_31 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_31 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_31 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_32 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_1),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_32 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_32 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_32 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
arriav_io_obuf \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_33 (
	.i(\spi_att1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UPR_AT4_05),
	.obar());
// synopsys translate_off
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_33 .bus_hold = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_33 .open_drain_output = "false";
defparam \buf34_out_inst|buf34_out_iobuf_out_ejs_component|obufa_33 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N36
arriav_io_obuf \buf_out1_inst3|buf_out1_iobuf_out_ohs_component|obufa_0 (
	.i(\bufi1_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D_MISO),
	.obar());
// synopsys translate_off
defparam \buf_out1_inst3|buf_out1_iobuf_out_ohs_component|obufa_0 .bus_hold = "false";
defparam \buf_out1_inst3|buf_out1_iobuf_out_ohs_component|obufa_0 .open_drain_output = "false";
defparam \buf_out1_inst3|buf_out1_iobuf_out_ohs_component|obufa_0 .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y101_N36
arriav_io_obuf \SPI4_SCK_MK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI4_SCK_MK),
	.obar());
// synopsys translate_off
defparam \SPI4_SCK_MK~output .bus_hold = "false";
defparam \SPI4_SCK_MK~output .open_drain_output = "false";
defparam \SPI4_SCK_MK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y101_N53
arriav_io_obuf \SPI4_NSS_MK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI4_NSS_MK),
	.obar());
// synopsys translate_off
defparam \SPI4_NSS_MK~output .bus_hold = "false";
defparam \SPI4_NSS_MK~output .open_drain_output = "false";
defparam \SPI4_NSS_MK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y101_N19
arriav_io_obuf \SPI4_MOSI_MK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI4_MOSI_MK),
	.obar());
// synopsys translate_off
defparam \SPI4_MOSI_MK~output .bus_hold = "false";
defparam \SPI4_MOSI_MK~output .open_drain_output = "false";
defparam \SPI4_MOSI_MK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y101_N36
arriav_io_obuf \SPI3_SCK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_SCK),
	.obar());
// synopsys translate_off
defparam \SPI3_SCK~output .bus_hold = "false";
defparam \SPI3_SCK~output .open_drain_output = "false";
defparam \SPI3_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y101_N59
arriav_io_obuf \SPI3_CS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_CS),
	.obar());
// synopsys translate_off
defparam \SPI3_CS~output .bus_hold = "false";
defparam \SPI3_CS~output .open_drain_output = "false";
defparam \SPI3_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y101_N36
arriav_io_obuf \SPI3_MISO~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPI3_MISO),
	.obar());
// synopsys translate_off
defparam \SPI3_MISO~output .bus_hold = "false";
defparam \SPI3_MISO~output .open_drain_output = "false";
defparam \SPI3_MISO~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X132_Y19_N39
arriav_io_obuf \TX_GTP~output (
	.i(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|dataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TX_GTP),
	.obar(\TX_GTP(n) ));
// synopsys translate_off
defparam \TX_GTP~output .bus_hold = "false";
defparam \TX_GTP~output .open_drain_output = "false";
defparam \TX_GTP~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
arriav_io_ibuf \clk_100MHZ~input (
	.i(clk_100MHZ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_100MHZ~input_o ));
// synopsys translate_off
defparam \clk_100MHZ~input .bus_hold = "false";
defparam \clk_100MHZ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
arriav_clkena \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 (
	.inclk(\clk_100MHZ~input_o ),
	.ena(vcc),
	.outclk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 .clock_type = "global clock";
defparam \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 .disable_mode = "low";
defparam \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 .ena_register_mode = "always enabled";
defparam \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 .ena_register_power_up = "high";
defparam \u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|sd1 .test_syn = "high";
// synopsys translate_on

// Location: FF_X54_Y99_N44
dffeas \tst_led1|sch[25]~DUPLICATE (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[25]~DUPLICATE .is_wysiwyg = "true";
defparam \tst_led1|sch[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N18
arriav_lcell_comb \tst_led1|sch[0]~0 (
// Equation(s):
// \tst_led1|sch[0]~0_combout  = ( !\tst_led1|sch [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\tst_led1|sch [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tst_led1|sch[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tst_led1|sch[0]~0 .extended_lut = "off";
defparam \tst_led1|sch[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \tst_led1|sch[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N20
dffeas \tst_led1|sch[0] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|sch[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[0] .is_wysiwyg = "true";
defparam \tst_led1|sch[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N30
arriav_lcell_comb \tst_led1|Add0~105 (
// Equation(s):
// \tst_led1|Add0~105_sumout  = SUM(( \tst_led1|sch [1] ) + ( \tst_led1|sch [0] ) + ( !VCC ))
// \tst_led1|Add0~106  = CARRY(( \tst_led1|sch [1] ) + ( \tst_led1|sch [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [0]),
	.datad(!\tst_led1|sch [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~105_sumout ),
	.cout(\tst_led1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~105 .extended_lut = "off";
defparam \tst_led1|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \tst_led1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N27
arriav_lcell_comb \tst_led1|sch[1]~feeder (
// Equation(s):
// \tst_led1|sch[1]~feeder_combout  = ( \tst_led1|Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tst_led1|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tst_led1|sch[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tst_led1|sch[1]~feeder .extended_lut = "off";
defparam \tst_led1|sch[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tst_led1|sch[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N29
dffeas \tst_led1|sch[1] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|sch[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[1] .is_wysiwyg = "true";
defparam \tst_led1|sch[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N33
arriav_lcell_comb \tst_led1|Add0~101 (
// Equation(s):
// \tst_led1|Add0~101_sumout  = SUM(( \tst_led1|sch [2] ) + ( GND ) + ( \tst_led1|Add0~106  ))
// \tst_led1|Add0~102  = CARRY(( \tst_led1|sch [2] ) + ( GND ) + ( \tst_led1|Add0~106  ))

	.dataa(!\tst_led1|sch [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~101_sumout ),
	.cout(\tst_led1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~101 .extended_lut = "off";
defparam \tst_led1|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \tst_led1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N35
dffeas \tst_led1|sch[2] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[2] .is_wysiwyg = "true";
defparam \tst_led1|sch[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N36
arriav_lcell_comb \tst_led1|Add0~97 (
// Equation(s):
// \tst_led1|Add0~97_sumout  = SUM(( \tst_led1|sch [3] ) + ( GND ) + ( \tst_led1|Add0~102  ))
// \tst_led1|Add0~98  = CARRY(( \tst_led1|sch [3] ) + ( GND ) + ( \tst_led1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~97_sumout ),
	.cout(\tst_led1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~97 .extended_lut = "off";
defparam \tst_led1|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N38
dffeas \tst_led1|sch[3] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[3] .is_wysiwyg = "true";
defparam \tst_led1|sch[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N39
arriav_lcell_comb \tst_led1|Add0~93 (
// Equation(s):
// \tst_led1|Add0~93_sumout  = SUM(( \tst_led1|sch [4] ) + ( GND ) + ( \tst_led1|Add0~98  ))
// \tst_led1|Add0~94  = CARRY(( \tst_led1|sch [4] ) + ( GND ) + ( \tst_led1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~93_sumout ),
	.cout(\tst_led1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~93 .extended_lut = "off";
defparam \tst_led1|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N41
dffeas \tst_led1|sch[4] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[4] .is_wysiwyg = "true";
defparam \tst_led1|sch[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N42
arriav_lcell_comb \tst_led1|Add0~89 (
// Equation(s):
// \tst_led1|Add0~89_sumout  = SUM(( \tst_led1|sch [5] ) + ( GND ) + ( \tst_led1|Add0~94  ))
// \tst_led1|Add0~90  = CARRY(( \tst_led1|sch [5] ) + ( GND ) + ( \tst_led1|Add0~94  ))

	.dataa(gnd),
	.datab(!\tst_led1|sch [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~89_sumout ),
	.cout(\tst_led1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~89 .extended_lut = "off";
defparam \tst_led1|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \tst_led1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N44
dffeas \tst_led1|sch[5] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[5] .is_wysiwyg = "true";
defparam \tst_led1|sch[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N45
arriav_lcell_comb \tst_led1|Add0~85 (
// Equation(s):
// \tst_led1|Add0~85_sumout  = SUM(( \tst_led1|sch [6] ) + ( GND ) + ( \tst_led1|Add0~90  ))
// \tst_led1|Add0~86  = CARRY(( \tst_led1|sch [6] ) + ( GND ) + ( \tst_led1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~85_sumout ),
	.cout(\tst_led1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~85 .extended_lut = "off";
defparam \tst_led1|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N47
dffeas \tst_led1|sch[6] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[6] .is_wysiwyg = "true";
defparam \tst_led1|sch[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N48
arriav_lcell_comb \tst_led1|Add0~81 (
// Equation(s):
// \tst_led1|Add0~81_sumout  = SUM(( \tst_led1|sch [7] ) + ( GND ) + ( \tst_led1|Add0~86  ))
// \tst_led1|Add0~82  = CARRY(( \tst_led1|sch [7] ) + ( GND ) + ( \tst_led1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~81_sumout ),
	.cout(\tst_led1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~81 .extended_lut = "off";
defparam \tst_led1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N50
dffeas \tst_led1|sch[7] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[7] .is_wysiwyg = "true";
defparam \tst_led1|sch[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N51
arriav_lcell_comb \tst_led1|Add0~77 (
// Equation(s):
// \tst_led1|Add0~77_sumout  = SUM(( \tst_led1|sch [8] ) + ( GND ) + ( \tst_led1|Add0~82  ))
// \tst_led1|Add0~78  = CARRY(( \tst_led1|sch [8] ) + ( GND ) + ( \tst_led1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~77_sumout ),
	.cout(\tst_led1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~77 .extended_lut = "off";
defparam \tst_led1|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N52
dffeas \tst_led1|sch[8] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[8] .is_wysiwyg = "true";
defparam \tst_led1|sch[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N54
arriav_lcell_comb \tst_led1|Add0~73 (
// Equation(s):
// \tst_led1|Add0~73_sumout  = SUM(( \tst_led1|sch [9] ) + ( GND ) + ( \tst_led1|Add0~78  ))
// \tst_led1|Add0~74  = CARRY(( \tst_led1|sch [9] ) + ( GND ) + ( \tst_led1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~73_sumout ),
	.cout(\tst_led1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~73 .extended_lut = "off";
defparam \tst_led1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N56
dffeas \tst_led1|sch[9] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[9] .is_wysiwyg = "true";
defparam \tst_led1|sch[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y100_N57
arriav_lcell_comb \tst_led1|Add0~69 (
// Equation(s):
// \tst_led1|Add0~69_sumout  = SUM(( \tst_led1|sch [10] ) + ( GND ) + ( \tst_led1|Add0~74  ))
// \tst_led1|Add0~70  = CARRY(( \tst_led1|sch [10] ) + ( GND ) + ( \tst_led1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~69_sumout ),
	.cout(\tst_led1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~69 .extended_lut = "off";
defparam \tst_led1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y100_N59
dffeas \tst_led1|sch[10] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[10] .is_wysiwyg = "true";
defparam \tst_led1|sch[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N0
arriav_lcell_comb \tst_led1|Add0~65 (
// Equation(s):
// \tst_led1|Add0~65_sumout  = SUM(( \tst_led1|sch [11] ) + ( GND ) + ( \tst_led1|Add0~70  ))
// \tst_led1|Add0~66  = CARRY(( \tst_led1|sch [11] ) + ( GND ) + ( \tst_led1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~65_sumout ),
	.cout(\tst_led1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~65 .extended_lut = "off";
defparam \tst_led1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N2
dffeas \tst_led1|sch[11] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[11] .is_wysiwyg = "true";
defparam \tst_led1|sch[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N3
arriav_lcell_comb \tst_led1|Add0~61 (
// Equation(s):
// \tst_led1|Add0~61_sumout  = SUM(( \tst_led1|sch [12] ) + ( GND ) + ( \tst_led1|Add0~66  ))
// \tst_led1|Add0~62  = CARRY(( \tst_led1|sch [12] ) + ( GND ) + ( \tst_led1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~61_sumout ),
	.cout(\tst_led1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~61 .extended_lut = "off";
defparam \tst_led1|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N5
dffeas \tst_led1|sch[12] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[12] .is_wysiwyg = "true";
defparam \tst_led1|sch[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N6
arriav_lcell_comb \tst_led1|Add0~57 (
// Equation(s):
// \tst_led1|Add0~57_sumout  = SUM(( \tst_led1|sch [13] ) + ( GND ) + ( \tst_led1|Add0~62  ))
// \tst_led1|Add0~58  = CARRY(( \tst_led1|sch [13] ) + ( GND ) + ( \tst_led1|Add0~62  ))

	.dataa(gnd),
	.datab(!\tst_led1|sch [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~57_sumout ),
	.cout(\tst_led1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~57 .extended_lut = "off";
defparam \tst_led1|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \tst_led1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N8
dffeas \tst_led1|sch[13] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[13] .is_wysiwyg = "true";
defparam \tst_led1|sch[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N9
arriav_lcell_comb \tst_led1|Add0~53 (
// Equation(s):
// \tst_led1|Add0~53_sumout  = SUM(( \tst_led1|sch [14] ) + ( GND ) + ( \tst_led1|Add0~58  ))
// \tst_led1|Add0~54  = CARRY(( \tst_led1|sch [14] ) + ( GND ) + ( \tst_led1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~53_sumout ),
	.cout(\tst_led1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~53 .extended_lut = "off";
defparam \tst_led1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N11
dffeas \tst_led1|sch[14] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[14] .is_wysiwyg = "true";
defparam \tst_led1|sch[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N12
arriav_lcell_comb \tst_led1|Add0~49 (
// Equation(s):
// \tst_led1|Add0~49_sumout  = SUM(( \tst_led1|sch [15] ) + ( GND ) + ( \tst_led1|Add0~54  ))
// \tst_led1|Add0~50  = CARRY(( \tst_led1|sch [15] ) + ( GND ) + ( \tst_led1|Add0~54  ))

	.dataa(gnd),
	.datab(!\tst_led1|sch [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~49_sumout ),
	.cout(\tst_led1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~49 .extended_lut = "off";
defparam \tst_led1|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \tst_led1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N14
dffeas \tst_led1|sch[15] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[15] .is_wysiwyg = "true";
defparam \tst_led1|sch[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N15
arriav_lcell_comb \tst_led1|Add0~45 (
// Equation(s):
// \tst_led1|Add0~45_sumout  = SUM(( \tst_led1|sch [16] ) + ( GND ) + ( \tst_led1|Add0~50  ))
// \tst_led1|Add0~46  = CARRY(( \tst_led1|sch [16] ) + ( GND ) + ( \tst_led1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~45_sumout ),
	.cout(\tst_led1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~45 .extended_lut = "off";
defparam \tst_led1|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N17
dffeas \tst_led1|sch[16] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[16] .is_wysiwyg = "true";
defparam \tst_led1|sch[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N18
arriav_lcell_comb \tst_led1|Add0~41 (
// Equation(s):
// \tst_led1|Add0~41_sumout  = SUM(( \tst_led1|sch [17] ) + ( GND ) + ( \tst_led1|Add0~46  ))
// \tst_led1|Add0~42  = CARRY(( \tst_led1|sch [17] ) + ( GND ) + ( \tst_led1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~41_sumout ),
	.cout(\tst_led1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~41 .extended_lut = "off";
defparam \tst_led1|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N20
dffeas \tst_led1|sch[17] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[17] .is_wysiwyg = "true";
defparam \tst_led1|sch[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N21
arriav_lcell_comb \tst_led1|Add0~37 (
// Equation(s):
// \tst_led1|Add0~37_sumout  = SUM(( \tst_led1|sch [18] ) + ( GND ) + ( \tst_led1|Add0~42  ))
// \tst_led1|Add0~38  = CARRY(( \tst_led1|sch [18] ) + ( GND ) + ( \tst_led1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~37_sumout ),
	.cout(\tst_led1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~37 .extended_lut = "off";
defparam \tst_led1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N23
dffeas \tst_led1|sch[18] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[18] .is_wysiwyg = "true";
defparam \tst_led1|sch[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N24
arriav_lcell_comb \tst_led1|Add0~33 (
// Equation(s):
// \tst_led1|Add0~33_sumout  = SUM(( \tst_led1|sch [19] ) + ( GND ) + ( \tst_led1|Add0~38  ))
// \tst_led1|Add0~34  = CARRY(( \tst_led1|sch [19] ) + ( GND ) + ( \tst_led1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~33_sumout ),
	.cout(\tst_led1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~33 .extended_lut = "off";
defparam \tst_led1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N26
dffeas \tst_led1|sch[19] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[19] .is_wysiwyg = "true";
defparam \tst_led1|sch[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N27
arriav_lcell_comb \tst_led1|Add0~29 (
// Equation(s):
// \tst_led1|Add0~29_sumout  = SUM(( \tst_led1|sch [20] ) + ( GND ) + ( \tst_led1|Add0~34  ))
// \tst_led1|Add0~30  = CARRY(( \tst_led1|sch [20] ) + ( GND ) + ( \tst_led1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tst_led1|sch [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~29_sumout ),
	.cout(\tst_led1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~29 .extended_lut = "off";
defparam \tst_led1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \tst_led1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N29
dffeas \tst_led1|sch[20] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [20]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[20] .is_wysiwyg = "true";
defparam \tst_led1|sch[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N30
arriav_lcell_comb \tst_led1|Add0~25 (
// Equation(s):
// \tst_led1|Add0~25_sumout  = SUM(( \tst_led1|sch [21] ) + ( GND ) + ( \tst_led1|Add0~30  ))
// \tst_led1|Add0~26  = CARRY(( \tst_led1|sch [21] ) + ( GND ) + ( \tst_led1|Add0~30  ))

	.dataa(gnd),
	.datab(!\tst_led1|sch [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~25_sumout ),
	.cout(\tst_led1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~25 .extended_lut = "off";
defparam \tst_led1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \tst_led1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N32
dffeas \tst_led1|sch[21] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[21] .is_wysiwyg = "true";
defparam \tst_led1|sch[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N33
arriav_lcell_comb \tst_led1|Add0~21 (
// Equation(s):
// \tst_led1|Add0~21_sumout  = SUM(( \tst_led1|sch [22] ) + ( GND ) + ( \tst_led1|Add0~26  ))
// \tst_led1|Add0~22  = CARRY(( \tst_led1|sch [22] ) + ( GND ) + ( \tst_led1|Add0~26  ))

	.dataa(!\tst_led1|sch [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~21_sumout ),
	.cout(\tst_led1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~21 .extended_lut = "off";
defparam \tst_led1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \tst_led1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N35
dffeas \tst_led1|sch[22] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [22]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[22] .is_wysiwyg = "true";
defparam \tst_led1|sch[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N36
arriav_lcell_comb \tst_led1|Add0~17 (
// Equation(s):
// \tst_led1|Add0~17_sumout  = SUM(( \tst_led1|sch [23] ) + ( GND ) + ( \tst_led1|Add0~22  ))
// \tst_led1|Add0~18  = CARRY(( \tst_led1|sch [23] ) + ( GND ) + ( \tst_led1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~17_sumout ),
	.cout(\tst_led1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~17 .extended_lut = "off";
defparam \tst_led1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N38
dffeas \tst_led1|sch[23] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [23]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[23] .is_wysiwyg = "true";
defparam \tst_led1|sch[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N39
arriav_lcell_comb \tst_led1|Add0~13 (
// Equation(s):
// \tst_led1|Add0~13_sumout  = SUM(( \tst_led1|sch [24] ) + ( GND ) + ( \tst_led1|Add0~18  ))
// \tst_led1|Add0~14  = CARRY(( \tst_led1|sch [24] ) + ( GND ) + ( \tst_led1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~13_sumout ),
	.cout(\tst_led1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~13 .extended_lut = "off";
defparam \tst_led1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N41
dffeas \tst_led1|sch[24] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [24]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[24] .is_wysiwyg = "true";
defparam \tst_led1|sch[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N42
arriav_lcell_comb \tst_led1|Add0~1 (
// Equation(s):
// \tst_led1|Add0~1_sumout  = SUM(( \tst_led1|sch[25]~DUPLICATE_q  ) + ( GND ) + ( \tst_led1|Add0~14  ))
// \tst_led1|Add0~2  = CARRY(( \tst_led1|sch[25]~DUPLICATE_q  ) + ( GND ) + ( \tst_led1|Add0~14  ))

	.dataa(gnd),
	.datab(!\tst_led1|sch[25]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~1_sumout ),
	.cout(\tst_led1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~1 .extended_lut = "off";
defparam \tst_led1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \tst_led1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N43
dffeas \tst_led1|sch[25] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [25]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[25] .is_wysiwyg = "true";
defparam \tst_led1|sch[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N45
arriav_lcell_comb \tst_led1|Add0~9 (
// Equation(s):
// \tst_led1|Add0~9_sumout  = SUM(( \tst_led1|sch [26] ) + ( GND ) + ( \tst_led1|Add0~2  ))
// \tst_led1|Add0~10  = CARRY(( \tst_led1|sch [26] ) + ( GND ) + ( \tst_led1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~9_sumout ),
	.cout(\tst_led1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~9 .extended_lut = "off";
defparam \tst_led1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N47
dffeas \tst_led1|sch[26] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [26]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[26] .is_wysiwyg = "true";
defparam \tst_led1|sch[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X54_Y99_N48
arriav_lcell_comb \tst_led1|Add0~5 (
// Equation(s):
// \tst_led1|Add0~5_sumout  = SUM(( \tst_led1|sch [27] ) + ( GND ) + ( \tst_led1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tst_led1|sch [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tst_led1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tst_led1|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tst_led1|Add0~5 .extended_lut = "off";
defparam \tst_led1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tst_led1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X54_Y99_N50
dffeas \tst_led1|sch[27] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\tst_led1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tst_led1|sch [27]),
	.prn(vcc));
// synopsys translate_off
defparam \tst_led1|sch[27] .is_wysiwyg = "true";
defparam \tst_led1|sch[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X73_Y101_N92
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_15 (
	.i(LMK_STATUS_LD1_3V3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [15]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_15 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_15 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y101_N52
arriav_io_ibuf \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_0 (
	.i(CS_FLASH_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y101_N18
arriav_io_ibuf \bufi2_inst|bufi1_iobuf_in_1qh_component|ibufa_0 (
	.i(SPI3_MOSI),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi2_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi2_inst|bufi1_iobuf_in_1qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi2_inst|bufi1_iobuf_in_1qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y101_N58
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_18 (
	.i(UART6_TX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [18]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_18 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_18 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y101_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_0 (
	.i(CS_FPGA2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_0 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y101_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_2 (
	.i(CS_LMK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_2 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y101_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_5 (
	.i(CS_ADC2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [5]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_5 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_5 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y101_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_6 (
	.i(CS_ADC1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [6]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_6 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_6 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y101_N52
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_3 (
	.i(CS_DAC2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_3 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y101_N35
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_4 (
	.i(CS_DAC1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [4]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_4 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_4 .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N0
arriav_lcell_comb \rst_mk|Add0~125 (
// Equation(s):
// \rst_mk|Add0~125_sumout  = SUM(( \rst_mk|sch [0] ) + ( VCC ) + ( !VCC ))
// \rst_mk|Add0~126  = CARRY(( \rst_mk|sch [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~125_sumout ),
	.cout(\rst_mk|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~125 .extended_lut = "off";
defparam \rst_mk|Add0~125 .lut_mask = 64'h00000000000000FF;
defparam \rst_mk|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_12 (
	.i(MR_RESET_MK_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [12]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_12 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_12 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y101_N1
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_14 (
	.i(BOOT_MK_FTDI),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [14]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_14 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_14 .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y36_N12
arriav_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [14] & ( !\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [12] ) ) # ( !\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [14] )

	.dataa(gnd),
	.datab(!\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N33
arriav_lcell_comb \rst_mk|Add0~29 (
// Equation(s):
// \rst_mk|Add0~29_sumout  = SUM(( \rst_mk|sch [11] ) + ( GND ) + ( \rst_mk|Add0~34  ))
// \rst_mk|Add0~30  = CARRY(( \rst_mk|sch [11] ) + ( GND ) + ( \rst_mk|Add0~34  ))

	.dataa(!\rst_mk|sch [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~29_sumout ),
	.cout(\rst_mk|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~29 .extended_lut = "off";
defparam \rst_mk|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \rst_mk|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N36
arriav_lcell_comb \rst_mk|Add0~25 (
// Equation(s):
// \rst_mk|Add0~25_sumout  = SUM(( \rst_mk|sch [12] ) + ( GND ) + ( \rst_mk|Add0~30  ))
// \rst_mk|Add0~26  = CARRY(( \rst_mk|sch [12] ) + ( GND ) + ( \rst_mk|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~25_sumout ),
	.cout(\rst_mk|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~25 .extended_lut = "off";
defparam \rst_mk|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N38
dffeas \rst_mk|sch[12] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[12] .is_wysiwyg = "true";
defparam \rst_mk|sch[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N39
arriav_lcell_comb \rst_mk|Add0~21 (
// Equation(s):
// \rst_mk|Add0~21_sumout  = SUM(( \rst_mk|sch [13] ) + ( GND ) + ( \rst_mk|Add0~26  ))
// \rst_mk|Add0~22  = CARRY(( \rst_mk|sch [13] ) + ( GND ) + ( \rst_mk|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~21_sumout ),
	.cout(\rst_mk|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~21 .extended_lut = "off";
defparam \rst_mk|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N41
dffeas \rst_mk|sch[13] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[13] .is_wysiwyg = "true";
defparam \rst_mk|sch[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N42
arriav_lcell_comb \rst_mk|Add0~53 (
// Equation(s):
// \rst_mk|Add0~53_sumout  = SUM(( \rst_mk|sch [14] ) + ( GND ) + ( \rst_mk|Add0~22  ))
// \rst_mk|Add0~54  = CARRY(( \rst_mk|sch [14] ) + ( GND ) + ( \rst_mk|Add0~22  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~53_sumout ),
	.cout(\rst_mk|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~53 .extended_lut = "off";
defparam \rst_mk|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N44
dffeas \rst_mk|sch[14] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[14] .is_wysiwyg = "true";
defparam \rst_mk|sch[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N45
arriav_lcell_comb \rst_mk|Add0~17 (
// Equation(s):
// \rst_mk|Add0~17_sumout  = SUM(( \rst_mk|sch [15] ) + ( GND ) + ( \rst_mk|Add0~54  ))
// \rst_mk|Add0~18  = CARRY(( \rst_mk|sch [15] ) + ( GND ) + ( \rst_mk|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~17_sumout ),
	.cout(\rst_mk|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~17 .extended_lut = "off";
defparam \rst_mk|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N47
dffeas \rst_mk|sch[15] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[15] .is_wysiwyg = "true";
defparam \rst_mk|sch[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N48
arriav_lcell_comb \rst_mk|Add0~49 (
// Equation(s):
// \rst_mk|Add0~49_sumout  = SUM(( \rst_mk|sch [16] ) + ( GND ) + ( \rst_mk|Add0~18  ))
// \rst_mk|Add0~50  = CARRY(( \rst_mk|sch [16] ) + ( GND ) + ( \rst_mk|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~49_sumout ),
	.cout(\rst_mk|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~49 .extended_lut = "off";
defparam \rst_mk|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N50
dffeas \rst_mk|sch[16] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[16] .is_wysiwyg = "true";
defparam \rst_mk|sch[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N51
arriav_lcell_comb \rst_mk|Add0~45 (
// Equation(s):
// \rst_mk|Add0~45_sumout  = SUM(( \rst_mk|sch [17] ) + ( GND ) + ( \rst_mk|Add0~50  ))
// \rst_mk|Add0~46  = CARRY(( \rst_mk|sch [17] ) + ( GND ) + ( \rst_mk|Add0~50  ))

	.dataa(!\rst_mk|sch [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~45_sumout ),
	.cout(\rst_mk|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~45 .extended_lut = "off";
defparam \rst_mk|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \rst_mk|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N53
dffeas \rst_mk|sch[17] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[17] .is_wysiwyg = "true";
defparam \rst_mk|sch[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N54
arriav_lcell_comb \rst_mk|Add0~41 (
// Equation(s):
// \rst_mk|Add0~41_sumout  = SUM(( \rst_mk|sch [18] ) + ( GND ) + ( \rst_mk|Add0~46  ))
// \rst_mk|Add0~42  = CARRY(( \rst_mk|sch [18] ) + ( GND ) + ( \rst_mk|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~41_sumout ),
	.cout(\rst_mk|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~41 .extended_lut = "off";
defparam \rst_mk|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N56
dffeas \rst_mk|sch[18] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[18] .is_wysiwyg = "true";
defparam \rst_mk|sch[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N57
arriav_lcell_comb \rst_mk|Add0~37 (
// Equation(s):
// \rst_mk|Add0~37_sumout  = SUM(( \rst_mk|sch [19] ) + ( GND ) + ( \rst_mk|Add0~42  ))
// \rst_mk|Add0~38  = CARRY(( \rst_mk|sch [19] ) + ( GND ) + ( \rst_mk|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~37_sumout ),
	.cout(\rst_mk|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~37 .extended_lut = "off";
defparam \rst_mk|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N59
dffeas \rst_mk|sch[19] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[19] .is_wysiwyg = "true";
defparam \rst_mk|sch[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N0
arriav_lcell_comb \rst_mk|Add0~101 (
// Equation(s):
// \rst_mk|Add0~101_sumout  = SUM(( \rst_mk|sch [20] ) + ( GND ) + ( \rst_mk|Add0~38  ))
// \rst_mk|Add0~102  = CARRY(( \rst_mk|sch [20] ) + ( GND ) + ( \rst_mk|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~101_sumout ),
	.cout(\rst_mk|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~101 .extended_lut = "off";
defparam \rst_mk|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N2
dffeas \rst_mk|sch[20] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[20] .is_wysiwyg = "true";
defparam \rst_mk|sch[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N3
arriav_lcell_comb \rst_mk|Add0~97 (
// Equation(s):
// \rst_mk|Add0~97_sumout  = SUM(( \rst_mk|sch [21] ) + ( GND ) + ( \rst_mk|Add0~102  ))
// \rst_mk|Add0~98  = CARRY(( \rst_mk|sch [21] ) + ( GND ) + ( \rst_mk|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~97_sumout ),
	.cout(\rst_mk|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~97 .extended_lut = "off";
defparam \rst_mk|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N5
dffeas \rst_mk|sch[21] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[21] .is_wysiwyg = "true";
defparam \rst_mk|sch[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N6
arriav_lcell_comb \rst_mk|Add0~93 (
// Equation(s):
// \rst_mk|Add0~93_sumout  = SUM(( \rst_mk|sch [22] ) + ( GND ) + ( \rst_mk|Add0~98  ))
// \rst_mk|Add0~94  = CARRY(( \rst_mk|sch [22] ) + ( GND ) + ( \rst_mk|Add0~98  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~93_sumout ),
	.cout(\rst_mk|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~93 .extended_lut = "off";
defparam \rst_mk|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N8
dffeas \rst_mk|sch[22] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[22] .is_wysiwyg = "true";
defparam \rst_mk|sch[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N9
arriav_lcell_comb \rst_mk|Add0~89 (
// Equation(s):
// \rst_mk|Add0~89_sumout  = SUM(( \rst_mk|sch [23] ) + ( GND ) + ( \rst_mk|Add0~94  ))
// \rst_mk|Add0~90  = CARRY(( \rst_mk|sch [23] ) + ( GND ) + ( \rst_mk|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~89_sumout ),
	.cout(\rst_mk|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~89 .extended_lut = "off";
defparam \rst_mk|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N11
dffeas \rst_mk|sch[23] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[23] .is_wysiwyg = "true";
defparam \rst_mk|sch[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N12
arriav_lcell_comb \rst_mk|Add0~85 (
// Equation(s):
// \rst_mk|Add0~85_sumout  = SUM(( \rst_mk|sch [24] ) + ( GND ) + ( \rst_mk|Add0~90  ))
// \rst_mk|Add0~86  = CARRY(( \rst_mk|sch [24] ) + ( GND ) + ( \rst_mk|Add0~90  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~85_sumout ),
	.cout(\rst_mk|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~85 .extended_lut = "off";
defparam \rst_mk|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N14
dffeas \rst_mk|sch[24] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[24] .is_wysiwyg = "true";
defparam \rst_mk|sch[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N15
arriav_lcell_comb \rst_mk|Add0~57 (
// Equation(s):
// \rst_mk|Add0~57_sumout  = SUM(( \rst_mk|sch [25] ) + ( GND ) + ( \rst_mk|Add0~86  ))
// \rst_mk|Add0~58  = CARRY(( \rst_mk|sch [25] ) + ( GND ) + ( \rst_mk|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~57_sumout ),
	.cout(\rst_mk|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~57 .extended_lut = "off";
defparam \rst_mk|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N17
dffeas \rst_mk|sch[25] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[25] .is_wysiwyg = "true";
defparam \rst_mk|sch[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N18
arriav_lcell_comb \rst_mk|Add0~81 (
// Equation(s):
// \rst_mk|Add0~81_sumout  = SUM(( \rst_mk|sch [26] ) + ( GND ) + ( \rst_mk|Add0~58  ))
// \rst_mk|Add0~82  = CARRY(( \rst_mk|sch [26] ) + ( GND ) + ( \rst_mk|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~81_sumout ),
	.cout(\rst_mk|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~81 .extended_lut = "off";
defparam \rst_mk|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N20
dffeas \rst_mk|sch[26] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[26] .is_wysiwyg = "true";
defparam \rst_mk|sch[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N21
arriav_lcell_comb \rst_mk|Add0~77 (
// Equation(s):
// \rst_mk|Add0~77_sumout  = SUM(( \rst_mk|sch [27] ) + ( GND ) + ( \rst_mk|Add0~82  ))
// \rst_mk|Add0~78  = CARRY(( \rst_mk|sch [27] ) + ( GND ) + ( \rst_mk|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~77_sumout ),
	.cout(\rst_mk|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~77 .extended_lut = "off";
defparam \rst_mk|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N23
dffeas \rst_mk|sch[27] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[27] .is_wysiwyg = "true";
defparam \rst_mk|sch[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N24
arriav_lcell_comb \rst_mk|Add0~73 (
// Equation(s):
// \rst_mk|Add0~73_sumout  = SUM(( \rst_mk|sch [28] ) + ( GND ) + ( \rst_mk|Add0~78  ))
// \rst_mk|Add0~74  = CARRY(( \rst_mk|sch [28] ) + ( GND ) + ( \rst_mk|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~73_sumout ),
	.cout(\rst_mk|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~73 .extended_lut = "off";
defparam \rst_mk|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N26
dffeas \rst_mk|sch[28] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[28] .is_wysiwyg = "true";
defparam \rst_mk|sch[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N27
arriav_lcell_comb \rst_mk|Add0~69 (
// Equation(s):
// \rst_mk|Add0~69_sumout  = SUM(( \rst_mk|sch [29] ) + ( GND ) + ( \rst_mk|Add0~74  ))
// \rst_mk|Add0~70  = CARRY(( \rst_mk|sch [29] ) + ( GND ) + ( \rst_mk|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~69_sumout ),
	.cout(\rst_mk|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~69 .extended_lut = "off";
defparam \rst_mk|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N29
dffeas \rst_mk|sch[29] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[29] .is_wysiwyg = "true";
defparam \rst_mk|sch[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N30
arriav_lcell_comb \rst_mk|Add0~65 (
// Equation(s):
// \rst_mk|Add0~65_sumout  = SUM(( \rst_mk|sch [30] ) + ( GND ) + ( \rst_mk|Add0~70  ))
// \rst_mk|Add0~66  = CARRY(( \rst_mk|sch [30] ) + ( GND ) + ( \rst_mk|Add0~70  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~65_sumout ),
	.cout(\rst_mk|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~65 .extended_lut = "off";
defparam \rst_mk|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N32
dffeas \rst_mk|sch[30] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[30] .is_wysiwyg = "true";
defparam \rst_mk|sch[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N33
arriav_lcell_comb \rst_mk|Add0~61 (
// Equation(s):
// \rst_mk|Add0~61_sumout  = SUM(( \rst_mk|sch [31] ) + ( GND ) + ( \rst_mk|Add0~66  ))

	.dataa(!\rst_mk|sch [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~61 .extended_lut = "off";
defparam \rst_mk|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \rst_mk|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N35
dffeas \rst_mk|sch[31] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[31] .is_wysiwyg = "true";
defparam \rst_mk|sch[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N42
arriav_lcell_comb \rst_mk|LessThan0~3 (
// Equation(s):
// \rst_mk|LessThan0~3_combout  = ( !\rst_mk|sch [27] & ( !\rst_mk|sch [28] & ( (!\rst_mk|sch [29] & (!\rst_mk|sch [25] & (!\rst_mk|sch [31] & !\rst_mk|sch [30]))) ) ) )

	.dataa(!\rst_mk|sch [29]),
	.datab(!\rst_mk|sch [25]),
	.datac(!\rst_mk|sch [31]),
	.datad(!\rst_mk|sch [30]),
	.datae(!\rst_mk|sch [27]),
	.dataf(!\rst_mk|sch [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|LessThan0~3 .extended_lut = "off";
defparam \rst_mk|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \rst_mk|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N36
arriav_lcell_comb \rst_mk|LessThan0~4 (
// Equation(s):
// \rst_mk|LessThan0~4_combout  = ( !\rst_mk|sch [20] & ( !\rst_mk|sch [23] & ( (!\rst_mk|sch [26] & (!\rst_mk|sch [22] & (!\rst_mk|sch [21] & !\rst_mk|sch [24]))) ) ) )

	.dataa(!\rst_mk|sch [26]),
	.datab(!\rst_mk|sch [22]),
	.datac(!\rst_mk|sch [21]),
	.datad(!\rst_mk|sch [24]),
	.datae(!\rst_mk|sch [20]),
	.dataf(!\rst_mk|sch [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|LessThan0~4 .extended_lut = "off";
defparam \rst_mk|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \rst_mk|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y36_N6
arriav_lcell_comb \rst_mk|LessThan0~0 (
// Equation(s):
// \rst_mk|LessThan0~0_combout  = ( \rst_mk|sch [9] & ( \rst_mk|sch [8] ) ) # ( \rst_mk|sch [9] & ( !\rst_mk|sch [8] & ( (\rst_mk|sch [6]) # (\rst_mk|sch [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [7]),
	.datad(!\rst_mk|sch [6]),
	.datae(!\rst_mk|sch [9]),
	.dataf(!\rst_mk|sch [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|LessThan0~0 .extended_lut = "off";
defparam \rst_mk|LessThan0~0 .lut_mask = 64'h00000FFF0000FFFF;
defparam \rst_mk|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y36_N48
arriav_lcell_comb \rst_mk|LessThan0~2 (
// Equation(s):
// \rst_mk|LessThan0~2_combout  = ( \rst_mk|sch [18] & ( \rst_mk|sch [17] & ( (\rst_mk|sch [19] & (\rst_mk|sch [16] & ((\rst_mk|sch [15]) # (\rst_mk|sch [14])))) ) ) )

	.dataa(!\rst_mk|sch [14]),
	.datab(!\rst_mk|sch [19]),
	.datac(!\rst_mk|sch [15]),
	.datad(!\rst_mk|sch [16]),
	.datae(!\rst_mk|sch [18]),
	.dataf(!\rst_mk|sch [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|LessThan0~2 .extended_lut = "off";
defparam \rst_mk|LessThan0~2 .lut_mask = 64'h0000000000000013;
defparam \rst_mk|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N54
arriav_lcell_comb \rst_mk|sch[15]~0 (
// Equation(s):
// \rst_mk|sch[15]~0_combout  = ( \rst_mk|LessThan0~1_combout  & ( \rst_mk|LessThan0~2_combout  & ( ((\rst_mk|LessThan0~3_combout  & (\rst_mk|LessThan0~4_combout  & !\rst_mk|LessThan0~0_combout ))) # (\comb~0_combout ) ) ) ) # ( !\rst_mk|LessThan0~1_combout  
// & ( \rst_mk|LessThan0~2_combout  & ( \comb~0_combout  ) ) ) # ( \rst_mk|LessThan0~1_combout  & ( !\rst_mk|LessThan0~2_combout  & ( ((\rst_mk|LessThan0~3_combout  & \rst_mk|LessThan0~4_combout )) # (\comb~0_combout ) ) ) ) # ( !\rst_mk|LessThan0~1_combout  
// & ( !\rst_mk|LessThan0~2_combout  & ( ((\rst_mk|LessThan0~3_combout  & \rst_mk|LessThan0~4_combout )) # (\comb~0_combout ) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\rst_mk|LessThan0~3_combout ),
	.datac(!\rst_mk|LessThan0~4_combout ),
	.datad(!\rst_mk|LessThan0~0_combout ),
	.datae(!\rst_mk|LessThan0~1_combout ),
	.dataf(!\rst_mk|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|sch[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|sch[15]~0 .extended_lut = "off";
defparam \rst_mk|sch[15]~0 .lut_mask = 64'h5757575755555755;
defparam \rst_mk|sch[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N2
dffeas \rst_mk|sch[0] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[0] .is_wysiwyg = "true";
defparam \rst_mk|sch[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N3
arriav_lcell_comb \rst_mk|Add0~121 (
// Equation(s):
// \rst_mk|Add0~121_sumout  = SUM(( \rst_mk|sch [1] ) + ( GND ) + ( \rst_mk|Add0~126  ))
// \rst_mk|Add0~122  = CARRY(( \rst_mk|sch [1] ) + ( GND ) + ( \rst_mk|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~121_sumout ),
	.cout(\rst_mk|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~121 .extended_lut = "off";
defparam \rst_mk|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N5
dffeas \rst_mk|sch[1] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[1] .is_wysiwyg = "true";
defparam \rst_mk|sch[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N6
arriav_lcell_comb \rst_mk|Add0~117 (
// Equation(s):
// \rst_mk|Add0~117_sumout  = SUM(( \rst_mk|sch [2] ) + ( GND ) + ( \rst_mk|Add0~122  ))
// \rst_mk|Add0~118  = CARRY(( \rst_mk|sch [2] ) + ( GND ) + ( \rst_mk|Add0~122  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~117_sumout ),
	.cout(\rst_mk|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~117 .extended_lut = "off";
defparam \rst_mk|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N8
dffeas \rst_mk|sch[2] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[2] .is_wysiwyg = "true";
defparam \rst_mk|sch[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N9
arriav_lcell_comb \rst_mk|Add0~113 (
// Equation(s):
// \rst_mk|Add0~113_sumout  = SUM(( \rst_mk|sch [3] ) + ( GND ) + ( \rst_mk|Add0~118  ))
// \rst_mk|Add0~114  = CARRY(( \rst_mk|sch [3] ) + ( GND ) + ( \rst_mk|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~113_sumout ),
	.cout(\rst_mk|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~113 .extended_lut = "off";
defparam \rst_mk|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N11
dffeas \rst_mk|sch[3] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[3] .is_wysiwyg = "true";
defparam \rst_mk|sch[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N12
arriav_lcell_comb \rst_mk|Add0~109 (
// Equation(s):
// \rst_mk|Add0~109_sumout  = SUM(( \rst_mk|sch [4] ) + ( GND ) + ( \rst_mk|Add0~114  ))
// \rst_mk|Add0~110  = CARRY(( \rst_mk|sch [4] ) + ( GND ) + ( \rst_mk|Add0~114  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~109_sumout ),
	.cout(\rst_mk|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~109 .extended_lut = "off";
defparam \rst_mk|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N14
dffeas \rst_mk|sch[4] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[4] .is_wysiwyg = "true";
defparam \rst_mk|sch[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N15
arriav_lcell_comb \rst_mk|Add0~105 (
// Equation(s):
// \rst_mk|Add0~105_sumout  = SUM(( \rst_mk|sch [5] ) + ( GND ) + ( \rst_mk|Add0~110  ))
// \rst_mk|Add0~106  = CARRY(( \rst_mk|sch [5] ) + ( GND ) + ( \rst_mk|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~105_sumout ),
	.cout(\rst_mk|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~105 .extended_lut = "off";
defparam \rst_mk|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N17
dffeas \rst_mk|sch[5] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[5] .is_wysiwyg = "true";
defparam \rst_mk|sch[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N18
arriav_lcell_comb \rst_mk|Add0~9 (
// Equation(s):
// \rst_mk|Add0~9_sumout  = SUM(( \rst_mk|sch [6] ) + ( GND ) + ( \rst_mk|Add0~106  ))
// \rst_mk|Add0~10  = CARRY(( \rst_mk|sch [6] ) + ( GND ) + ( \rst_mk|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~9_sumout ),
	.cout(\rst_mk|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~9 .extended_lut = "off";
defparam \rst_mk|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N20
dffeas \rst_mk|sch[6] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[6] .is_wysiwyg = "true";
defparam \rst_mk|sch[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N21
arriav_lcell_comb \rst_mk|Add0~13 (
// Equation(s):
// \rst_mk|Add0~13_sumout  = SUM(( \rst_mk|sch [7] ) + ( GND ) + ( \rst_mk|Add0~10  ))
// \rst_mk|Add0~14  = CARRY(( \rst_mk|sch [7] ) + ( GND ) + ( \rst_mk|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~13_sumout ),
	.cout(\rst_mk|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~13 .extended_lut = "off";
defparam \rst_mk|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N23
dffeas \rst_mk|sch[7] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[7] .is_wysiwyg = "true";
defparam \rst_mk|sch[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N24
arriav_lcell_comb \rst_mk|Add0~5 (
// Equation(s):
// \rst_mk|Add0~5_sumout  = SUM(( \rst_mk|sch [8] ) + ( GND ) + ( \rst_mk|Add0~14  ))
// \rst_mk|Add0~6  = CARRY(( \rst_mk|sch [8] ) + ( GND ) + ( \rst_mk|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_mk|sch [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~5_sumout ),
	.cout(\rst_mk|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~5 .extended_lut = "off";
defparam \rst_mk|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rst_mk|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N26
dffeas \rst_mk|sch[8] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[8] .is_wysiwyg = "true";
defparam \rst_mk|sch[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N27
arriav_lcell_comb \rst_mk|Add0~1 (
// Equation(s):
// \rst_mk|Add0~1_sumout  = SUM(( \rst_mk|sch [9] ) + ( GND ) + ( \rst_mk|Add0~6  ))
// \rst_mk|Add0~2  = CARRY(( \rst_mk|sch [9] ) + ( GND ) + ( \rst_mk|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst_mk|sch [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~1_sumout ),
	.cout(\rst_mk|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~1 .extended_lut = "off";
defparam \rst_mk|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \rst_mk|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N29
dffeas \rst_mk|sch[9] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[9] .is_wysiwyg = "true";
defparam \rst_mk|sch[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y36_N30
arriav_lcell_comb \rst_mk|Add0~33 (
// Equation(s):
// \rst_mk|Add0~33_sumout  = SUM(( \rst_mk|sch [10] ) + ( GND ) + ( \rst_mk|Add0~2  ))
// \rst_mk|Add0~34  = CARRY(( \rst_mk|sch [10] ) + ( GND ) + ( \rst_mk|Add0~2  ))

	.dataa(gnd),
	.datab(!\rst_mk|sch [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rst_mk|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rst_mk|Add0~33_sumout ),
	.cout(\rst_mk|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rst_mk|Add0~33 .extended_lut = "off";
defparam \rst_mk|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \rst_mk|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y36_N32
dffeas \rst_mk|sch[10] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[10] .is_wysiwyg = "true";
defparam \rst_mk|sch[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N35
dffeas \rst_mk|sch[11] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~0_combout ),
	.sload(gnd),
	.ena(\rst_mk|sch[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|sch [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|sch[11] .is_wysiwyg = "true";
defparam \rst_mk|sch[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y36_N0
arriav_lcell_comb \rst_mk|LessThan0~1 (
// Equation(s):
// \rst_mk|LessThan0~1_combout  = ( !\rst_mk|sch [10] & ( !\rst_mk|sch [13] & ( (!\rst_mk|sch [11] & (!\rst_mk|sch [15] & !\rst_mk|sch [12])) ) ) )

	.dataa(!\rst_mk|sch [11]),
	.datab(gnd),
	.datac(!\rst_mk|sch [15]),
	.datad(!\rst_mk|sch [12]),
	.datae(!\rst_mk|sch [10]),
	.dataf(!\rst_mk|sch [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|LessThan0~1 .extended_lut = "off";
defparam \rst_mk|LessThan0~1 .lut_mask = 64'hA000000000000000;
defparam \rst_mk|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y35_N48
arriav_lcell_comb \rst_mk|rst_reg~0 (
// Equation(s):
// \rst_mk|rst_reg~0_combout  = ( \rst_mk|LessThan0~4_combout  & ( \rst_mk|LessThan0~2_combout  & ( (\rst_mk|LessThan0~1_combout  & (\rst_mk|LessThan0~3_combout  & (!\comb~0_combout  & !\rst_mk|LessThan0~0_combout ))) ) ) ) # ( \rst_mk|LessThan0~4_combout  & 
// ( !\rst_mk|LessThan0~2_combout  & ( (\rst_mk|LessThan0~3_combout  & !\comb~0_combout ) ) ) )

	.dataa(!\rst_mk|LessThan0~1_combout ),
	.datab(!\rst_mk|LessThan0~3_combout ),
	.datac(!\comb~0_combout ),
	.datad(!\rst_mk|LessThan0~0_combout ),
	.datae(!\rst_mk|LessThan0~4_combout ),
	.dataf(!\rst_mk|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_mk|rst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_mk|rst_reg~0 .extended_lut = "off";
defparam \rst_mk|rst_reg~0 .lut_mask = 64'h0000303000001000;
defparam \rst_mk|rst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y35_N49
dffeas \rst_mk|rst_reg (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst_mk|rst_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_mk|rst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_mk|rst_reg .is_wysiwyg = "true";
defparam \rst_mk|rst_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y101_N18
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_13 (
	.i(RESET_MK_FTDI),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [13]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_13 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_13 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_11 (
	.i(BOOT_MK_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [11]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_11 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_11 .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X4_Y99_N36
arriav_lcell_comb xBOOT0(
// Equation(s):
// \xBOOT0~combout  = ( \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [13] & ( \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [11] ) ) # ( !\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [13] & ( 
// \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [11] ) ) # ( !\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [13] & ( !\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [13]),
	.dataf(!\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xBOOT0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam xBOOT0.extended_lut = "off";
defparam xBOOT0.lut_mask = 64'hFFFF0000FFFFFFFF;
defparam xBOOT0.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X113_Y101_N35
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_17 (
	.i(UART1_TX),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [17]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_17 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_17 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y101_N18
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_16 (
	.i(TX_FTDI_1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [16]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_16 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_16 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y101_N18
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_15 (
	.i(TX_FTDI_2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [15]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_15 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_15 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y101_N52
arriav_io_ibuf \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_2 (
	.i(TX1_RS422),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_2 .bus_hold = "false";
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y99_N24
arriav_lcell_comb xUART6_RX(
// Equation(s):
// \xUART6_RX~combout  = ( \bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [2] & ( \bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xUART6_RX~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam xUART6_RX.extended_lut = "off";
defparam xUART6_RX.lut_mask = 64'h000000000F0F0F0F;
defparam xUART6_RX.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N6
arriav_lcell_comb \rst1|a[31]~feeder (
// Equation(s):
// \rst1|a[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[31]~feeder .extended_lut = "off";
defparam \rst1|a[31]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst1|a[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N8
dffeas \rst1|a[31] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [31]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[31] .is_wysiwyg = "true";
defparam \rst1|a[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N57
arriav_lcell_comb \rst1|a[30]~feeder (
// Equation(s):
// \rst1|a[30]~feeder_combout  = ( \rst1|a [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[30]~feeder .extended_lut = "off";
defparam \rst1|a[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N58
dffeas \rst1|a[30] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [30]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[30] .is_wysiwyg = "true";
defparam \rst1|a[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N54
arriav_lcell_comb \rst1|a[29]~feeder (
// Equation(s):
// \rst1|a[29]~feeder_combout  = ( \rst1|a [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[29]~feeder .extended_lut = "off";
defparam \rst1|a[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N56
dffeas \rst1|a[29] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [29]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[29] .is_wysiwyg = "true";
defparam \rst1|a[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N28
dffeas \rst1|a[28] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [28]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[28] .is_wysiwyg = "true";
defparam \rst1|a[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N24
arriav_lcell_comb \rst1|a[27]~0 (
// Equation(s):
// \rst1|a[27]~0_combout  = ( !\rst1|a [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[27]~0 .extended_lut = "off";
defparam \rst1|a[27]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst1|a[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N25
dffeas \rst1|a[27] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[27]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[27] .is_wysiwyg = "true";
defparam \rst1|a[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N21
arriav_lcell_comb \rst1|a[26]~feeder (
// Equation(s):
// \rst1|a[26]~feeder_combout  = ( \rst1|a [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[26]~feeder .extended_lut = "off";
defparam \rst1|a[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N22
dffeas \rst1|a[26] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[26] .is_wysiwyg = "true";
defparam \rst1|a[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N18
arriav_lcell_comb \rst1|a[25]~feeder (
// Equation(s):
// \rst1|a[25]~feeder_combout  = ( \rst1|a [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[25]~feeder .extended_lut = "off";
defparam \rst1|a[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N20
dffeas \rst1|a[25] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[25] .is_wysiwyg = "true";
defparam \rst1|a[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N33
arriav_lcell_comb \rst1|a[24]~feeder (
// Equation(s):
// \rst1|a[24]~feeder_combout  = ( \rst1|a [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[24]~feeder .extended_lut = "off";
defparam \rst1|a[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N35
dffeas \rst1|a[24] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[24] .is_wysiwyg = "true";
defparam \rst1|a[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N48
arriav_lcell_comb \rst1|a[23]~feeder (
// Equation(s):
// \rst1|a[23]~feeder_combout  = ( \rst1|a [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[23]~feeder .extended_lut = "off";
defparam \rst1|a[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N50
dffeas \rst1|a[23] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[23] .is_wysiwyg = "true";
defparam \rst1|a[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N51
arriav_lcell_comb \rst1|a[22]~feeder (
// Equation(s):
// \rst1|a[22]~feeder_combout  = ( \rst1|a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[22]~feeder .extended_lut = "off";
defparam \rst1|a[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N52
dffeas \rst1|a[22] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[22] .is_wysiwyg = "true";
defparam \rst1|a[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N32
dffeas \rst1|a[21] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[21] .is_wysiwyg = "true";
defparam \rst1|a[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N38
dffeas \rst1|a[20] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[20] .is_wysiwyg = "true";
defparam \rst1|a[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N41
dffeas \rst1|a[19] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[19] .is_wysiwyg = "true";
defparam \rst1|a[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N9
arriav_lcell_comb \rst1|a[18]~feeder (
// Equation(s):
// \rst1|a[18]~feeder_combout  = ( \rst1|a [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[18]~feeder .extended_lut = "off";
defparam \rst1|a[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N11
dffeas \rst1|a[18] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[18] .is_wysiwyg = "true";
defparam \rst1|a[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N14
dffeas \rst1|a[17] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[17] .is_wysiwyg = "true";
defparam \rst1|a[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N15
arriav_lcell_comb \rst1|a[16]~feeder (
// Equation(s):
// \rst1|a[16]~feeder_combout  = \rst1|a [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst1|a [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[16]~feeder .extended_lut = "off";
defparam \rst1|a[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rst1|a[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N17
dffeas \rst1|a[16] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[16] .is_wysiwyg = "true";
defparam \rst1|a[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N42
arriav_lcell_comb \rst1|a[15]~feeder (
// Equation(s):
// \rst1|a[15]~feeder_combout  = ( \rst1|a [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[15]~feeder .extended_lut = "off";
defparam \rst1|a[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N44
dffeas \rst1|a[15] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[15] .is_wysiwyg = "true";
defparam \rst1|a[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y28_N45
arriav_lcell_comb \rst1|a[14]~feeder (
// Equation(s):
// \rst1|a[14]~feeder_combout  = \rst1|a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst1|a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[14]~feeder .extended_lut = "off";
defparam \rst1|a[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \rst1|a[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y28_N47
dffeas \rst1|a[14] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[14] .is_wysiwyg = "true";
defparam \rst1|a[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N2
dffeas \rst1|a[13] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[13] .is_wysiwyg = "true";
defparam \rst1|a[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y28_N4
dffeas \rst1|a[12] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[12] .is_wysiwyg = "true";
defparam \rst1|a[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N15
arriav_lcell_comb \rst1|a[11]~feeder (
// Equation(s):
// \rst1|a[11]~feeder_combout  = ( \rst1|a [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[11]~feeder .extended_lut = "off";
defparam \rst1|a[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N16
dffeas \rst1|a[11] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[11] .is_wysiwyg = "true";
defparam \rst1|a[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N12
arriav_lcell_comb \rst1|a[10]~feeder (
// Equation(s):
// \rst1|a[10]~feeder_combout  = ( \rst1|a [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[10]~feeder .extended_lut = "off";
defparam \rst1|a[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N14
dffeas \rst1|a[10] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[10] .is_wysiwyg = "true";
defparam \rst1|a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y28_N11
dffeas \rst1|a[9] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[9] .is_wysiwyg = "true";
defparam \rst1|a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y28_N8
dffeas \rst1|a[8] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[8] .is_wysiwyg = "true";
defparam \rst1|a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N36
arriav_lcell_comb \rst1|a[7]~feeder (
// Equation(s):
// \rst1|a[7]~feeder_combout  = ( \rst1|a [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[7]~feeder .extended_lut = "off";
defparam \rst1|a[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N38
dffeas \rst1|a[7] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[7] .is_wysiwyg = "true";
defparam \rst1|a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y28_N58
dffeas \rst1|a[6] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[6] .is_wysiwyg = "true";
defparam \rst1|a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N24
arriav_lcell_comb \rst1|a[5]~feeder (
// Equation(s):
// \rst1|a[5]~feeder_combout  = ( \rst1|a [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[5]~feeder .extended_lut = "off";
defparam \rst1|a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N25
dffeas \rst1|a[5] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[5] .is_wysiwyg = "true";
defparam \rst1|a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N27
arriav_lcell_comb \rst1|a[4]~feeder (
// Equation(s):
// \rst1|a[4]~feeder_combout  = ( \rst1|a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[4]~feeder .extended_lut = "off";
defparam \rst1|a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N28
dffeas \rst1|a[4] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[4] .is_wysiwyg = "true";
defparam \rst1|a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N54
arriav_lcell_comb \rst1|a[3]~feeder (
// Equation(s):
// \rst1|a[3]~feeder_combout  = ( \rst1|a [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst1|a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[3]~feeder .extended_lut = "off";
defparam \rst1|a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst1|a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N56
dffeas \rst1|a[3] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[3] .is_wysiwyg = "true";
defparam \rst1|a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y28_N41
dffeas \rst1|a[2] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[2] .is_wysiwyg = "true";
defparam \rst1|a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N30
arriav_lcell_comb \rst1|a[1]~feeder (
// Equation(s):
// \rst1|a[1]~feeder_combout  = \rst1|a [2]

	.dataa(gnd),
	.datab(!\rst1|a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst1|a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst1|a[1]~feeder .extended_lut = "off";
defparam \rst1|a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \rst1|a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N32
dffeas \rst1|a[1] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\rst1|a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[1] .is_wysiwyg = "true";
defparam \rst1|a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y28_N35
dffeas \rst1|a[0] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(gnd),
	.asdata(\rst1|a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst1|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst1|a[0] .is_wysiwyg = "true";
defparam \rst1|a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y28_N51
arriav_lcell_comb \spi_att1|data_out[0]~0 (
// Equation(s):
// \spi_att1|data_out[0]~0_combout  = ( \spi_att1|data_out [0] & ( \rst1|a [0] ) ) # ( !\spi_att1|data_out [0] & ( \rst1|a [0] ) ) # ( \spi_att1|data_out [0] & ( !\rst1|a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spi_att1|data_out [0]),
	.dataf(!\rst1|a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spi_att1|data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spi_att1|data_out[0]~0 .extended_lut = "off";
defparam \spi_att1|data_out[0]~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \spi_att1|data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y28_N52
dffeas \spi_att1|data_out[0] (
	.clk(\u0|altclkctrl_0|mypll_altclkctrl_0_sub_component|wire_sd1_outclk ),
	.d(\spi_att1|data_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi_att1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi_att1|data_out[0] .is_wysiwyg = "true";
defparam \spi_att1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X103_Y101_N1
arriav_io_ibuf \bufi1_inst|bufi1_iobuf_in_1qh_component|ibufa_0 (
	.i(SPI4_MISO_MK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi1_inst|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi1_inst|bufi1_iobuf_in_1qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi1_inst|bufi1_iobuf_in_1qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X123_Y12_N15
arriav_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X124_Y0_N1
arriav_io_ibuf \REF3~input (
	.i(REF3),
	.ibar(\REF3(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\REF3~input_o ));
// synopsys translate_off
defparam \REF3~input .bus_hold = "false";
defparam \REF3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X132_Y20_N0
arriav_pll_refclk_select \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,\REF3~input_o ,gnd,gnd}),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_2";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X132_Y14_N0
arriav_fractional_pll \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll1_inst1|pll1_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\rst1|a [0]),
	.pfden(gnd),
	.refclkin(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll1_inst1|pll1_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "375.0 mhz";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 8;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 7;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "100.0 mhz";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X132_Y18_N0
arriav_pll_reconfig \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X132_Y13_N1
arriav_pll_output_counter \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.nen1(gnd),
	.shift0(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shift1(gnd),
	.shiftdone0i(gnd),
	.shiftdone1i(gnd),
	.shiften(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.tclk1(gnd),
	.up0(\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.up1(gnd),
	.vco0ph({\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.vco1ph(8'b00000000),
	.cascadeout(),
	.divclk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o(),
	.shiftdone1o());
// synopsys translate_off
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio1_cnt_bypass_en = "false";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio1_cnt_hi_div = 2;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio1_cnt_lo_div = 1;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio1_cnt_odd_div_even_duty_en = "true";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "125.0 mhz";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll1_inst1|pll1_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G10
arriav_clkena \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N30
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1] ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0] ) + ( !VCC ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1] ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N32
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N36
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N39
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N40
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[4] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[4] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N42
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N44
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[5] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[5] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N45
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~18  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N47
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[6] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[6] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N48
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [7] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N50
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[7] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[7] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N12
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5] & ( 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4] & (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6] & 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [7])) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [4]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [6]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0 .lut_mask = 64'h0000000001010101;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N3
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2] & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0] ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2] & ( 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]) # ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3] & 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1] & \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout ))) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout ),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0 .lut_mask = 64'hFF04FF04FF00FF00;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N5
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N33
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N35
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[2] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[2] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y26_N38
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[3] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[3] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N0
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout  & ( 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3] & (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1] & 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2] & \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]))) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [3]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [2]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|count [0]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1 .lut_mask = 64'h0000000000400040;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N14
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y26_N32
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y26_N34
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N36
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q  & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3] $ (((!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]) # 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]))) ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q  & ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3] ) )

	.dataa(gnd),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N38
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N30
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q  & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] $ (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]) ) ) # ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q  & ( (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] & 
// ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]))) # (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] & 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3] & !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1])) ) )

	.dataa(gnd),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2 .lut_mask = 64'h30CC30CC33CC33CC;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N31
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N33
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE_q  & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] $ (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2]) ) ) # ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE_q  & ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N35
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N39
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3] & ( 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]) # ((!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2] & 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1])) ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3] & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [2]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3 .lut_mask = 64'hFF00FF00FF88FF88;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N41
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N45
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0_combout  = ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q  & ( 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0] & (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1] & 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3])) ) )

	.dataa(gnd),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [0]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [1]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count [3]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0 .lut_mask = 64'h0030003000000000;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N55
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N27
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N28
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y26_N29
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r[1] .power_up = "low";
// synopsys translate_on

// Location: CHANNELPLL_X132_Y17_N33
arriav_channel_pll \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clkindeser(gnd),
	.crurstb(vcc),
	.earlyeios(gnd),
	.extclk(gnd),
	.lpbkpreen(gnd),
	.ltd(vcc),
	.ltr(vcc),
	.occalen(gnd),
	.pciel(gnd),
	.ppmlock(gnd),
	.refclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.mux_refclk_out ),
	.rstn(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset~q ),
	.rxp(gnd),
	.sd(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.pciesw({gnd,gnd}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_blockselect [5]),
	.ck0pd(),
	.ck180pd(),
	.ck270pd(),
	.ck90pd(),
	.clk270bdes(),
	.clk90bdes(),
	.clkcdr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk [0]),
	.clklow(),
	.deven(),
	.dodd(),
	.fref(),
	.pfdmodelock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|locked [0]),
	.rxlpbdp(),
	.rxlpbp(),
	.rxplllock(),
	.txpllhclk(),
	.txrlpbk(),
	.vctrloverrange(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll_AVMMREADDATA_bus ),
	.pdof());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bbpd_salatch_offset_ctrl_clk0 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bbpd_salatch_offset_ctrl_clk180 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bbpd_salatch_offset_ctrl_clk270 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bbpd_salatch_offset_ctrl_clk90 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bbpd_salatch_sel = "normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .bypass_cp_rgla = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .cdr_atb_select = "atb_disable";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .cgb_clk_enable = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .charge_pump_current_test = "enable_ch_pump_normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .clklow_fref_to_ppm_div_sel = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .clock_monitor = "lpbk_data";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .cvp_en_iocsr = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .diag_rev_lpbk = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .enable_gpon_detection = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .enabled_for_reconfig = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .fast_lock_mode = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .fb_sel = "vcoclk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .hs_levshift_power_supply_setting = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .ignore_phslock = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .l_counter_pd_clock_disable = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .m_counter = 25;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .output_clock_frequency = "1562.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .pcie_freq_control = "pcie_100mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .pd_charge_pump_current_ctrl = 5;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .pd_l_counter = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .pfd_charge_pump_current_ctrl = 30;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .pfd_l_counter = 2;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .powerdown = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .ref_clk_div = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .reference_clock_frequency = "62.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .regulator_volt_inc = "0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .replica_bias_ctrl = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .reverse_serial_lpbk = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .ripple_cap_ctrl = "none";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .rxpll_pd_bw_ctrl = 300;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .rxpll_pfd_bw_ctrl = 4800;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .txpll_hclk_driver_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .vco_overange_ref = "ref_2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll .vco_range_ctrl_en = "true";
// synopsys translate_on

// Location: HSSIPMACDRREFCLKSELECTMUX_X132_Y17_N38
arriav_hssi_pma_cdr_refclk_select_mux \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.calclk(gnd),
	.ffplloutbot(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.ffpllouttop(gnd),
	.pldclk(gnd),
	.refiqclk0(gnd),
	.refiqclk1(gnd),
	.refiqclk10(gnd),
	.refiqclk2(gnd),
	.refiqclk3(gnd),
	.refiqclk4(gnd),
	.refiqclk5(gnd),
	.refiqclk6(gnd),
	.refiqclk7(gnd),
	.refiqclk8(gnd),
	.refiqclk9(gnd),
	.rxiqclk0(gnd),
	.rxiqclk1(gnd),
	.rxiqclk10(gnd),
	.rxiqclk2(gnd),
	.rxiqclk3(gnd),
	.rxiqclk4(gnd),
	.rxiqclk5(gnd),
	.rxiqclk6(gnd),
	.rxiqclk7(gnd),
	.rxiqclk8(gnd),
	.rxiqclk9(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_blockselect [6]),
	.clkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.mux_refclk_out ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux_AVMMREADDATA_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk0_logical_to_physical_mapping = "ffpllout_bot";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk10_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk11_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk12_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk13_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk14_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk15_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk16_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk17_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk18_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk19_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk1_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk20_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk21_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk22_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk23_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk24_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk25_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk2_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk3_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk4_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk5_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk6_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk7_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk8_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .inclk9_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .mux_type = "cdr_refclk_select_mux";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .refclk_select = "ffpllout_bot";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .reference_clock_frequency = "62.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux .user_base_address = 0;
// synopsys translate_on

// Location: HSSIPMATXCGB_X132_Y19_N33
arriav_hssi_pma_tx_cgb \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clkbcdr1b(gnd),
	.clkbcdr1t(gnd),
	.clkbcdrloc(gnd),
	.clkbdnseg(gnd),
	.clkbffpll(gnd),
	.clkbupseg(gnd),
	.clkcdr1b(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk [0]),
	.clkcdr1t(gnd),
	.clkcdrloc(gnd),
	.clkdnseg(gnd),
	.clkffpll(gnd),
	.clkupseg(gnd),
	.cpulsex6dn(gnd),
	.cpulsex6up(gnd),
	.cpulsexndn(gnd),
	.cpulsexnup(gnd),
	.fref(gnd),
	.hfclknx6dn(gnd),
	.hfclknx6up(gnd),
	.hfclknxndn(gnd),
	.hfclknxnup(gnd),
	.hfclkpx6dn(gnd),
	.hfclkpx6up(gnd),
	.hfclkpxndn(gnd),
	.hfclkpxnup(gnd),
	.lfclknx6dn(gnd),
	.lfclknx6up(gnd),
	.lfclknxndn(gnd),
	.lfclknxnup(gnd),
	.lfclkpx6dn(gnd),
	.lfclkpx6up(gnd),
	.lfclkpxndn(gnd),
	.lfclkpxnup(gnd),
	.pciesw(gnd),
	.pclkx6dn(gnd),
	.pclkx6up(gnd),
	.pclkxndn(gnd),
	.pclkxnup(gnd),
	.pcsrstn(vcc),
	.rstn(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset~q ),
	.rxclk(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_cgb ),
	.cpulse(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb ),
	.cpulseout(),
	.hfclkn(),
	.hfclknout(),
	.hfclkp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb ),
	.hfclkpout(),
	.lfclkn(),
	.lfclknout(),
	.lfclkp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb ),
	.lfclkpout(),
	.pcieswdone(),
	.pciesyncp(),
	.pclkout(),
	.rxiqclk(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_AVMMREADDATA_bus ),
	.pclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb_PCLK_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .auto_negotiation = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .cgb_iqclk_sel = "tristate";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .cgb_sync = "normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .clk_mute = "disable_clockmute";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .data_rate = "3125.0 mbps";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .fref_vco_bypass = "normal_operation";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .mode = 10;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .pcie_rst = "normal_reset";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .reserved_transmit_channel = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .reset_scheme = "counter_reset_disable";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .tx_mux_power_down = "normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock0_logical_to_physical_mapping = "ch1_txpll_b";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock1_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock2_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock3_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock4_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock5_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock6_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock7_logical_to_physical_mapping = "x1_clk_unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_clock_source_sel = "ch1_txpll_b";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .x1_div_m_sel = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb .xn_clock_source_sel = "cgb_x1_m_div";
// synopsys translate_on

// Location: HSSIPMAAUX_X132_Y11_N92
arriav_hssi_pma_aux \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux (
	.calclk(gnd),
	.calpdb(vcc),
	.testcntl(gnd),
	.refiqclk(6'b000000),
	.atb0out(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT ),
	.atb1out(),
	.nonusertoio(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.nonuserfrompmaux ),
	.zrxtx50());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .cal_clk_sel = "pm_aux_iqclk_cal_clk_sel_cal_clk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .cal_result_status = "pm_aux_result_status_tx";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .continuous_calibration = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .pm_aux_cal_clk_test_sel = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .rx_cal_override_value = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .rx_cal_override_value_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .rx_imp = "cal_imp_46_ohm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .test_counter_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .tx_cal_override_value = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .tx_cal_override_value_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .tx_imp = "cal_imp_48_ohm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux .user_base_address = 0;
// synopsys translate_on

// Location: FF_X121_Y26_N47
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N0
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0] ) + ( VCC ) + ( 
// !VCC ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0] ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X132_Y22_N39
arriav_io_ibuf \RX_GTP~input (
	.i(RX_GTP),
	.ibar(\RX_GTP(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\RX_GTP~input_o ));
// synopsys translate_off
defparam \RX_GTP~input .bus_hold = "false";
defparam \RX_GTP~input .simulate_z_as = "z";
// synopsys translate_on

// Location: HSSIPMARXBUF_X132_Y22_N35
arriav_hssi_pma_rx_buf \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.ck0sigdet(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_clkdivrxrx ),
	.datain(\RX_GTP~input_o ),
	.hardoccalen(gnd),
	.lpbkp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|seriallpbkout ),
	.nonuserfrompmaux(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.nonuserfrompmaux ),
	.rstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ),
	.slpbk(vcc),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_buf [0]),
	.dataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dataout_to_cdr ),
	.rdlpbkp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rdlpbkp [0]),
	.sd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|sd [0]),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf_AVMMREADDATA_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .cdrclk_to_cgb = "cdrclk_2cgb_dis";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .ct_equalizer_setting = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .diagnostic_loopback = "diag_lpbk_off";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .pdb_sd = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .reverse_loopback = "reverse_lpbk_rx";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .rx_acgain_a = "aref_volt_0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .rx_acgain_v = "vref_volt_1p0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .rx_dc_gain = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .rx_sel_half_bw = "half_bw";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .sd_off = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .sd_on = 16;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .sd_threshold = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .term_sel = "100 ohms";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .vcm_current_add = "vcm_current_1";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf .vcm_sel = "vtt_0p80v";
// synopsys translate_on

// Location: CHANNELPLL_X132_Y21_N33
arriav_channel_pll \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clkindeser(gnd),
	.crurstb(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset~q ),
	.earlyeios(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaearlyeios ),
	.extclk(gnd),
	.lpbkpreen(gnd),
	.ltd(vcc),
	.ltr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaltr ),
	.occalen(gnd),
	.pciel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_pciel ),
	.ppmlock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|freqlock ),
	.refclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr ),
	.rstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ),
	.rxp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dataout_to_cdr ),
	.sd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|sd [0]),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.pciesw({gnd,gnd}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_cdr [0]),
	.ck0pd(),
	.ck180pd(),
	.ck270pd(),
	.ck90pd(),
	.clk270bdes(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk_270 ),
	.clk90bdes(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ),
	.clkcdr(),
	.clklow(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clklow [0]),
	.deven(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_deven ),
	.dodd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dodd ),
	.fref(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|fref [0]),
	.pfdmodelock(),
	.rxlpbdp(),
	.rxlpbp(),
	.rxplllock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_is_lockedtodata [0]),
	.txpllhclk(),
	.txrlpbk(),
	.vctrloverrange(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr_AVMMREADDATA_bus ),
	.pdof());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bbpd_salatch_offset_ctrl_clk0 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bbpd_salatch_offset_ctrl_clk180 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bbpd_salatch_offset_ctrl_clk270 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bbpd_salatch_offset_ctrl_clk90 = "offset_0mv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bbpd_salatch_sel = "normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .bypass_cp_rgla = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .cdr_atb_select = "atb_disable";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .cgb_clk_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .charge_pump_current_test = "enable_ch_pump_normal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .clklow_fref_to_ppm_div_sel = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .clock_monitor = "lpbk_data";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .cvp_en_iocsr = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .diag_rev_lpbk = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .enable_gpon_detection = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .enabled_for_reconfig = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .fast_lock_mode = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .fb_sel = "vcoclk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .hs_levshift_power_supply_setting = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .ignore_phslock = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .l_counter_pd_clock_disable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .m_counter = 25;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .output_clock_frequency = "1562.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .pcie_freq_control = "pcie_100mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .pd_charge_pump_current_ctrl = 5;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .pd_l_counter = 2;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .pfd_charge_pump_current_ctrl = 30;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .pfd_l_counter = 2;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .powerdown = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .ref_clk_div = 1;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .reference_clock_frequency = "62.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .regulator_volt_inc = "0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .replica_bias_ctrl = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .reverse_serial_lpbk = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .ripple_cap_ctrl = "none";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .rxpll_pd_bw_ctrl = 300;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .rxpll_pfd_bw_ctrl = 4800;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .txpll_hclk_driver_enable = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .vco_overange_ref = "ref_2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr .vco_range_ctrl_en = "true";
// synopsys translate_on

// Location: HSSIPMARXDESER_X132_Y22_N34
arriav_hssi_pma_rx_deser \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.bslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxclkslip ),
	.clk270b(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk_270 ),
	.clk90b(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_cdr_to_deser_clk ),
	.deven(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_deven ),
	.dodd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_dodd ),
	.pciesw(gnd),
	.rstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_ser [0]),
	.clkdivrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clkdivrx [0]),
	.clkdivrxrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_clkdivrxrx ),
	.pciel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_pciel ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_AVMMREADDATA_bus ),
	.dout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser_DOUT_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .auto_negotiation = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .clk_forward_only_mode = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .enable_bit_slip = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .mode = 10;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .pma_direct = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .sdclk_enable = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser .vco_bypass = "vco_bypass_normal";
// synopsys translate_on

// Location: HSSIRXPCSPMAINTERFACE_X132_Y22_N61
arriav_hssi_rx_pcs_pma_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clockinfrompma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clkdivrx [0]),
	.pcs8grxclkiqout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|clocktopld ),
	.pcs8grxclkslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxclkslip ),
	.pldrxclkslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxclkslipout ),
	.pldrxpmarstb(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxpmarstbout ),
	.pmarxpllphaselockin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_is_lockedtodata [0]),
	.pmasigdet(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|sd [0]),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datainfrompma({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|dout [0]}),
	.pmareservedin(5'b00000),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|blockselect ),
	.clockoutto8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|clockoutto8gpcs ),
	.pcs8gsigdetni(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pcs8gsigdetni ),
	.pmarxclkout(),
	.pmarxclkslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxclkslip ),
	.pmarxpllphaselockout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpllphaselockout ),
	.pmarxpmarstb(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_AVMMREADDATA_bus ),
	.dataoutto8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys_DATAOUTTO8GPCS_bus ),
	.pmareservedout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .clkslip_sel = "pld";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .prot_mode = "other_protocols";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .selectpcs = "eight_g_pcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSITXPLDPCSINTERFACE_X132_Y19_N57
arriav_hssi_tx_pld_pcs_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clockinfrom8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|clkout ),
	.emsipenablediocsrrdydly(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipenablediocsrrdydly ),
	.pcs8gemptytx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifounderflow ),
	.pcs8gfulltx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifooverflow ),
	.pld8gphfifoursttxn(gnd),
	.pld8gpldtxclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0_outclk ),
	.pld8gpolinvtx(gnd),
	.pld8grddisabletx(gnd),
	.pld8grevloopbk(gnd),
	.pld8gtxurstpcsn(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~q ),
	.pld8gwrenabletx(gnd),
	.pmatxcmuplllock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|pmarxfreqtxcmuplllockout ),
	.rstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|rstsel ),
	.usrrstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|usrrstsel ),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datainfrompld({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.emsiptxin(104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
	.emsiptxspecialin(13'b0000000000000),
	.pld8gtxboundarysel({gnd,gnd,gnd,gnd,gnd}),
	.pld8gtxdatavalid({gnd,gnd,gnd,gnd}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|blockselect ),
	.pcs8gphfifoursttx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gphfifoursttx ),
	.pcs8gpldtxclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpldtxclk ),
	.pcs8gpolinvtx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpolinvtx ),
	.pcs8grddisabletx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grddisabletx ),
	.pcs8grevloopbk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grevloopbk ),
	.pcs8gtxurstpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxurstpcs ),
	.pcs8gwrenabletx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gwrenabletx ),
	.pld8gemptytx(),
	.pld8gfulltx(),
	.pld8gtxclkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_AVMMREADDATA_bus ),
	.dataoutto8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_DATAOUTTO8GPCS_bus ),
	.emsippcstxclkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_EMSIPPCSTXCLKOUT_bus ),
	.emsiptxspecialout(),
	.pcs8gtxboundarysel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXBOUNDARYSEL_bus ),
	.pcs8gtxdatavalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys_PCS8GTXDATAVALID_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys .is_8g_0ppm = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys .pld_side_data_source = "pld";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSICOMMONPCSPMAINTERFACE_X132_Y21_N61
arriav_hssi_common_pcs_pma_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys (
	.aggalignstatus(gnd),
	.aggalignstatussync0(gnd),
	.aggalignstatussync0toporbot(gnd),
	.aggalignstatustoporbot(gnd),
	.aggcgcomprddall(gnd),
	.aggcgcomprddalltoporbot(gnd),
	.aggcgcompwrall(gnd),
	.aggcgcompwralltoporbot(gnd),
	.aggdelcondmet0(gnd),
	.aggdelcondmet0toporbot(gnd),
	.aggendskwqd(gnd),
	.aggendskwqdtoporbot(gnd),
	.aggendskwrdptrs(gnd),
	.aggendskwrdptrstoporbot(gnd),
	.aggfifoovr0(gnd),
	.aggfifoovr0toporbot(gnd),
	.aggfifordincomp0(gnd),
	.aggfifordincomp0toporbot(gnd),
	.aggfiforstrdqd(gnd),
	.aggfiforstrdqdtoporbot(gnd),
	.agginsertincomplete0(gnd),
	.agginsertincomplete0toporbot(gnd),
	.agglatencycomp0(gnd),
	.agglatencycomp0toporbot(gnd),
	.aggrcvdclkagg(gnd),
	.aggrcvdclkaggtoporbot(gnd),
	.aggrxcontrolrs(gnd),
	.aggrxcontrolrstoporbot(gnd),
	.aggtestsotopldin(gnd),
	.aggtxctlts(gnd),
	.aggtxctltstoporbot(gnd),
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clklow(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|clklow [0]),
	.fref(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|fref [0]),
	.hardreset(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspmaifhardreset ),
	.pcs8gearlyeios(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|earlyeios ),
	.pcs8geidleexit(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|eidleexit ),
	.pcs8gltrpma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|ltr ),
	.pcs8gpcieswitch(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcieswitch ),
	.pcs8gtxdetectrx(gnd),
	.pcs8gtxelecidle(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxelecidle ),
	.pcsaggalignstatussync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatussync ),
	.pcsaggdecctl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderctrl ),
	.pcsaggdecdatavalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdatavalid ),
	.pcsaggdelcondmetout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|delcondmetout ),
	.pcsaggfifoovrout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifoovrout ),
	.pcsaggfifordoutcomp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifordoutcomp ),
	.pcsagginsertincompleteout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|insertincompleteout ),
	.pcsagglatencycompout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|latencycompout ),
	.pcsaggrdenablesync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|rdenablesync ),
	.pcsaggrefclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggrefclkdig ),
	.pcsaggrxpcsrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aggrxpcsrst ),
	.pcsaggscanmoden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanmoden ),
	.pcsaggscanshiftn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanshift ),
	.pcsaggsyncstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|syncstatus ),
	.pcsaggtxctltc(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmctrlenable ),
	.pcsaggtxpcsrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|aggtxpcsrst ),
	.pcsrefclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifrefclkdig ),
	.pcsscanmoden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanmoden ),
	.pcsscanshiftn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanshiftn ),
	.pldnfrzdrv(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv ),
	.pldpartialreconfig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldpartialreconfigout ),
	.pldtestsitoaggin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggtestsi ),
	.pmahclk(gnd),
	.pmarxdetectvalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxdetectvalid ),
	.pmarxfound(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxfound ),
	.pmarxpmarstb(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpmarstb ),
	.resetppmcntrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetppmcntrspcspma ),
	.aggrxdatars(8'b00000000),
	.aggrxdatarstoporbot(8'b00000000),
	.aggtestbus(16'b0000000000000000),
	.aggtxdatats(8'b00000000),
	.aggtxdatatstoporbot(8'b00000000),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.pcs8gpmacurrentcoeff(18'b000000000000000000),
	.pcsaggaligndetsync({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aligndetsync [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aligndetsync [0]}),
	.pcsaggcgcomprddout({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcomprddout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcomprddout [0]}),
	.pcsaggcgcompwrout({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcompwrout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|cgcompwrout [0]}),
	.pcsaggdecdata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdata [0]}),
	.pcsaggrdalign({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rdalign [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rdalign [0]}),
	.pcsaggrunningdisp({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|runningdisparity [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|runningdisparity [0]}),
	.pcsaggtxdatatc({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmdataout [0]}),
	.pmapcieswdone(2'b00),
	.aggalignstatussync(),
	.aggdecctl(),
	.aggdecdatavalid(),
	.aggdelcondmetout(),
	.aggfifoovrout(),
	.aggfifordoutcomp(),
	.agginsertincompleteout(),
	.agglatencycompout(),
	.aggrdenablesync(),
	.aggrefclkdig(),
	.aggrxpcsrst(),
	.aggscanmoden(),
	.aggscanshiftn(),
	.aggsyncstatus(),
	.aggtestsotopldout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggtestsotopldout ),
	.aggtxctltc(),
	.aggtxpcsrst(),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|blockselect ),
	.freqlock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|freqlock ),
	.pcs8ggen2ngen1(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8ggen2ngen1 ),
	.pcs8gpmarxfound(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8gpmarxfound ),
	.pcs8gpowerstatetransitiondone(),
	.pcs8grxdetectvalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8grxdetectvalid ),
	.pcsaggalignstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatus ),
	.pcsaggalignstatussync0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0 ),
	.pcsaggalignstatussync0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0toporbot ),
	.pcsaggalignstatustoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatustoporbot ),
	.pcsaggcgcomprddall(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddall ),
	.pcsaggcgcomprddalltoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddalltoporbot ),
	.pcsaggcgcompwrall(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwrall ),
	.pcsaggcgcompwralltoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwralltoporbot ),
	.pcsaggdelcondmet0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0 ),
	.pcsaggdelcondmet0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0toporbot ),
	.pcsaggendskwqd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqd ),
	.pcsaggendskwqdtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqdtoporbot ),
	.pcsaggendskwrdptrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrs ),
	.pcsaggendskwrdptrstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrstoporbot ),
	.pcsaggfifoovr0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0 ),
	.pcsaggfifoovr0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0toporbot ),
	.pcsaggfifordincomp0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0 ),
	.pcsaggfifordincomp0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0toporbot ),
	.pcsaggfiforstrdqd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqd ),
	.pcsaggfiforstrdqdtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqdtoporbot ),
	.pcsagginsertincomplete0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0 ),
	.pcsagginsertincomplete0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0toporbot ),
	.pcsagglatencycomp0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0 ),
	.pcsagglatencycomp0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0toporbot ),
	.pcsaggrcvdclkagg(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkagg ),
	.pcsaggrcvdclkaggtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkaggtoporbot ),
	.pcsaggrxcontrolrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrs ),
	.pcsaggrxcontrolrstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrstoporbot ),
	.pcsaggtxctlts(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctlts ),
	.pcsaggtxctltstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctltstoporbot ),
	.pldhclkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pldhclkout ),
	.pldtestsitoaggout(),
	.pmaclklowout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaclklowout ),
	.pmaearlyeios(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaearlyeios ),
	.pmafrefout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmafrefout ),
	.pmaltr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaltr ),
	.pmanfrzdrv(),
	.pmapartialreconfig(),
	.pmatxdetectrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxdetectrx ),
	.pmatxelecidle(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxelecidle ),
	.aggaligndetsync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AGGALIGNDETSYNC_bus ),
	.aggcgcomprddout(),
	.aggcgcompwrout(),
	.aggdecdata(),
	.aggrdalign(),
	.aggrunningdisp(),
	.aggtxdatatc(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_AVMMREADDATA_bus ),
	.pcsaggrxdatars(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARS_bus ),
	.pcsaggrxdatarstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGRXDATARSTOPORBOT_bus ),
	.pcsaggtestbus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTESTBUS_bus ),
	.pcsaggtxdatats(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATS_bus ),
	.pcsaggtxdatatstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PCSAGGTXDATATSTOPORBOT_bus ),
	.pmacurrentcoeff(),
	.pmaiftestbus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys_PMAIFTESTBUS_bus ),
	.pmapcieswitch());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .auto_speed_ena = "dis_auto_speed_ena";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .force_freqdet = "force_freqdet_dis";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .func_mode = "eightg_only_pld";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .pipe_if_g3pcs = "pipe_if_8gpcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .pma_if_dft_en = "dft_dis";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .pma_if_dft_val = "dft_0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .ppm_cnt_rst = "ppm_cnt_rst_dis";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .ppm_deassert_early = "deassert_early_dis";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .ppm_gen1_2_cnt = "cnt_32k";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .ppm_post_eidle_delay = "cnt_200_cycles";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .ppmsel = "ppmsel_1000";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .prot_mode = "other_protocols";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .selectpcs = "eight_g_pcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .sup_mode = "user_mode";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSI8GTXPCS_X132_Y19_N59
arriav_hssi_8g_tx_pcs \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.coreclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpldtxclk ),
	.detectrxloopin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdetectrxloopback ),
	.dispcbyte(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|disablepcfifobyteserdes ),
	.enrevparallellpbk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|pipeenrevparallellpbkout ),
	.hrdrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8ghardreset ),
	.invpol(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gpolinvtx ),
	.phfiforddisable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grddisabletx ),
	.phfiforeset(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gphfifoursttx ),
	.phfifowrenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gwrenabletx ),
	.pipeenrevparallellpbkin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8grevloopbk ),
	.pipetxdeemph(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdeemph ),
	.pipetxswing(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxswing ),
	.polinvrxin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpolinvrx ),
	.prbscidenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gprbsciden ),
	.rateswitch(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8ggen2ngen1 ),
	.rdenableinchnldown(gnd),
	.rdenableinchnlup(gnd),
	.refclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig ),
	.resetpcptrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrs ),
	.resetpcptrsinchnldown(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnldownpipe ),
	.resetpcptrsinchnlup(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnluppipe ),
	.rxpolarityin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grxpolarity ),
	.scanmode(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gscanmoden ),
	.txpcsreset(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxurstpcs ),
	.txpmalocalclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|clockoutto8gpcs ),
	.wrenableinchnldown(gnd),
	.wrenableinchnlup(gnd),
	.xgmctrl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctlts ),
	.xgmctrltoporbottom(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxctltstoporbot ),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.bitslipboundaryselect({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxboundarysel [0]}),
	.datain({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [43],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [42],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [41],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [40],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [39],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [38],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [37],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [36],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [35],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [34],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [33],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [32],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [31],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [30],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [29],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [28],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [27],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [26],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [25],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [24],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [23],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [22],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [21],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [20],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|dataoutto8gpcs [0]}),
	.elecidleinfersel({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8geidleinfersel [0]}),
	.fifoselectinchnldown(2'b00),
	.fifoselectinchnlup(2'b00),
	.pipetxmargin({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxmargin [0]}),
	.powerdn({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gpowerdown [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gpowerdown [0]}),
	.revparallellpbkdata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|parallelrevloopback [0]}),
	.txblkstart(4'b0000),
	.txdatavalid({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pcs8gtxdatavalid [0]}),
	.txdivsyncinchnldown(2'b00),
	.txdivsyncinchnlup(2'b00),
	.txsynchdr(2'b00),
	.xgmdatain({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatats [0]}),
	.xgmdataintoporbottom({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtxdatatstoporbot [0]}),
	.aggtxpcsrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|aggtxpcsrst ),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|blockselect ),
	.clkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|clkout ),
	.detectrxloopout(),
	.dynclkswitchn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dynclkswitchn ),
	.phfifooverflow(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifooverflow ),
	.phfifotxdeemph(),
	.phfifotxswing(),
	.phfifounderflow(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|phfifounderflow ),
	.pipeenrevparallellpbkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|pipeenrevparallellpbkout ),
	.polinvrxout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|polinvrxout ),
	.rdenableoutchnldown(),
	.rdenableoutchnlup(),
	.rdenablesync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|rdenablesync ),
	.refclkb(),
	.refclkbreset(),
	.rxpolarityout(),
	.txcomplianceout(),
	.txelecidleout(),
	.txpipeclk(),
	.txpipeelectidle(),
	.txpipesoftreset(),
	.wrenableoutchnldown(),
	.wrenableoutchnlup(),
	.xgmctrlenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|xgmctrlenable ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_AVMMREADDATA_bus ),
	.dataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_DATAOUT_bus ),
	.fifoselectoutchnldown(),
	.fifoselectoutchnlup(),
	.grayelecidleinferselout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_GRAYELECIDLEINFERSELOUT_bus ),
	.parallelfdbkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_PARALLELFDBKOUT_bus ),
	.phfifotxmargin(),
	.pipepowerdownout(),
	.txblkstartout(),
	.txctrlplanetestbus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXCTRLPLANETESTBUS_bus ),
	.txdatakouttogen3(),
	.txdataouttogen3(),
	.txdatavalidouttogen3(),
	.txdivsync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXDIVSYNC_bus ),
	.txdivsyncoutchnldown(),
	.txdivsyncoutchnlup(),
	.txsynchdrout(),
	.txtestbus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_TXTESTBUS_bus ),
	.xgmdataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys_XGMDATAOUT_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .agg_block_sel = "same_smrt_pack";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .auto_speed_nego_gen2 = "dis_asn_g2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .bist_gen = "dis_bist";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .bit_reversal = "dis_bit_reversal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .bypass_pipeline_reg = "dis_bypass_pipeline";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .byte_serializer = "en_bs_by_2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .cid_pattern = "cid_pattern_0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .cid_pattern_len = 8'b00000000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_bist = "en_bist_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_bs_enc = "dis_bs_enc_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_dw_fifowr = "en_dw_fifowr_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_fiford = "dis_fiford_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_prbs = "en_prbs_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .clock_gate_sw_fifowr = "dis_sw_fifowr_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .ctrl_plane_bonding_compensation = "dis_compensation";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .ctrl_plane_bonding_consumption = "individual";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .ctrl_plane_bonding_distribution = "not_master_chnl_distr";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .data_selection_8b10b_encoder_input = "normal_data_path";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .dynamic_clk_switch = "dis_dyn_clk_switch";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .eightb_tenb_disp_ctrl = "dis_disp_ctrl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .eightb_tenb_encoder = "en_8b10b_ibm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .force_echar = "dis_force_echar";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .force_kchar = "dis_force_kchar";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .hip_mode = "dis_hip";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .pcfifo_urst = "dis_pcfifourst";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .pcs_bypass = "dis_pcs_bypass";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .phase_compensation_fifo = "low_latency";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .phfifo_write_clk_sel = "pld_tx_clk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .pma_dw = "ten_bit";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .polarity_inversion = "enable_polinv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .prbs_gen = "dis_prbs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .prot_mode = "basic";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .refclk_b_clk_sel = "tx_pma_clock";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .revloop_back_rm = "dis_rev_loopback_rx_rm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .sup_mode = "user_mode";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .symbol_swap = "dis_symbol_swap";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .test_mode = "dont_care_test";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .tx_bitslip = "dis_tx_bitslip";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .tx_compliance_controlled_disparity = "dis_txcompliance";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .txclk_freerun = "en_freerun_tx";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .txpcs_urst = "en_txpcs_urst";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSI8GRXPCS_X132_Y22_N59
arriav_hssi_8g_rx_pcs \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys (
	.a1a2size(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8ga1a2size ),
	.alignstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatus ),
	.alignstatussync0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0 ),
	.alignstatussync0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatussync0toporbot ),
	.alignstatustoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggalignstatustoporbot ),
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.bitreversalenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitlocreven ),
	.bitslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitslip ),
	.byteorder(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytordpld ),
	.bytereversalenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytereven ),
	.cgcomprddall(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddall ),
	.cgcomprddalltoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcomprddalltoporbot ),
	.cgcompwrall(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwrall ),
	.cgcompwralltoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggcgcompwralltoporbot ),
	.configselinchnldown(gnd),
	.configselinchnlup(gnd),
	.ctrlfromaggblock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrs ),
	.delcondmet0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0 ),
	.delcondmet0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggdelcondmet0toporbot ),
	.dynclkswitchn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dynclkswitchn ),
	.enablecommadetect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gencdt ),
	.endskwqd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqd ),
	.endskwqdtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwqdtoporbot ),
	.endskwrdptrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrs ),
	.endskwrdptrstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggendskwrdptrstoporbot ),
	.fifoovr0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0 ),
	.fifoovr0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifoovr0toporbot ),
	.fifordincomp0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0toporbot ),
	.fiforstrdqd(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqd ),
	.fiforstrdqdtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfiforstrdqdtoporbot ),
	.gen2ngen1(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8ggen2ngen1 ),
	.hrdrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8ghardreset ),
	.insertincomplete0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0 ),
	.insertincomplete0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagginsertincomplete0toporbot ),
	.latencycomp0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0 ),
	.latencycomp0toporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsagglatencycomp0toporbot ),
	.pcfifordenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grdenablerx ),
	.phfifouserrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gphfifourstrx ),
	.phystatusinternal(gnd),
	.phystatuspcsgen3(gnd),
	.pipeloopbk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|pipeenrevparallellpbkout ),
	.pldltr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gltr ),
	.pldrxclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpldrxclk ),
	.polinvrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|polinvrxout ),
	.prbscidenable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gprbsciden ),
	.pxfifowrdisable(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gwrdisablerx ),
	.rateswitchcontrol(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grate ),
	.rcvdclkagg(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkagg ),
	.rcvdclkaggtoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrcvdclkaggtoporbot ),
	.rcvdclkpma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|clockoutto8gpcs ),
	.rdenableinchnldown(gnd),
	.rdenableinchnlup(gnd),
	.refclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig ),
	.refclkdig2(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig2 ),
	.resetpcptrsinchnldown(gnd),
	.resetpcptrsinchnlup(gnd),
	.resetppmcntrsinchnldown(gnd),
	.resetppmcntrsinchnlup(gnd),
	.rmfifordincomp0(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggfifordincomp0 ),
	.rmfiforeadenable(gnd),
	.rmfifouserrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gcmpfifourst ),
	.rmfifowriteenable(gnd),
	.rxcontrolrstoporbot(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxcontrolrstoporbot ),
	.rxpcsrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grxurstpcs ),
	.rxvalidinternal(gnd),
	.scanmode(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gscanmoden ),
	.sigdetfrompma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pcs8gsigdetni ),
	.speedchangeinchnldown(gnd),
	.speedchangeinchnlup(gnd),
	.syncsmen(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gsyncsmenoutput ),
	.txpmaclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|clockoutto8gpcs ),
	.wrenableinchnldown(gnd),
	.wrenableinchnlup(gnd),
	.aggtestbus({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggtestbus [0]}),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datafrinaggblock({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatars [0]}),
	.datain({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|dataoutto8gpcs [0]}),
	.eidleinfersel({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|grayelecidleinferselout [0]}),
	.parallelloopback({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|parallelfdbkout [0]}),
	.rxdatarstoporbot({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcsaggrxdatarstoporbot [0]}),
	.rxdivsyncinchnldown(2'b00),
	.rxdivsyncinchnlup(2'b00),
	.rxstatusinternal({gnd,\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8grxdetectvalid ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pcs8gpmarxfound }),
	.rxsynchdrpcsgen3(2'b00),
	.rxweinchnldown(2'b00),
	.rxweinchnlup(2'b00),
	.txctrlplanetestbus({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txctrlplanetestbus [0]}),
	.txdivsync({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txdivsync [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txdivsync [0]}),
	.txtestbus({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|txtestbus [0]}),
	.aggrxpcsrst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|aggrxpcsrst ),
	.alignstatuspld(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatuspld ),
	.alignstatussync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatussync ),
	.bistdone(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bistdone ),
	.bisterr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bisterr ),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|blockselect ),
	.byteordflag(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|byteordflag ),
	.clocktopld(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|clocktopld ),
	.configseloutchnldown(),
	.configseloutchnlup(),
	.decoderctrl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderctrl ),
	.decoderdatavalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|decoderdatavalid ),
	.delcondmetout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|delcondmetout ),
	.disablepcfifobyteserdes(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|disablepcfifobyteserdes ),
	.earlyeios(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|earlyeios ),
	.eidledetected(),
	.eidleexit(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|eidleexit ),
	.fifoovrout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifoovrout ),
	.fifordoutcomp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|fifordoutcomp ),
	.insertincompleteout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|insertincompleteout ),
	.latencycompout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|latencycompout ),
	.ltr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|ltr ),
	.pcfifoempty(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifoempty ),
	.pcfifofull(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifofull ),
	.pcieswitch(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcieswitch ),
	.phystatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|phystatus ),
	.prbsdone(),
	.prbserrlt(),
	.rdenableoutchnldown(),
	.rdenableoutchnlup(),
	.resetpcptrs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrs ),
	.resetpcptrsinchnldownpipe(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnldownpipe ),
	.resetpcptrsinchnluppipe(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetpcptrsinchnluppipe ),
	.resetpcptrsoutchnldown(),
	.resetpcptrsoutchnlup(),
	.resetppmcntrsoutchnldown(),
	.resetppmcntrsoutchnlup(),
	.resetppmcntrspcspma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|resetppmcntrspcspma ),
	.rlvlt(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rlvlt ),
	.rmfifoempty(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifoempty ),
	.rmfifofull(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifofull ),
	.rmfifopartialempty(),
	.rmfifopartialfull(),
	.runlengthviolation(),
	.rxclkslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxclkslip ),
	.rxpipeclk(),
	.rxpipesoftreset(),
	.rxvalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxvalid ),
	.selftestdone(),
	.selftesterr(),
	.signaldetectout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|signaldetectout ),
	.speedchange(),
	.speedchangeinchnldownpipe(),
	.speedchangeinchnluppipe(),
	.speedchangeoutchnldown(),
	.speedchangeoutchnlup(),
	.syncstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|syncstatus ),
	.wrenableoutchnldown(),
	.wrenableoutchnlup(),
	.a1a2k1k2flag(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_A1A2K1K2FLAG_bus ),
	.aligndetsync(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_ALIGNDETSYNC_bus ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_AVMMREADDATA_bus ),
	.cgcomprddout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPRDDOUT_bus ),
	.cgcompwrout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CGCOMPWROUT_bus ),
	.channeltestbusout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_CHANNELTESTBUSOUT_bus ),
	.dataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DATAOUT_bus ),
	.decoderdata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_DECODERDATA_bus ),
	.errctrl(),
	.errdata(),
	.parallelrevloopback(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_PARALLELREVLOOPBACK_bus ),
	.pipedata(),
	.rdalign(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RDALIGN_bus ),
	.runningdisparity(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RUNNINGDISPARITY_bus ),
	.rxblkstart(),
	.rxdatavalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXDATAVALID_bus ),
	.rxdivsyncoutchnldown(),
	.rxdivsyncoutchnlup(),
	.rxstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_RXSTATUS_bus ),
	.rxsynchdr(),
	.rxweoutchnldown(),
	.rxweoutchnlup(),
	.wordalignboundary(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys_WORDALIGNBOUNDARY_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .agg_block_sel = "same_smrt_pack";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .auto_error_replacement = "dis_err_replace";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .auto_speed_nego = "dis_asn";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bist_ver = "dis_bist";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bist_ver_clr_flag = "dis_bist_clr_flag";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bit_reversal = "en_bit_reversal";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bo_pad = 10'b0000000000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bo_pattern = 20'b00000000000111111011;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .bypass_pipeline_reg = "dis_bypass_pipeline";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .byte_deserializer = "en_bds_by_2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .byte_order = "dis_bo";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .cdr_ctrl = "dis_cdr_ctrl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .cdr_ctrl_rxvalid_mask = "dis_rxvalid_mask";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .cid_pattern = "cid_pattern_0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .cid_pattern_len = 8'b00000000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clkcmp_pattern_n = 20'b00101111000101111100;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clkcmp_pattern_p = 20'b11010000111010000011;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_bds_dec_asn = "dis_bds_dec_asn_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_bist = "en_bist_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_byteorder = "dis_byteorder_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_cdr_eidle = "en_cdr_eidle_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dskw_rd = "en_dskw_rdclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dw_dskw_wr = "en_dw_dskw_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dw_pc_wrclk = "en_dw_pc_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dw_rm_rd = "en_dw_rm_rdclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dw_rm_wr = "en_dw_rm_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_dw_wa = "en_dw_wa_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_pc_rdclk = "dis_pc_rdclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_prbs = "en_prbs_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_sw_dskw_wr = "en_sw_dskw_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_sw_pc_wrclk = "dis_sw_pc_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_sw_rm_rd = "en_sw_rm_rdclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_sw_rm_wr = "en_sw_rm_wrclk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .clock_gate_sw_wa = "dis_sw_wa_clk_gating";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .comp_fifo_rst_pld_ctrl = "dis_comp_fifo_rst_pld_ctrl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .ctrl_plane_bonding_compensation = "dis_compensation";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .ctrl_plane_bonding_consumption = "individual";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .ctrl_plane_bonding_distribution = "not_master_chnl_distr";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .deskew = "dis_deskew";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .deskew_pattern = 10'b1101101000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .deskew_prog_pattern_only = "dis_deskew_prog_pat_only";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .dw_one_or_two_symbol_bo = "donot_care_one_two_bo";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .eidle_entry_eios = "dis_eidle_eios";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .eidle_entry_iei = "dis_eidle_iei";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .eidle_entry_sd = "dis_eidle_sd";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .eightb_tenb_decoder = "en_8b10b_ibm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .eightbtenb_decoder_output_sel = "data_8b10b_decoder";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .err_flags_sel = "err_flags_wa";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .fixed_pat_det = "dis_fixed_patdet";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .fixed_pat_num = 4'b1111;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .force_signal_detect = "en_force_signal_detect";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .hip_mode = "dis_hip";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .ibm_invalid_code = "dis_ibm_invalid_code";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .invalid_code_flag_only = "dis_invalid_code_only";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .mask_cnt = 10'b1100100000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pad_or_edb_error_replace = "replace_edb";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pc_fifo_rst_pld_ctrl = "dis_pc_fifo_rst_pld_ctrl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pcs_bypass = "dis_pcs_bypass";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .phase_compensation_fifo = "low_latency";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pipe_if_enable = "dis_pipe_rx";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pma_done_count = 18'b000000000000000000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .pma_dw = "ten_bit";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .polarity_inversion = "en_pol_inv";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .polinv_8b10b_dec = "dis_polinv_8b10b_dec";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .prbs_ver = "dis_prbs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .prbs_ver_clr_flag = "dis_prbs_clr_flag";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .prot_mode = "basic";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rate_match = "dis_rm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .re_bo_on_wa = "dis_re_bo_on_wa";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .runlength_check = "en_runlength_sw";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .runlength_val = 6'b001000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_clk1 = "rcvd_clk_clk1";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_clk2 = "rcvd_clk_clk2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_clk_free_running = "en_rx_clk_free_run";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_pcs_urst = "en_rx_pcs_urst";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_rcvd_clk = "rcvd_clk_rcvd_clk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_rd_clk = "pld_rx_clk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_refclk = "dis_refclk_sel";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .rx_wr_clk = "rx_clk2_div_1_2_4";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .sup_mode = "user_mode";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .symbol_swap = "dis_symbol_swap";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .test_bus_sel = "tx_testbus";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .test_mode = "dont_care_test";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .tx_rx_parallel_loopback = "dis_plpbk";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_boundary_lock_ctrl = "sync_sm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_clk_slip_spacing = "min_clk_slip_spacing";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_clk_slip_spacing_data = 10'b0000010000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_det_latency_sync_status_beh = "dont_care_assert_sync";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_disp_err_flag = "en_disp_err_flag";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_kchar = "dis_kchar";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_pd = "wa_pd_10";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_pd_data = 40'b0000000000000000000000000000001111100111;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_pd_polarity = "dont_care_both_pol";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_pld_controlled = "dis_pld_ctrl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_renumber_data = 7'b0000001;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_rgnumber_data = 8'b00000001;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_rknumber_data = 8'b00001010;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_rosnumber_data = 2'b00;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_rvnumber_data = 13'b0000000000000;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wa_sync_sm_ctrl = "sw_basic_sync_sm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys .wait_cnt = 8'b00000000;
// synopsys translate_on

// Location: HSSICOMMONPLDPCSINTERFACE_X132_Y21_N57
arriav_hssi_common_pld_pcs_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.pcs8gphystatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|phystatus ),
	.pcs8grxelecidle(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pcs8gsigdetni ),
	.pcs8grxvalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxvalid ),
	.pcsaggtestso(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|aggtestsotopldout ),
	.pcspmaiftestso(gnd),
	.pld8gprbsciden(gnd),
	.pld8grefclkdig(gnd),
	.pld8grefclkdig2(gnd),
	.pld8grxpolarity(gnd),
	.pld8gtxdeemph(gnd),
	.pld8gtxdetectrxloopback(gnd),
	.pld8gtxelecidle(gnd),
	.pld8gtxswing(gnd),
	.pldaggrefclkdig(gnd),
	.pldhclkin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pldhclkout ),
	.pldltr(gnd),
	.pldpartialreconfigin(vcc),
	.pldpcspmaifrefclkdig(gnd),
	.pldrate(gnd),
	.pldscanmoden(vcc),
	.pldscanshiftn(vcc),
	.pmaclklow(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaclklowout ),
	.pmafref(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmafrefout ),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.emsipcomin(38'b00000000000000000000000000000000000000),
	.pcs8gchnltestbusout({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|channeltestbusout [0]}),
	.pcs8gpldextraout(3'b000),
	.pcs8grxstatus({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxstatus [0]}),
	.pcs8gtestso(6'b000000),
	.pcspmaiftestbusout({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmaiftestbus [0]}),
	.pld8gpowerdown({gnd,gnd}),
	.pld8gtxmargin({gnd,gnd,gnd}),
	.pldeidleinfersel({gnd,gnd,gnd}),
	.pldreservedin({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|blockselect ),
	.emsipenablediocsrrdydly(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipenablediocsrrdydly ),
	.pcs8ghardreset(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8ghardreset ),
	.pcs8gltr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gltr ),
	.pcs8gprbsciden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gprbsciden ),
	.pcs8grate(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grate ),
	.pcs8grefclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig ),
	.pcs8grefclkdig2(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grefclkdig2 ),
	.pcs8grxpolarity(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8grxpolarity ),
	.pcs8gscanmoden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gscanmoden ),
	.pcs8gscanshift(),
	.pcs8gtxdeemph(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdeemph ),
	.pcs8gtxdetectrxloopback(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxdetectrxloopback ),
	.pcs8gtxelecidle(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxelecidle ),
	.pcs8gtxswing(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcs8gtxswing ),
	.pcsaggrefclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggrefclkdig ),
	.pcsaggscanmoden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanmoden ),
	.pcsaggscanshift(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggscanshift ),
	.pcsaggtestsi(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcsaggtestsi ),
	.pcspcspmaifrefclkdig(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifrefclkdig ),
	.pcspcspmaifscanmoden(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanmoden ),
	.pcspcspmaifscanshiftn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspcspmaifscanshiftn ),
	.pcspmaifhardreset(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pcspmaifhardreset ),
	.pcspmaiftestsi(),
	.pld8gphystatus(),
	.pld8grxelecidle(),
	.pld8grxvalid(),
	.pldclklow(),
	.pldfref(),
	.pldnfrzdrv(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv ),
	.pldpartialreconfigout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|pldpartialreconfigout ),
	.rstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|rstsel ),
	.usrrstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|usrrstsel ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_AVMMREADDATA_bus ),
	.emsipcomclkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_EMSIPCOMCLKOUT_bus ),
	.emsipcomout(),
	.pcs8geidleinfersel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GEIDLEINFERSEL_bus ),
	.pcs8gpldextrain(),
	.pcs8gpowerdown(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GPOWERDOWN_bus ),
	.pcs8gtestsi(),
	.pcs8gtxmargin(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys_PCS8GTXMARGIN_bus ),
	.pld8grxstatus(),
	.pldreservedout(),
	.pldtestdata());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .hip_enable = "hip_disable";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .hrdrstctrl_en_cfg = "hrst_dis_cfg";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .hrdrstctrl_en_cfgusr = "hrst_dis_cfgusr";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_data_source = "pld";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source0 = "pld_res0";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source1 = "pld_res1";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source10 = "pld_res10";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source11 = "pld_res11";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source2 = "pld_res2";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source3 = "pld_res3";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source4 = "pld_res4";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source5 = "pld_res5";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source6 = "pld_res6";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source7 = "pld_res7";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source8 = "pld_res8";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .pld_side_reserved_source9 = "pld_res9";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .testbus_sel = "eight_g_pcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|wys .usrmode_sel4rst = "usermode";
// synopsys translate_on

// Location: HSSIRXPLDPCSINTERFACE_X132_Y22_N57
arriav_hssi_rx_pld_pcs_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clockinfrom8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|clocktopld ),
	.emsipenablediocsrrdydly(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|emsipenablediocsrrdydly ),
	.pcs8galignstatus(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|alignstatuspld ),
	.pcs8gbistdone(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bistdone ),
	.pcs8gbisterr(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|bisterr ),
	.pcs8gbyteordflag(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|byteordflag ),
	.pcs8gemptyrmf(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifoempty ),
	.pcs8gemptyrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifoempty ),
	.pcs8gfullrmf(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rmfifofull ),
	.pcs8gfullrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|pcfifofull ),
	.pcs8grlvlt(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rlvlt ),
	.pcs8gsignaldetectout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|signaldetectout ),
	.pld8ga1a2size(gnd),
	.pld8gbitlocreven(gnd),
	.pld8gbitslip(gnd),
	.pld8gbytereven(gnd),
	.pld8gbytordpld(gnd),
	.pld8gcmpfifourstn(gnd),
	.pld8gencdt(gnd),
	.pld8gphfifourstrxn(gnd),
	.pld8gpldrxclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0_outclk ),
	.pld8gpolinvrx(gnd),
	.pld8grdenablermf(gnd),
	.pld8grdenablerx(gnd),
	.pld8grxurstpcsn(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~q ),
	.pld8gsyncsmeninput(vcc),
	.pld8gwrdisablerx(gnd),
	.pld8gwrenablermf(gnd),
	.pldrxclkslipin(gnd),
	.pldrxpmarstbin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset~q ),
	.pmarxplllock(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|pmarxpllphaselockout ),
	.rstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|rstsel ),
	.usrrstsel(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|usrrstsel ),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datainfrom8gpcs({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [63],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [62],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [61],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [60],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [59],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [58],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [57],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [56],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [55],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [54],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [53],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [52],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [51],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [50],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [49],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [48],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [47],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [46],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [45],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [44],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [43],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [42],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [41],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [40],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [39],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [38],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [37],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [36],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [35],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [34],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [33],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [32],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [31],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [30],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [29],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [28],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [27],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [26],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [25],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [24],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [23],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [22],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [21],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [20],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|dataout [0]}),
	.emsiprxspecialin(13'b0000000000000),
	.pcs8ga1a2k1k2flag({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|a1a2k1k2flag [0]}),
	.pcs8grxdatavalid({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|rxdatavalid [0]}),
	.pcs8gwaboundary({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wordalignboundary [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|blockselect ),
	.pcs8ga1a2size(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8ga1a2size ),
	.pcs8gbitlocreven(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitlocreven ),
	.pcs8gbitslip(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbitslip ),
	.pcs8gbytereven(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytereven ),
	.pcs8gbytordpld(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gbytordpld ),
	.pcs8gcmpfifourst(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gcmpfifourst ),
	.pcs8gencdt(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gencdt ),
	.pcs8gphfifourstrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gphfifourstrx ),
	.pcs8gpldrxclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpldrxclk ),
	.pcs8gpolinvrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gpolinvrx ),
	.pcs8grdenablermf(),
	.pcs8grdenablerx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grdenablerx ),
	.pcs8grxurstpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8grxurstpcs ),
	.pcs8gsyncsmenoutput(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gsyncsmenoutput ),
	.pcs8gwrdisablerx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pcs8gwrdisablerx ),
	.pcs8gwrenablermf(),
	.pld8galignstatus(),
	.pld8gbistdone(),
	.pld8gbisterr(),
	.pld8gbyteordflag(),
	.pld8gemptyrmf(),
	.pld8gemptyrx(),
	.pld8gfullrmf(),
	.pld8gfullrx(),
	.pld8grlvlt(),
	.pld8grxclkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ),
	.pld8gsignaldetectout(),
	.pldrxclkslipout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxclkslipout ),
	.pldrxpmarstbout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pldrxpmarstbout ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_AVMMREADDATA_bus ),
	.dataouttopld(),
	.emsiprxout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys_EMSIPRXOUT_bus ),
	.emsiprxspecialout(),
	.pld8ga1a2k1k2flag(),
	.pld8grxdatavalid(),
	.pld8gwaboundary());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .is_8g_0ppm = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .pcs_side_block_sel = "eight_g_pcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .pld_side_data_source = "pld";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSITXPCSPMAINTERFACE_X132_Y19_N61
arriav_hssi_tx_pcs_pma_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.clockinfrompma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|clkdivtx ),
	.pcs8gtxclkiqout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|clkout ),
	.pmarxfreqtxcmuplllockin(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datainfrom8gpcs({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|dataout [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|blockselect ),
	.clockoutto8gpcs(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|clockoutto8gpcs ),
	.pmarxfreqtxcmuplllockout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|pmarxfreqtxcmuplllockout ),
	.pmatxclkout(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_AVMMREADDATA_bus ),
	.dataouttopma(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys_DATAOUTTOPMA_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys .selectpcs = "eight_g_pcs";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys .user_base_address = 0;
// synopsys translate_on

// Location: HSSIPMATXSER_X132_Y19_N34
arriav_hssi_pma_tx_ser \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.cpulse(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb ),
	.hfclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb ),
	.hfclkn(gnd),
	.lfclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb ),
	.lfclkn(gnd),
	.rstn(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset~q ),
	.slpbk(vcc),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.datain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [19],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [18],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [17],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [16],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|dataouttopma [0]}),
	.pclk({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb [0]}),
	.avgvon(),
	.avgvop(),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_ser ),
	.clkdivtx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|clkdivtx ),
	.dataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.dataout_from_ser ),
	.lbvop(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|seriallpbkout ),
	.preenout(),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser_AVMMREADDATA_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .auto_negotiation = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .clk_divtx_deskew = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .clk_forward_only_mode = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .duty_cycle_tune = "duty_cycle3";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .forced_data_mode = 1'b0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .mode = 10;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .pma_direct = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .post_tap_1_en = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .ser_loopback = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser .user_base_address = 0;
// synopsys translate_on

// Location: FF_X121_Y26_N52
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_is_lockedtodata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X121_Y26_N50
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N51
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q  & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [1] ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N2
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N3
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N5
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N6
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N8
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[2] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[2] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N9
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N11
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[3] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[3] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N12
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N14
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[4] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[4] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N15
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N17
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[5] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[5] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N18
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N19
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[6] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[6] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N21
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N23
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N24
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34  ))
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~10  = CARRY(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9_sumout ),
	.cout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N26
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[8] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[8] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N27
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5_sumout  = SUM(( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [9] ) + ( GND ) + ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X121_Y26_N29
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[9] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|comb~0_combout ),
	.sload(gnd),
	.ena(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[9] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N54
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6] & ( 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [9] & (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5] & 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8] & !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4]))) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [9]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [5]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [8]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [4]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0 .lut_mask = 64'h0000000001000100;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N42
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2] & ( 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0] & (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7] & 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1])) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [0]),
	.datab(gnd),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [7]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [1]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1 .lut_mask = 64'h0000000000050005;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X121_Y26_N48
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout  & 
// ( (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q ) # (((!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0_combout ) 
// # (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [1])) # (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3])) ) ) # 
// ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout  )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat~q ),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count [3]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~0_combout ),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].sync_r [1]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2 .lut_mask = 64'hFFFFFFFFFFFBFFFB;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N15
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0_combout  = !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|reset_cond~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N16
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_X132_Y36_N3
arriav_clkena \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 (
	.inclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout ),
	.ena(vcc),
	.outclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 .clock_type = "periphery clock";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 .disable_mode = "low";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 .ena_register_mode = "always enabled";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 .ena_register_power_up = "high";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|pld8grxclkout~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: HSSIPMATXBUF_X132_Y19_N35
arriav_hssi_pma_tx_buf \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf (
	.avgvon(gnd),
	.avgvop(gnd),
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.datain(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.dataout_from_ser ),
	.nonuserfrompmaux(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.nonuserfrompmaux ),
	.rxdetclk(gnd),
	.txdetrx(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxdetectrx ),
	.txelecidl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|pmatxelecidle ),
	.vrlpbkn(gnd),
	.vrlpbkn1t(gnd),
	.vrlpbkp(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rdlpbkp [0]),
	.vrlpbkp1t(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.icoeff(12'b000000000000),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_buf ),
	.compass(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf~O_COMPASS ),
	.dataout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|dataout ),
	.fixedclkout(),
	.probepass(),
	.rxdetectvalid(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxdetectvalid ),
	.rxfound(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|rxfound ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf_AVMMREADDATA_bus ),
	.detecton());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .cml_en = "no_cml";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .common_mode_driver_sel = "volt_0p65v";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .driver_resolution_ctrl = "disabled";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .fir_coeff_ctrl_sel = "ram_ctl";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .local_ib_ctl = "ib_29ohm";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .local_ib_en = "no_local_ib";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .lst = "atb_disabled";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .pre_emp_switching_ctrl_1st_post_tap = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .rx_det = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .rx_det_pdb = "false";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .slew_rate_ctrl = 4;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .swing_boost = "not_boost";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .term_sel = "100 ohms";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .tx_powerdown = "normal_tx_on";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .user_base_address = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .vcm_current_addl = "vcm_current_1";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .vod_boost = "not_boost";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf .vod_switching_ctrl_main_tap = 10;
// synopsys translate_on

// Location: HSSIPMACDRREFCLKSELECTMUX_X132_Y21_N38
arriav_hssi_pma_cdr_refclk_select_mux \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 (
	.avmmclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.avmmread(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.avmmrstn(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmwrite(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.calclk(gnd),
	.ffplloutbot(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire [0]),
	.ffpllouttop(gnd),
	.pldclk(gnd),
	.refiqclk0(gnd),
	.refiqclk1(gnd),
	.refiqclk10(gnd),
	.refiqclk2(gnd),
	.refiqclk3(gnd),
	.refiqclk4(gnd),
	.refiqclk5(gnd),
	.refiqclk6(gnd),
	.refiqclk7(gnd),
	.refiqclk8(gnd),
	.refiqclk9(gnd),
	.rxiqclk0(gnd),
	.rxiqclk1(gnd),
	.rxiqclk10(gnd),
	.rxiqclk2(gnd),
	.rxiqclk3(gnd),
	.rxiqclk4(gnd),
	.rxiqclk5(gnd),
	.rxiqclk6(gnd),
	.rxiqclk7(gnd),
	.rxiqclk8(gnd),
	.rxiqclk9(gnd),
	.avmmaddress({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_address [0]}),
	.avmmbyteen({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_byteen [0]}),
	.avmmwritedata({\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_writedata [0]}),
	.blockselect(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_mux [0]),
	.clkout(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr ),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0_AVMMREADDATA_bus ));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .avmm_group_channel_index = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .channel_number = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk0_logical_to_physical_mapping = "ffpllout_bot";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk10_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk11_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk12_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk13_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk14_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk15_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk16_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk17_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk18_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk19_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk1_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk20_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk21_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk22_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk23_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk24_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk25_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk2_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk3_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk4_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk5_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk6_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk7_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk8_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .inclk9_logical_to_physical_mapping = "unused";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .mux_type = "cdr_refclk_select_mux";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .refclk_select = "ffpllout_bot";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .reference_clock_frequency = "62.5 mhz";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .use_default_base_address = "true";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0 .user_base_address = 0;
// synopsys translate_on

// Location: HSSIAVMMINTERFACE_X132_Y11_N87
arriav_hssi_avmm_interface \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst (
	.refclkdig(gnd),
	.avmmrstn(vcc),
	.avmmclk(\~GND~combout ),
	.avmmwrite(\~GND~combout ),
	.avmmread(\~GND~combout ),
	.avmmreservedin(gnd),
	.scanmoden(vcc),
	.scanshiftn(vcc),
	.sershiftload(\~GND~combout ),
	.interfacesel(\~GND~combout ),
	.avmmbyteen({vcc,vcc}),
	.avmmaddress({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.avmmwritedata({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.blockselect({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|blockselect ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|blockselect ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|blockselect ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|blockselect ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|blockselect ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|blockselect ,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|blockselect ,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|blockselect ,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_mux [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_cdr [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_buf [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|blockselect_ser [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_buf ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_cgb ,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|blockselect_ser ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_blockselect [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_blockselect [5],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.readdatachnl({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|avmmreaddata [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|avmmreaddata [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pcs_pma_interface|avmmreaddata [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|avmmreaddata [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|avmmreaddata [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_common_pld_pcs_interface|avmmreaddata [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|avmmreaddata [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|avmmreaddata [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_mux [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_cdr [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_buf [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|avmmreaddata_ser [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_buf [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_cgb [0],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [15],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [14],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [13],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [12],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [11],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [10],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [9],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [8],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [7],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [6],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [5],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [4],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [3],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [2],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [1],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|avmmreaddata_ser [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [111],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [110],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [109],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [108],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [107],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [106],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [105],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [104],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [103],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [102],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [101],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [100],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [99],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [98],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [97],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [96],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [95],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [94],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [93],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [92],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [91],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [90],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [89],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [88],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [87],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [86],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [85],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [84],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [83],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [82],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [81],
\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].avmm.chnl_avmm_readdatabus [80],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.pmatestbussel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.dpriorstntop(),
	.dprioclktop(),
	.mdiodistopchnl(),
	.writechnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_write [0]),
	.readchnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_read [0]),
	.dpriorstnmid(),
	.dprioclkmid(),
	.mdiodismidchnl(),
	.dpriorstnbot(),
	.dprioclkbot(),
	.mdiodisbotchnl(),
	.avmmreservedout(),
	.clkchnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_clk [0]),
	.rstnchnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|chnl_avmm_rstn [0]),
	.avmmreaddata(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_AVMMREADDATA_bus ),
	.writedatachnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_WRITEDATACHNL_bus ),
	.regaddrchnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_REGADDRCHNL_bus ),
	.byteenchnl(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst_BYTEENCHNL_bus ),
	.dpriotestsitopchnl(),
	.dpriotestsimidchnl(),
	.dpriotestsibotchnl(),
	.pmatestbus());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst .num_ch0_atoms = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst .num_ch1_atoms = 0;
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst .num_ch2_atoms = 0;
// synopsys translate_on

// Location: LABCELL_X122_Y22_N33
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder_combout  = ( \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|locked 
// [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|locked [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y22_N35
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y22_N15
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder_combout  = ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y22_N17
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y26_N59
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y26_N25
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N54
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2] & ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q  & ( (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] & 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1])))) ) ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2] 
// & ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q  & ( (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] & 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1])))) ) ) ) # ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2] & 
// ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q  & ( (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & 
// ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r 
// [1]))) ) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q ),
	.datae(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2]),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0 .lut_mask = 64'h0000007700070070;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N56
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N18
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2_combout  = ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] & ( 
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q  & ( (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & 
// ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r 
// [1]))) ) ) ) # ( !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q  & ( (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2] & 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1])))) ) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q ),
	.datae(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0]),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2 .lut_mask = 64'h0070000000770000;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N20
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X122_Y26_N58
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N24
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE_q  & ( 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1] & (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r 
// [1] & (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] $ (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1])))) # 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1] & ((!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] $ 
// (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1])))) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1]),
	.datae(gnd),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1 .lut_mask = 64'h0000000007700770;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N26
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1] (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1] .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X122_Y26_N6
arriav_lcell_comb \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0 (
// Equation(s):
// \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0_combout  = ( \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2] & ( 
// !\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0] & ( (!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1] & 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q  & ((\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]) # 
// (\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1])))) ) ) )

	.dataa(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].sync_r [1]),
	.datab(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[0].sync_r [1]),
	.datac(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [1]),
	.datad(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_pll.counter_pll_powerdown|r_reset_stat~q ),
	.datae(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [2]),
	.dataf(!\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0 .extended_lut = "off";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0 .lut_mask = 64'h0000007000000000;
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X122_Y26_N7
dffeas \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset (
	.clk(\pll1_inst1|pll1_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|reset_cond~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset .is_wysiwyg = "true";
defparam \PHY1|custom_phy_inst|A5|gen_embedded_reset.reset_controller|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_X132_Y37_N3
arriav_clkena \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 (
	.inclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ),
	.ena(vcc),
	.outclk(\PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 .clock_type = "periphery clock";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 .disable_mode = "low";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 .ena_register_mode = "always enabled";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 .ena_register_power_up = "high";
defparam \PHY1|custom_phy_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X116_Y0_N1
arriav_io_ibuf \bufi1_inst2|bufi1_iobuf_in_1qh_component|ibufa_0 (
	.i(SYSREF0),
	.ibar(\SYSREF0(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\bufi1_inst2|bufi1_iobuf_in_1qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi1_inst2|bufi1_iobuf_in_1qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi1_inst2|bufi1_iobuf_in_1qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N52
arriav_io_ibuf \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_1 (
	.i(FLASH_MISO_3V3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_1 .bus_hold = "false";
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y101_N18
arriav_io_ibuf \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_3 (
	.i(ONET2_RX_LOS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_3 .bus_hold = "false";
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y101_N18
arriav_io_ibuf \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_4 (
	.i(ONET1_RX_LOS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi5_inst|bufi5_iobuf_in_5qh_component|wire_ibufa_o [4]));
// synopsys translate_off
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_4 .bus_hold = "false";
defparam \bufi5_inst|bufi5_iobuf_in_5qh_component|ibufa_4 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N18
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_0 (
	.i(A2_SDOUT_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N41
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_1 (
	.i(A2_OVRB_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_1 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N35
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_2 (
	.i(A2_OVRA_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_2 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X103_Y0_N1
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_3 (
	.i(A1_SDOUT_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_3 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N58
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_4 (
	.i(A1_OVRB_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [4]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_4 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_4 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N41
arriav_io_ibuf \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_5 (
	.i(A1_OVRA_1V8),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi6_inst2|bufi6_iobuf_in_6qh_component|wire_ibufa_o [5]));
// synopsys translate_off
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_5 .bus_hold = "false";
defparam \bufi6_inst2|bufi6_iobuf_in_6qh_component|ibufa_5 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N75
arriav_io_ibuf \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_0 (
	.i(D2_ALARM),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi4_inst1|bufi4_iobuf_in_4qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N58
arriav_io_ibuf \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_1 (
	.i(D1_ALARM),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi4_inst1|bufi4_iobuf_in_4qh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_1 .bus_hold = "false";
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X97_Y0_N1
arriav_io_ibuf \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_2 (
	.i(D1_SYNCB),
	.ibar(\D1_SYNCB(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\bufi4_inst1|bufi4_iobuf_in_4qh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_2 .bus_hold = "false";
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N1
arriav_io_ibuf \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_3 (
	.i(D2_SYNCB),
	.ibar(\D2_SYNCB(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\bufi4_inst1|bufi4_iobuf_in_4qh_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_3 .bus_hold = "false";
defparam \bufi4_inst1|bufi4_iobuf_in_4qh_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y101_N52
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_0 (
	.i(RD_BUS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_0 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y101_N35
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_1 (
	.i(WR_BUS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_1 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y101_N58
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_2 (
	.i(OK_BUS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_2 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y101_N41
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_3 (
	.i(WDATA_MK[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [3]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_3 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_3 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y101_N58
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_4 (
	.i(WDATA_MK[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [4]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_4 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_4 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y101_N35
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_5 (
	.i(WDATA_MK[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [5]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_5 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_5 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y101_N52
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_6 (
	.i(WDATA_MK[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [6]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_6 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_6 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y101_N1
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_7 (
	.i(WDATA_MK[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [7]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_7 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_7 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y101_N18
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_8 (
	.i(WDATA_MK[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [8]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_8 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_8 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y101_N35
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_9 (
	.i(WDATA_MK[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [9]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_9 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_9 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y101_N52
arriav_io_ibuf \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_10 (
	.i(WDATA_MK[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufin20_inst|bufin20_iobuf_in_irh_component|wire_ibufa_o [10]));
// synopsys translate_off
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_10 .bus_hold = "false";
defparam \bufin20_inst|bufin20_iobuf_in_irh_component|ibufa_10 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y101_N35
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_7 (
	.i(ADDR3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [7]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_7 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_7 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y101_N52
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_8 (
	.i(ADDR2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [8]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_8 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_8 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X126_Y101_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_9 (
	.i(ADDR1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [9]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_9 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_9 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X126_Y101_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_10 (
	.i(ADDR0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [10]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_10 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_10 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X126_Y101_N52
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_11 (
	.i(SYS_REF),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [11]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_11 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_11 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y101_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_12 (
	.i(D2_ALARM_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [12]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_12 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_12 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y101_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_13 (
	.i(D1_ALARM_FPGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [13]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_13 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_13 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y101_N58
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_14 (
	.i(LMK_STATUS_LD2_3V3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [14]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_14 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_14 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_16 (
	.i(IZL4_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [16]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_16 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_16 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_17 (
	.i(IZL3_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [17]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_17 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_17 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N58
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_18 (
	.i(IZL2_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [18]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_18 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_18 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N41
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_19 (
	.i(IZL1_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [19]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_19 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_19 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_20 (
	.i(KAN4_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [20]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_20 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_20 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_21 (
	.i(KAN3_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [21]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_21 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_21 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_22 (
	.i(KAN2_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [22]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_22 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_22 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_23 (
	.i(KAN1_KONTROL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [23]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_23 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_23 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y101_N41
arriav_io_ibuf \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_0 (
	.i(D_MOSI),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi3_inst1|bufi3_iobuf_in_3qh_component|wire_ibufa_o [0]));
// synopsys translate_off
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_0 .bus_hold = "false";
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_0 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y101_N92
arriav_io_ibuf \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_1 (
	.i(CLK_MO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi3_inst1|bufi3_iobuf_in_3qh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_1 .bus_hold = "false";
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y101_N75
arriav_io_ibuf \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_2 (
	.i(CE_MO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bufi3_inst1|bufi3_iobuf_in_3qh_component|wire_ibufa_o [2]));
// synopsys translate_off
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_2 .bus_hold = "false";
defparam \bufi3_inst1|bufi3_iobuf_in_3qh_component|ibufa_2 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y101_N18
arriav_io_ibuf \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_1 (
	.i(CS_FPGA1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buf_io1_inst|buf_io1_iobuf_in_orh_component|wire_ibufa_o [1]));
// synopsys translate_off
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_1 .bus_hold = "false";
defparam \buf_io1_inst|buf_io1_iobuf_in_orh_component|ibufa_1 .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N1
arriav_io_ibuf \FPGA_SYNC1~input (
	.i(FPGA_SYNC1),
	.ibar(\FPGA_SYNC1(n) ),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_SYNC1~input_o ));
// synopsys translate_off
defparam \FPGA_SYNC1~input .bus_hold = "false";
defparam \FPGA_SYNC1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
arriav_io_ibuf \D1_SDO~input (
	.i(D1_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D1_SDO~input_o ));
// synopsys translate_off
defparam \D1_SDO~input .bus_hold = "false";
defparam \D1_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N18
arriav_io_ibuf \D2_SDO~input (
	.i(D2_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\D2_SDO~input_o ));
// synopsys translate_off
defparam \D2_SDO~input .bus_hold = "false";
defparam \D2_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X111_Y94_N3
arriav_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
