--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.368(R)|      SLOW  |   -2.019(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.732(R)|      SLOW  |   -2.347(R)|      FAST  |CLOCK_100         |   0.000|
RESET       |   10.785(R)|      SLOW  |   -1.148(R)|      FAST  |CLOCK_100         |   0.000|
            |    8.897(R)|      SLOW  |   -2.711(R)|      FAST  |CLOCK_250         |   0.000|
            |    6.269(F)|      SLOW  |   -3.070(F)|      FAST  |CLOCK_250         |   0.000|
RX          |    3.514(R)|      SLOW  |   -1.271(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>     |         6.919(R)|      SLOW  |         4.414(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.518(R)|      SLOW  |         5.539(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |         9.192(R)|      SLOW  |         4.353(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |         8.785(R)|      SLOW  |         3.739(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |         8.784(R)|      SLOW  |         3.811(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |        10.635(R)|      SLOW  |         5.993(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |        10.629(R)|      SLOW  |         6.070(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        11.702(R)|      SLOW  |         7.138(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        11.525(R)|      SLOW  |         7.141(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |        11.036(R)|      SLOW  |         6.009(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        12.285(R)|      SLOW  |         7.330(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        11.934(R)|      SLOW  |         7.331(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |         8.795(R)|      SLOW  |         4.246(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |         8.959(R)|      SLOW  |         4.066(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |         8.959(R)|      SLOW  |         4.290(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         8.586(R)|      SLOW  |         3.721(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         9.741(R)|      SLOW  |         4.115(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         9.175(R)|      SLOW  |         4.296(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         9.515(R)|      SLOW  |         4.540(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        10.394(R)|      SLOW  |         6.175(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         9.248(R)|      SLOW  |         4.796(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         9.301(R)|      SLOW  |         4.703(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |         9.321(R)|      SLOW  |         5.363(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |         8.831(R)|      SLOW  |         4.834(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |         9.321(R)|      SLOW  |         4.162(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |        10.947(R)|      SLOW  |         5.382(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |         8.795(R)|      SLOW  |         4.426(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         9.224(R)|      SLOW  |         4.101(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         9.521(R)|      SLOW  |         3.881(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |         9.437(R)|      SLOW  |         4.402(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |         8.789(R)|      SLOW  |         4.892(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |         9.348(R)|      SLOW  |         5.161(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |         9.375(R)|      SLOW  |         5.484(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |         9.375(R)|      SLOW  |         5.219(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.051(R)|      SLOW  |         4.660(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         5.801(R)|      SLOW  |         3.856(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |        10.637(R)|      SLOW  |         6.861(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |         6.835(R)|      SLOW  |         4.381(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |         5.102(R)|      SLOW  |         3.137(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         6.180(R)|      SLOW  |         3.986(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         5.897(R)|      SLOW  |         3.782(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         5.749(R)|      SLOW  |         3.728(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         5.711(R)|      SLOW  |         3.703(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.066(R)|      SLOW  |         3.884(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.343(R)|      SLOW  |         5.269(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.649(R)|      SLOW  |         4.269(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         6.656(R)|      SLOW  |         4.221(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.332(R)|      SLOW  |         4.673(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         6.119(R)|      SLOW  |         3.944(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.652(R)|      SLOW  |         4.867(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.247(F)|      SLOW  |         4.610(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         5.990(R)|      SLOW  |         3.857(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         5.953(R)|      SLOW  |         3.840(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         8.729(R)|      SLOW  |         5.541(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         8.962(R)|      SLOW  |         5.563(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         8.256(R)|      SLOW  |         5.194(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.472(R)|      SLOW  |         4.146(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         6.493(R)|      SLOW  |         4.107(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.003(R)|      SLOW  |         5.036(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         5.776(R)|      SLOW  |         3.742(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         5.926(R)|      SLOW  |         3.829(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.604|    3.196|         |    3.488|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.578|
CLOCK          |COUNT_CLK_P    |    4.536|
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |SYNC_CLOCK     |    5.553|
---------------+---------------+---------+


Analysis completed Thu Oct  6 12:01:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 562 MB



