{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600950038475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600950038480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 15:20:38 2020 " "Processing started: Thu Sep 24 15:20:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600950038480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600950038480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2 -c ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600950038480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600950038983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600950038983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex2 " "Found entity 1: ex2" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600950048609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600950048609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2 " "Elaborating entity \"ex2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600950048642 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[45\] ex2.v(5) " "Output port \"HEX\[45\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[42\] ex2.v(5) " "Output port \"HEX\[42\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[39..38\] ex2.v(5) " "Output port \"HEX\[39..38\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[28..27\] ex2.v(5) " "Output port \"HEX\[28..27\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[24..22\] ex2.v(5) " "Output port \"HEX\[24..22\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[14\] ex2.v(5) " "Output port \"HEX\[14\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[7..3\] ex2.v(5) " "Output port \"HEX\[7..3\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX\[0\] ex2.v(5) " "Output port \"HEX\[0\]\" at ex2.v(5) has no driver" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600950048644 "|ex2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] GND " "Pin \"HEX\[3\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\] GND " "Pin \"HEX\[4\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\] GND " "Pin \"HEX\[5\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\] GND " "Pin \"HEX\[6\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[7\] GND " "Pin \"HEX\[7\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[14\] GND " "Pin \"HEX\[14\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[22\] GND " "Pin \"HEX\[22\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[23\] GND " "Pin \"HEX\[23\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[24\] GND " "Pin \"HEX\[24\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[27\] GND " "Pin \"HEX\[27\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[28\] GND " "Pin \"HEX\[28\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[38\] GND " "Pin \"HEX\[38\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[39\] GND " "Pin \"HEX\[39\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[42\] GND " "Pin \"HEX\[42\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[45\] GND " "Pin \"HEX\[45\]\" is stuck at GND" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600950048954 "|ex2|HEX[45]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600950048954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600950049116 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600950049116 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ex2.v" "" { Text "C:/Users/79030/Desktop/FPGA/Week 4/ex2/ex2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600950049170 "|ex2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600950049170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600950049170 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600950049170 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600950049170 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600950049205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 24 15:20:49 2020 " "Processing ended: Thu Sep 24 15:20:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600950049205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600950049205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600950049205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600950049205 ""}
