open Hardcaml

let () = Rtl.print Verilog (Cpu.circuit ())
