INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/src/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/src/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vis_centroid_0_1/sim/vis_centroid_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/sim/vp_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_13
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13_viv
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_13
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" into library c_reg_fd_v12_0_4
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_4_viv
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" into library xbip_addsub_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd" into library c_addsub_v12_0_11
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_lut6_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_base_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_legacy
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11_viv
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/rgb2ycbcr_0_1/src/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_dsp48_acc_v3_0_4/xbip_dsp48_acc_v3_0_vh_rfs.vhd" into library xbip_dsp48_acc_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_acc_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/xbip_accum_v3_0_4/xbip_accum_v3_0_vh_rfs.vhd" into library xbip_accum_v3_0_4
INFO: [VRFC 10-307] analyzing entity fabric_piped_accum
INFO: [VRFC 10-307] analyzing entity xbip_accum_v3_0_4_viv
INFO: [VRFC 10-307] analyzing entity xbip_accum_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic/ip/vp_0/src/centroid_0_1/src/c_accum_v12_0_11/c_accum_v12_0_vh_rfs.vhd" into library c_accum_v12_0_11
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_fabric_legacy
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_legacy
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11_viv
INFO: [VRFC 10-307] analyzing entity c_accum_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m10.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m01.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m01
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/SR/lab11/zad11_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ip/vp_0/src/centroid_0_1/sim/acc_m00.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity acc_m00
