set ::env(PROJECT_NAME) mcs_4
set ::env(DESIGN_TOP) i4004
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/mcs-4/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/mcs-4/rtl/i4004.v
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) processor
