// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/31/2018 15:34:32"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cputop (
	SEGX_A,
	SEGX_B,
	SEGX_C,
	SEGX_D,
	SEGX_E,
	SEGX_F,
	SEGX_G,
	SEGX_H,
	SEGX_SEL,
	SEG_A,
	SEG_B,
	SEG_SELA,
	SEG_SELB,
	LED,
	BZ,
	PSW_D0,
	PSW_D1,
	CLK,
	CLK20MHZ,
	RSTN);
output 	[7:0] SEGX_A;
output 	[7:0] SEGX_B;
output 	[7:0] SEGX_C;
output 	[7:0] SEGX_D;
output 	[7:0] SEGX_E;
output 	[7:0] SEGX_F;
output 	[7:0] SEGX_G;
output 	[7:0] SEGX_H;
output 	[8:0] SEGX_SEL;
output 	[7:0] SEG_A;
output 	[7:0] SEG_B;
output 	[3:0] SEG_SELA;
output 	[3:0] SEG_SELB;
output 	[7:0] LED;
output 	BZ;
input 	PSW_D0;
input 	PSW_D1;
input 	CLK;
input 	CLK20MHZ;
input 	RSTN;

// Design Ports Information
// SEGX_A[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_A[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[4]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_B[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[5]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_C[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[6]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_D[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[5]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[6]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_E[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[5]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[6]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_F[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[3]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_G[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[3]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[6]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_H[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[5]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[6]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEGX_SEL[8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[4]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_A[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[0]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_B[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELA[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELA[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELA[2]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELA[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELB[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELB[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELB[2]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG_SELB[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BZ	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RSTN	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK20MHZ	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSW_D0	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PSW_D1	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_min_1200mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~0 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~1 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~2 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~3 ;
wire \SEGX_A[0]~output_o ;
wire \SEGX_A[1]~output_o ;
wire \SEGX_A[2]~output_o ;
wire \SEGX_A[3]~output_o ;
wire \SEGX_A[4]~output_o ;
wire \SEGX_A[5]~output_o ;
wire \SEGX_A[6]~output_o ;
wire \SEGX_A[7]~output_o ;
wire \SEGX_B[0]~output_o ;
wire \SEGX_B[1]~output_o ;
wire \SEGX_B[2]~output_o ;
wire \SEGX_B[3]~output_o ;
wire \SEGX_B[4]~output_o ;
wire \SEGX_B[5]~output_o ;
wire \SEGX_B[6]~output_o ;
wire \SEGX_B[7]~output_o ;
wire \SEGX_C[0]~output_o ;
wire \SEGX_C[1]~output_o ;
wire \SEGX_C[2]~output_o ;
wire \SEGX_C[3]~output_o ;
wire \SEGX_C[4]~output_o ;
wire \SEGX_C[5]~output_o ;
wire \SEGX_C[6]~output_o ;
wire \SEGX_C[7]~output_o ;
wire \SEGX_D[0]~output_o ;
wire \SEGX_D[1]~output_o ;
wire \SEGX_D[2]~output_o ;
wire \SEGX_D[3]~output_o ;
wire \SEGX_D[4]~output_o ;
wire \SEGX_D[5]~output_o ;
wire \SEGX_D[6]~output_o ;
wire \SEGX_D[7]~output_o ;
wire \SEGX_E[0]~output_o ;
wire \SEGX_E[1]~output_o ;
wire \SEGX_E[2]~output_o ;
wire \SEGX_E[3]~output_o ;
wire \SEGX_E[4]~output_o ;
wire \SEGX_E[5]~output_o ;
wire \SEGX_E[6]~output_o ;
wire \SEGX_E[7]~output_o ;
wire \SEGX_F[0]~output_o ;
wire \SEGX_F[1]~output_o ;
wire \SEGX_F[2]~output_o ;
wire \SEGX_F[3]~output_o ;
wire \SEGX_F[4]~output_o ;
wire \SEGX_F[5]~output_o ;
wire \SEGX_F[6]~output_o ;
wire \SEGX_F[7]~output_o ;
wire \SEGX_G[0]~output_o ;
wire \SEGX_G[1]~output_o ;
wire \SEGX_G[2]~output_o ;
wire \SEGX_G[3]~output_o ;
wire \SEGX_G[4]~output_o ;
wire \SEGX_G[5]~output_o ;
wire \SEGX_G[6]~output_o ;
wire \SEGX_G[7]~output_o ;
wire \SEGX_H[0]~output_o ;
wire \SEGX_H[1]~output_o ;
wire \SEGX_H[2]~output_o ;
wire \SEGX_H[3]~output_o ;
wire \SEGX_H[4]~output_o ;
wire \SEGX_H[5]~output_o ;
wire \SEGX_H[6]~output_o ;
wire \SEGX_H[7]~output_o ;
wire \SEGX_SEL[0]~output_o ;
wire \SEGX_SEL[1]~output_o ;
wire \SEGX_SEL[2]~output_o ;
wire \SEGX_SEL[3]~output_o ;
wire \SEGX_SEL[4]~output_o ;
wire \SEGX_SEL[5]~output_o ;
wire \SEGX_SEL[6]~output_o ;
wire \SEGX_SEL[7]~output_o ;
wire \SEGX_SEL[8]~output_o ;
wire \SEG_A[0]~output_o ;
wire \SEG_A[1]~output_o ;
wire \SEG_A[2]~output_o ;
wire \SEG_A[3]~output_o ;
wire \SEG_A[4]~output_o ;
wire \SEG_A[5]~output_o ;
wire \SEG_A[6]~output_o ;
wire \SEG_A[7]~output_o ;
wire \SEG_B[0]~output_o ;
wire \SEG_B[1]~output_o ;
wire \SEG_B[2]~output_o ;
wire \SEG_B[3]~output_o ;
wire \SEG_B[4]~output_o ;
wire \SEG_B[5]~output_o ;
wire \SEG_B[6]~output_o ;
wire \SEG_B[7]~output_o ;
wire \SEG_SELA[0]~output_o ;
wire \SEG_SELA[1]~output_o ;
wire \SEG_SELA[2]~output_o ;
wire \SEG_SELA[3]~output_o ;
wire \SEG_SELB[0]~output_o ;
wire \SEG_SELB[1]~output_o ;
wire \SEG_SELB[2]~output_o ;
wire \SEG_SELB[3]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \BZ~output_o ;
wire \CLK20MHZ~input_o ;
wire \CLK20MHZ~inputclkctrl_outclk ;
wire \sevenseg|count0[0]~39_combout ;
wire \RSTN~input_o ;
wire \sevenseg|count0[1]~13_combout ;
wire \sevenseg|count0[1]~14 ;
wire \sevenseg|count0[2]~15_combout ;
wire \sevenseg|count0[2]~16 ;
wire \sevenseg|count0[3]~17_combout ;
wire \sevenseg|count0[3]~18 ;
wire \sevenseg|count0[4]~19_combout ;
wire \sevenseg|count0[4]~20 ;
wire \sevenseg|count0[5]~21_combout ;
wire \sevenseg|count0[5]~22 ;
wire \sevenseg|count0[6]~23_combout ;
wire \sevenseg|count0[6]~24 ;
wire \sevenseg|count0[7]~25_combout ;
wire \sevenseg|Equal0~1_combout ;
wire \sevenseg|count0[7]~26 ;
wire \sevenseg|count0[8]~27_combout ;
wire \sevenseg|count0[8]~28 ;
wire \sevenseg|count0[9]~29_combout ;
wire \sevenseg|count0[9]~30 ;
wire \sevenseg|count0[10]~31_combout ;
wire \sevenseg|count0[10]~32 ;
wire \sevenseg|count0[11]~33_combout ;
wire \sevenseg|count0[11]~34 ;
wire \sevenseg|count0[12]~35_combout ;
wire \sevenseg|count0[12]~36 ;
wire \sevenseg|count0[13]~37_combout ;
wire \sevenseg|Equal0~3_combout ;
wire \sevenseg|Equal0~0_combout ;
wire \sevenseg|Equal0~2_combout ;
wire \sevenseg|Equal0~4_combout ;
wire \sevenseg|count1~2_combout ;
wire \sevenseg|count1[1]~0_combout ;
wire \sevenseg|count1[2]~1_combout ;
wire \sevenseg|count1~3_combout ;
wire \sevenseg|Mux6~0_combout ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \cpu|sm|Selector1~0_combout ;
wire \cpu|sm|Selector2~0_combout ;
wire \cpu|sm|Selector0~0_combout ;
wire \PSW_D1~input_o ;
wire \PSW_D0~input_o ;
wire \cpu|sm|Selector3~0_combout ;
wire \cpu|sm|Selector3~1_combout ;
wire \cpu|pc|q[0]~16_combout ;
wire \cpu|alu|Add2~1 ;
wire \cpu|alu|Add2~3 ;
wire \cpu|alu|Add2~5 ;
wire \cpu|alu|Add2~7 ;
wire \cpu|alu|Add2~9 ;
wire \cpu|alu|Add2~11 ;
wire \cpu|alu|Add2~13 ;
wire \cpu|alu|Add2~14_combout ;
wire \cpu|alu|WideNor4~0_combout ;
wire \cpu|irp1|q[7]~feeder_combout ;
wire \cpu|alu|Selector3~1_combout ;
wire \cpu|comb~2_combout ;
wire \cpu|comb~5_combout ;
wire \cpu|comb~3_combout ;
wire \cpu|comb~4_combout ;
wire \cpu|irp2|q[2]~feeder_combout ;
wire \cpu|regfile|always0~0_combout ;
wire \cpu|regfile|always0~1_combout ;
wire \cpu|regfile|q0[12]~1_combout ;
wire \cpu|regfile|q0[12]~2_combout ;
wire \cpu|regfile|Decoder0~4_combout ;
wire \cpu|regfile|Decoder0~0_combout ;
wire \cpu|regfile|Decoder0~3_combout ;
wire \cpu|sr1|Mux15~0_combout ;
wire \cpu|sr1|Mux15~1_combout ;
wire \cpu|regfile|q3[0]~feeder_combout ;
wire \cpu|regfile|Decoder0~5_combout ;
wire \cpu|regfile|Decoder0~1_combout ;
wire \cpu|regfile|Decoder0~2_combout ;
wire \cpu|regfile|Decoder0~6_combout ;
wire \cpu|sr1|Mux15~2_combout ;
wire \cpu|sr1|Mux15~3_combout ;
wire \cpu|sr1|Mux15~4_combout ;
wire \cpu|sr1|q[0]~_Duplicate_1_q ;
wire \cpu|alu|WideOr1~1_combout ;
wire \cpu|alu|WideOr1~2_combout ;
wire \cpu|alu|WideNor8~combout ;
wire \cpu|alu|q[12]~2_combout ;
wire \cpu|alu|Add2~2_combout ;
wire \cpu|alu|Selector14~1_combout ;
wire \cpu|regfile|Decoder0~7_combout ;
wire \cpu|sr2|Mux14~0_combout ;
wire \cpu|sr2|Mux14~1_combout ;
wire \cpu|sr2|Mux14~2_combout ;
wire \cpu|sr2|Mux14~3_combout ;
wire \cpu|sr2|Mux14~4_combout ;
wire \cpu|sr2|q[1]~_Duplicate_1_q ;
wire \cpu|alu|WideNor9~combout ;
wire \cpu|alu|WideNor3~combout ;
wire \cpu|alu|WideNor5~0_combout ;
wire \cpu|alu|WideOr1~3_combout ;
wire \cpu|alu|WideOr1~4_combout ;
wire \cpu|alu|WideOr1~5_combout ;
wire \cpu|alu|WideOr1~6_combout ;
wire \cpu|alu|WideOr1~7_combout ;
wire \cpu|alu|WideOr1~8_combout ;
wire \cpu|alu|WideOr1~0_combout ;
wire \cpu|alu|Add0~3_combout ;
wire \cpu|alu|Add0~26_combout ;
wire \cpu|alu|Add0~27_combout ;
wire \cpu|alu|Add0~28_combout ;
wire \cpu|alu|Add0~29_combout ;
wire \cpu|alu|Add0~30_combout ;
wire \cpu|alu|Add0~31_combout ;
wire \cpu|alu|WideOr1~9_combout ;
wire \cpu|alu|Add0~19_combout ;
wire \cpu|alu|Add0~32_combout ;
wire \cpu|alu|Add0~34 ;
wire \cpu|alu|Add0~35_combout ;
wire \cpu|alu|WideNor4~combout ;
wire \cpu|alu|Add2~4_combout ;
wire \cpu|alu|Selector13~1_combout ;
wire \cpu|alu|Add2~6_combout ;
wire \cpu|alu|Selector12~1_combout ;
wire \cpu|sr1|q[2]~_Duplicate_1_q ;
wire \cpu|sr1|q[3]~_Duplicate_1_q ;
wire \cpu|sr1|q[4]~_Duplicate_1feeder_combout ;
wire \cpu|sr1|q[4]~_Duplicate_1_q ;
wire \cpu|sr1|q[5]~_Duplicate_1_q ;
wire \cpu|sr1|q[6]~_Duplicate_1_q ;
wire \cpu|regfile|q5[2]~feeder_combout ;
wire \cpu|sr2|Mux13~0_combout ;
wire \cpu|sr2|Mux13~1_combout ;
wire \cpu|sr2|Mux13~2_combout ;
wire \cpu|sr2|Mux13~3_combout ;
wire \cpu|sr2|Mux13~4_combout ;
wire \cpu|sr2|q[2]~_Duplicate_1_q ;
wire \cpu|sr2|Mux12~2_combout ;
wire \cpu|sr2|Mux12~3_combout ;
wire \cpu|sr2|Mux12~0_combout ;
wire \cpu|sr2|Mux12~1_combout ;
wire \cpu|sr2|Mux12~4_combout ;
wire \cpu|sr2|q[3]~_Duplicate_1_q ;
wire \cpu|sr2|Mux11~2_combout ;
wire \cpu|regfile|q2[4]~feeder_combout ;
wire \cpu|sr2|Mux11~3_combout ;
wire \cpu|sr2|Mux11~0_combout ;
wire \cpu|sr2|Mux11~1_combout ;
wire \cpu|sr2|Mux11~4_combout ;
wire \cpu|sr2|q[4]~_Duplicate_1_q ;
wire \cpu|sr2|Mux10~2_combout ;
wire \cpu|sr2|Mux10~3_combout ;
wire \cpu|sr2|Mux10~0_combout ;
wire \cpu|sr2|Mux10~1_combout ;
wire \cpu|sr2|Mux10~4_combout ;
wire \cpu|sr2|q[5]~_Duplicate_1_q ;
wire \cpu|sr2|Mux9~2_combout ;
wire \cpu|sr2|Mux9~3_combout ;
wire \cpu|sr2|Mux9~0_combout ;
wire \cpu|regfile|q7[6]~feeder_combout ;
wire \cpu|sr2|Mux9~1_combout ;
wire \cpu|sr2|Mux9~4_combout ;
wire \cpu|sr2|q[6]~_Duplicate_1_q ;
wire \cpu|sr2|Mux8~2_combout ;
wire \cpu|sr2|Mux8~3_combout ;
wire \cpu|regfile|q7[7]~feeder_combout ;
wire \cpu|sr2|Mux8~0_combout ;
wire \cpu|sr2|Mux8~1_combout ;
wire \cpu|sr2|Mux8~4_combout ;
wire \cpu|sr2|q[7]~_Duplicate_1_q ;
wire \cpu|sr2|Mux7~0_combout ;
wire \cpu|regfile|q7[8]~feeder_combout ;
wire \cpu|sr2|Mux7~1_combout ;
wire \cpu|sr2|Mux7~2_combout ;
wire \cpu|sr2|Mux7~3_combout ;
wire \cpu|sr2|Mux7~4_combout ;
wire \cpu|sr2|q[8]~_Duplicate_1feeder_combout ;
wire \cpu|sr2|q[8]~_Duplicate_1_q ;
wire \cpu|pc1|q[8]~feeder_combout ;
wire \cpu|alu|Add2~15 ;
wire \cpu|alu|Add2~17 ;
wire \cpu|alu|Add2~18_combout ;
wire \cpu|alu|Selector6~1_combout ;
wire \cpu|regfile|q7[9]~feeder_combout ;
wire \cpu|sr1|Mux6~0_combout ;
wire \cpu|sr1|Mux6~1_combout ;
wire \cpu|sr1|Mux6~2_combout ;
wire \cpu|sr1|Mux6~3_combout ;
wire \cpu|sr1|Mux6~4_combout ;
wire \cpu|sr2|Mux5~0_combout ;
wire \cpu|sr2|Mux5~1_combout ;
wire \cpu|sr2|Mux5~2_combout ;
wire \cpu|sr2|Mux5~3_combout ;
wire \cpu|sr2|Mux5~4_combout ;
wire \cpu|sr2|q[10]~_Duplicate_1feeder_combout ;
wire \cpu|sr2|q[10]~_Duplicate_1_q ;
wire \cpu|regfile|q0[11]~feeder_combout ;
wire \cpu|sr2|Mux4~2_combout ;
wire \cpu|sr2|Mux4~3_combout ;
wire \cpu|sr2|Mux4~0_combout ;
wire \cpu|sr2|Mux4~1_combout ;
wire \cpu|sr2|Mux4~4_combout ;
wire \cpu|sr2|q[11]~_Duplicate_1_q ;
wire \cpu|alu|Selector2~1_combout ;
wire \cpu|regfile|q4[12]~feeder_combout ;
wire \cpu|sr1|Mux3~0_combout ;
wire \cpu|sr1|Mux3~1_combout ;
wire \cpu|sr1|Mux3~2_combout ;
wire \cpu|sr1|Mux3~3_combout ;
wire \cpu|sr1|Mux3~4_combout ;
wire \cpu|sr1|Mux2~0_combout ;
wire \cpu|sr1|Mux2~1_combout ;
wire \cpu|sr1|Mux2~2_combout ;
wire \cpu|sr1|Mux2~3_combout ;
wire \cpu|sr1|Mux2~4_combout ;
wire \cpu|sr2|Mux1~2_combout ;
wire \cpu|sr2|Mux1~3_combout ;
wire \cpu|regfile|q7[14]~feeder_combout ;
wire \cpu|sr2|Mux1~0_combout ;
wire \cpu|sr2|Mux1~1_combout ;
wire \cpu|sr2|Mux1~4_combout ;
wire \cpu|sr2|q[14]~_Duplicate_1_q ;
wire \cpu|sr1|Mux0~2_combout ;
wire \cpu|sr1|Mux0~3_combout ;
wire \cpu|sr1|Mux0~0_combout ;
wire \cpu|sr1|Mux0~1_combout ;
wire \cpu|sr1|Mux0~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~0 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~1 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~2 ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~3 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \cpu|alu|Selector1~0_combout ;
wire \cpu|alu|Add2~19 ;
wire \cpu|alu|Add2~21 ;
wire \cpu|alu|Add2~23 ;
wire \cpu|alu|Add2~25 ;
wire \cpu|alu|Add2~27 ;
wire \cpu|alu|Add2~28_combout ;
wire \cpu|alu|Selector1~1_combout ;
wire \cpu|alu|Add0~0_combout ;
wire \cpu|alu|Add0~64_combout ;
wire \cpu|sr1|q[14]~_Duplicate_1_q ;
wire \cpu|alu|Add0~2_combout ;
wire \cpu|alu|Add0~63_combout ;
wire \cpu|alu|Add0~59_combout ;
wire \cpu|sr1|q[13]~_Duplicate_1_q ;
wire \cpu|alu|Add0~60_combout ;
wire \cpu|alu|Add0~1_combout ;
wire \cpu|sr1|q[12]~_Duplicate_1_q ;
wire \cpu|alu|Add0~4_combout ;
wire \cpu|alu|Add0~5_combout ;
wire \cpu|sr1|q[11]~_Duplicate_1feeder_combout ;
wire \cpu|sr1|q[11]~_Duplicate_1_q ;
wire \cpu|alu|Add0~6_combout ;
wire \cpu|sr1|q[10]~_Duplicate_1_q ;
wire \cpu|alu|Add0~8_combout ;
wire \cpu|alu|Add0~7_combout ;
wire \cpu|alu|Add0~9_combout ;
wire \cpu|sr1|q[9]~_Duplicate_1_q ;
wire \cpu|alu|Add0~10_combout ;
wire \cpu|sr1|q[8]~_Duplicate_1_q ;
wire \cpu|alu|Add0~12_combout ;
wire \cpu|alu|Add0~11_combout ;
wire \cpu|alu|Add0~14_combout ;
wire \cpu|alu|Add0~13_combout ;
wire \cpu|alu|Add0~15_combout ;
wire \cpu|alu|Add0~16_combout ;
wire \cpu|alu|Add0~17_combout ;
wire \cpu|alu|Add0~18_combout ;
wire \cpu|alu|Add0~20_combout ;
wire \cpu|alu|Add0~21_combout ;
wire \cpu|alu|Add0~22_combout ;
wire \cpu|alu|Add0~23_combout ;
wire \cpu|alu|Add0~25_combout ;
wire \cpu|alu|Add0~24_combout ;
wire \cpu|alu|Add0~36 ;
wire \cpu|alu|Add0~38 ;
wire \cpu|alu|Add0~40 ;
wire \cpu|alu|Add0~42 ;
wire \cpu|alu|Add0~44 ;
wire \cpu|alu|Add0~46 ;
wire \cpu|alu|Add0~48 ;
wire \cpu|alu|Add0~50 ;
wire \cpu|alu|Add0~52 ;
wire \cpu|alu|Add0~54 ;
wire \cpu|alu|Add0~56 ;
wire \cpu|alu|Add0~58 ;
wire \cpu|alu|Add0~62 ;
wire \cpu|alu|Add0~65_combout ;
wire \cpu|alu|Selector1~2_combout ;
wire \cpu|alu|q[12]~4_combout ;
wire \cpu|regfile|q0~4_combout ;
wire \cpu|sr1|Mux1~2_combout ;
wire \cpu|sr1|Mux1~3_combout ;
wire \cpu|sr1|Mux1~0_combout ;
wire \cpu|sr1|Mux1~1_combout ;
wire \cpu|sr1|Mux1~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \cpu|alu|Add2~26_combout ;
wire \cpu|alu|Selector2~0_combout ;
wire \cpu|alu|Add0~61_combout ;
wire \cpu|alu|Selector2~2_combout ;
wire \cpu|regfile|q0~3_combout ;
wire \cpu|sr2|Mux2~0_combout ;
wire \cpu|sr2|Mux2~1_combout ;
wire \cpu|sr2|Mux2~2_combout ;
wire \cpu|sr2|Mux2~3_combout ;
wire \cpu|sr2|Mux2~4_combout ;
wire \cpu|sr2|q[13]~_Duplicate_1_q ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \cpu|alu|Selector3~0_combout ;
wire \cpu|alu|Add2~24_combout ;
wire \cpu|alu|Selector3~2_combout ;
wire \cpu|alu|Add0~57_combout ;
wire \cpu|alu|Selector3~3_combout ;
wire \cpu|regfile|q0~0_combout ;
wire \cpu|sr2|Mux3~0_combout ;
wire \cpu|sr2|Mux3~1_combout ;
wire \cpu|sr2|Mux3~2_combout ;
wire \cpu|sr2|Mux3~3_combout ;
wire \cpu|sr2|Mux3~4_combout ;
wire \cpu|sr2|q[12]~_Duplicate_1_q ;
wire \cpu|alu|Add2~22_combout ;
wire \cpu|alu|Selector4~1_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \cpu|alu|Selector4~0_combout ;
wire \cpu|alu|Add0~55_combout ;
wire \cpu|alu|Selector4~2_combout ;
wire \cpu|regfile|q0~9_combout ;
wire \cpu|sr1|Mux4~0_combout ;
wire \cpu|sr1|Mux4~1_combout ;
wire \cpu|sr1|Mux4~2_combout ;
wire \cpu|sr1|Mux4~3_combout ;
wire \cpu|sr1|Mux4~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \cpu|alu|Selector5~0_combout ;
wire \cpu|alu|Add0~53_combout ;
wire \cpu|alu|Add2~20_combout ;
wire \cpu|alu|Selector5~1_combout ;
wire \cpu|alu|Selector5~2_combout ;
wire \cpu|regfile|q0~8_combout ;
wire \cpu|sr1|Mux5~0_combout ;
wire \cpu|sr1|Mux5~1_combout ;
wire \cpu|sr1|Mux5~2_combout ;
wire \cpu|sr1|Mux5~3_combout ;
wire \cpu|sr1|Mux5~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \cpu|alu|Selector6~0_combout ;
wire \cpu|alu|Add0~51_combout ;
wire \cpu|alu|Selector6~2_combout ;
wire \cpu|regfile|q0~7_combout ;
wire \cpu|sr2|Mux6~0_combout ;
wire \cpu|sr2|Mux6~1_combout ;
wire \cpu|sr2|Mux6~2_combout ;
wire \cpu|sr2|Mux6~3_combout ;
wire \cpu|sr2|Mux6~4_combout ;
wire \cpu|sr2|q[9]~_Duplicate_1_q ;
wire \cpu|alu|Add2~16_combout ;
wire \cpu|alu|Selector7~1_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \cpu|alu|Selector7~0_combout ;
wire \cpu|alu|Add0~49_combout ;
wire \cpu|alu|Selector7~2_combout ;
wire \cpu|regfile|q0~6_combout ;
wire \cpu|sr1|Mux7~0_combout ;
wire \cpu|sr1|Mux7~1_combout ;
wire \cpu|sr1|Mux7~2_combout ;
wire \cpu|sr1|Mux7~3_combout ;
wire \cpu|sr1|Mux7~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \cpu|alu|Selector9~0_combout ;
wire \cpu|alu|Add0~45_combout ;
wire \cpu|alu|Add2~12_combout ;
wire \cpu|alu|Selector9~1_combout ;
wire \cpu|alu|Selector9~2_combout ;
wire \cpu|regfile|q0~12_combout ;
wire \cpu|sr1|Mux9~2_combout ;
wire \cpu|sr1|Mux9~3_combout ;
wire \cpu|sr1|Mux9~0_combout ;
wire \cpu|sr1|Mux9~1_combout ;
wire \cpu|sr1|Mux9~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \cpu|alu|Selector10~0_combout ;
wire \cpu|alu|Add0~43_combout ;
wire \cpu|alu|Add2~10_combout ;
wire \cpu|alu|Selector10~1_combout ;
wire \cpu|alu|Selector10~2_combout ;
wire \cpu|regfile|q0~11_combout ;
wire \cpu|regfile|q2[5]~feeder_combout ;
wire \cpu|sr1|Mux10~2_combout ;
wire \cpu|sr1|Mux10~3_combout ;
wire \cpu|sr1|Mux10~0_combout ;
wire \cpu|sr1|Mux10~1_combout ;
wire \cpu|sr1|Mux10~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \cpu|alu|Selector11~0_combout ;
wire \cpu|alu|Add2~8_combout ;
wire \cpu|alu|Selector11~1_combout ;
wire \cpu|alu|Add0~41_combout ;
wire \cpu|alu|Selector11~2_combout ;
wire \cpu|regfile|q0~10_combout ;
wire \cpu|sr1|Mux11~2_combout ;
wire \cpu|sr1|Mux11~3_combout ;
wire \cpu|sr1|Mux11~0_combout ;
wire \cpu|sr1|Mux11~1_combout ;
wire \cpu|sr1|Mux11~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \cpu|alu|Selector12~0_combout ;
wire \cpu|alu|Add0~39_combout ;
wire \cpu|alu|Selector12~2_combout ;
wire \cpu|regfile|q0~17_combout ;
wire \cpu|regfile|q3[3]~feeder_combout ;
wire \cpu|sr1|Mux12~2_combout ;
wire \cpu|sr1|Mux12~3_combout ;
wire \cpu|sr1|Mux12~0_combout ;
wire \cpu|sr1|Mux12~1_combout ;
wire \cpu|sr1|Mux12~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \cpu|alu|Selector13~0_combout ;
wire \cpu|alu|Add0~37_combout ;
wire \cpu|alu|Selector13~2_combout ;
wire \cpu|regfile|q0~16_combout ;
wire \cpu|sr1|Mux13~2_combout ;
wire \cpu|sr1|Mux13~3_combout ;
wire \cpu|sr1|Mux13~0_combout ;
wire \cpu|sr1|Mux13~1_combout ;
wire \cpu|sr1|Mux13~4_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \cpu|alu|Selector14~0_combout ;
wire \cpu|alu|Selector14~2_combout ;
wire \cpu|regfile|q0~15_combout ;
wire \cpu|regfile|q3[1]~feeder_combout ;
wire \cpu|sr1|Mux14~2_combout ;
wire \cpu|sr1|Mux14~3_combout ;
wire \cpu|sr1|Mux14~0_combout ;
wire \cpu|sr1|Mux14~1_combout ;
wire \cpu|sr1|Mux14~4_combout ;
wire \cpu|sr1|q[1]~_Duplicate_1_q ;
wire \cpu|regfile|q0~14_combout ;
wire \cpu|regfile|q7[0]~feeder_combout ;
wire \cpu|sr2|Mux15~0_combout ;
wire \cpu|sr2|Mux15~1_combout ;
wire \cpu|sr2|Mux15~2_combout ;
wire \cpu|sr2|Mux15~3_combout ;
wire \cpu|sr2|Mux15~4_combout ;
wire \cpu|sr2|q[0]~_Duplicate_1_q ;
wire \cpu|alu|Add2~29 ;
wire \cpu|alu|Add2~30_combout ;
wire \cpu|alu|Selector0~1_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \cpu|alu|Selector0~0_combout ;
wire \cpu|alu|Add0~68_combout ;
wire \cpu|sr1|q[15]~_Duplicate_1_q ;
wire \cpu|alu|Add0~67_combout ;
wire \cpu|alu|Add0~66 ;
wire \cpu|alu|Add0~69_combout ;
wire \cpu|alu|Selector0~2_combout ;
wire \cpu|regfile|q0~5_combout ;
wire \cpu|sr2|Mux0~0_combout ;
wire \cpu|sr2|Mux0~1_combout ;
wire \cpu|sr2|Mux0~2_combout ;
wire \cpu|sr2|Mux0~3_combout ;
wire \cpu|sr2|Mux0~4_combout ;
wire \cpu|sr2|q[15]~_Duplicate_1_q ;
wire \cpu|alu|LessThan0~1_cout ;
wire \cpu|alu|LessThan0~3_cout ;
wire \cpu|alu|LessThan0~5_cout ;
wire \cpu|alu|LessThan0~7_cout ;
wire \cpu|alu|LessThan0~9_cout ;
wire \cpu|alu|LessThan0~11_cout ;
wire \cpu|alu|LessThan0~13_cout ;
wire \cpu|alu|LessThan0~15_cout ;
wire \cpu|alu|LessThan0~17_cout ;
wire \cpu|alu|LessThan0~19_cout ;
wire \cpu|alu|LessThan0~21_cout ;
wire \cpu|alu|LessThan0~23_cout ;
wire \cpu|alu|LessThan0~25_cout ;
wire \cpu|alu|LessThan0~27_cout ;
wire \cpu|alu|LessThan0~29_cout ;
wire \cpu|alu|LessThan0~30_combout ;
wire \cpu|alu|q[12]~3_combout ;
wire \cpu|alu|Selector8~1_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \cpu|alu|Selector8~0_combout ;
wire \cpu|alu|Add0~47_combout ;
wire \cpu|alu|Selector8~2_combout ;
wire \cpu|regfile|q0~13_combout ;
wire \cpu|regfile|q2[7]~feeder_combout ;
wire \cpu|sr1|Mux8~2_combout ;
wire \cpu|sr1|Mux8~3_combout ;
wire \cpu|sr1|Mux8~0_combout ;
wire \cpu|sr1|Mux8~1_combout ;
wire \cpu|sr1|Mux8~4_combout ;
wire \cpu|sr1|q[7]~_Duplicate_1_q ;
wire \cpu|alu|WideNor0~2_combout ;
wire \cpu|alu|WideNor0~0_combout ;
wire \cpu|alu|WideNor0~3_combout ;
wire \cpu|alu|WideNor0~1_combout ;
wire \cpu|alu|WideNor0~4_combout ;
wire \cpu|alu|q[12]~0_combout ;
wire \cpu|alu|q[12]~1_combout ;
wire \cpu|alu|Add0~33_combout ;
wire \cpu|alu|Add2~0_combout ;
wire \cpu|alu|Selector15~1_combout ;
wire \cpu|alu|Mult0|auto_generated|mac_out2~dataout ;
wire \cpu|alu|Selector15~0_combout ;
wire \cpu|alu|Selector15~2_combout ;
wire \cpu|comb~0_combout ;
wire \cpu|comb~1_combout ;
wire \cpu|pc|q[0]~17 ;
wire \cpu|pc|q[1]~18_combout ;
wire \cpu|pc|q[1]~19 ;
wire \cpu|pc|q[2]~20_combout ;
wire \cpu|pc|q[2]~21 ;
wire \cpu|pc|q[3]~22_combout ;
wire \cpu|pc|q[3]~23 ;
wire \cpu|pc|q[4]~24_combout ;
wire \cpu|pc|q[4]~25 ;
wire \cpu|pc|q[5]~26_combout ;
wire \cpu|pc|q[5]~27 ;
wire \cpu|pc|q[6]~28_combout ;
wire \cpu|pc|q[6]~29 ;
wire \cpu|pc|q[7]~30_combout ;
wire \cpu|pc|q[7]~31 ;
wire \cpu|pc|q[8]~32_combout ;
wire \cpu|pc|q[8]~33 ;
wire \cpu|pc|q[9]~34_combout ;
wire \cpu|pc|q[9]~35 ;
wire \cpu|pc|q[10]~36_combout ;
wire \cpu|pc|q[10]~37 ;
wire \cpu|pc|q[11]~38_combout ;
wire \cpu|pc|q[11]~39 ;
wire \cpu|pc|q[12]~40_combout ;
wire \cpu|pc|q[12]~41 ;
wire \cpu|pc|q[13]~42_combout ;
wire \cpu|pc|q[13]~43 ;
wire \cpu|pc|q[14]~44_combout ;
wire \cpu|pc|q[14]~45 ;
wire \cpu|pc|q[15]~46_combout ;
wire \sevenseg|WideOr34~0_combout ;
wire \sevenseg|WideOr41~0_combout ;
wire \sevenseg|Mux6~3_combout ;
wire \sevenseg|WideOr48~0_combout ;
wire \sevenseg|Mux6~4_combout ;
wire \sevenseg|WideOr27~0_combout ;
wire \sevenseg|WideOr6~0_combout ;
wire \sevenseg|WideOr13~0_combout ;
wire \sevenseg|Mux6~1_combout ;
wire \sevenseg|WideOr20~0_combout ;
wire \sevenseg|Mux6~2_combout ;
wire \sevenseg|Mux6~5_combout ;
wire \sevenseg|Mux6~6_combout ;
wire \sevenseg|Mux6~7_combout ;
wire \sevenseg|WideOr40~0_combout ;
wire \sevenseg|WideOr19~0_combout ;
wire \sevenseg|WideOr26~0_combout ;
wire \sevenseg|WideOr12~0_combout ;
wire \sevenseg|WideOr5~0_combout ;
wire \sevenseg|Mux5~0_combout ;
wire \sevenseg|Mux5~1_combout ;
wire \sevenseg|WideOr47~0_combout ;
wire \sevenseg|Mux5~2_combout ;
wire \sevenseg|WideOr33~0_combout ;
wire \sevenseg|Mux5~3_combout ;
wire \sevenseg|Mux5~4_combout ;
wire \sevenseg|WideOr32~0_combout ;
wire \sevenseg|WideOr39~0_combout ;
wire \sevenseg|WideOr46~0_combout ;
wire \sevenseg|WideOr18~0_combout ;
wire \sevenseg|WideOr4~0_combout ;
wire \sevenseg|WideOr11~0_combout ;
wire \sevenseg|Mux4~0_combout ;
wire \sevenseg|WideOr25~0_combout ;
wire \sevenseg|Mux4~1_combout ;
wire \sevenseg|Mux4~2_combout ;
wire \sevenseg|Mux4~3_combout ;
wire \sevenseg|Mux4~4_combout ;
wire \sevenseg|WideOr10~0_combout ;
wire \sevenseg|WideOr3~0_combout ;
wire \sevenseg|WideOr17~0_combout ;
wire \sevenseg|Mux3~0_combout ;
wire \sevenseg|WideOr24~0_combout ;
wire \sevenseg|Mux3~1_combout ;
wire \sevenseg|WideOr45~0_combout ;
wire \sevenseg|Mux3~2_combout ;
wire \sevenseg|WideOr38~0_combout ;
wire \sevenseg|WideOr31~0_combout ;
wire \sevenseg|Mux3~3_combout ;
wire \sevenseg|Mux3~4_combout ;
wire \sevenseg|WideOr30~0_combout ;
wire \sevenseg|WideOr44~0_combout ;
wire \sevenseg|WideOr16~0_combout ;
wire \sevenseg|WideOr9~0_combout ;
wire \sevenseg|WideOr2~0_combout ;
wire \sevenseg|Mux2~0_combout ;
wire \sevenseg|WideOr23~0_combout ;
wire \sevenseg|Mux2~1_combout ;
wire \sevenseg|Mux2~2_combout ;
wire \sevenseg|WideOr37~0_combout ;
wire \sevenseg|Mux2~3_combout ;
wire \sevenseg|Mux2~4_combout ;
wire \sevenseg|WideOr1~0_combout ;
wire \sevenseg|WideOr15~0_combout ;
wire \sevenseg|Mux1~0_combout ;
wire \sevenseg|WideOr8~0_combout ;
wire \sevenseg|WideOr22~0_combout ;
wire \sevenseg|Mux1~1_combout ;
wire \sevenseg|WideOr43~0_combout ;
wire \sevenseg|Mux1~2_combout ;
wire \sevenseg|WideOr29~0_combout ;
wire \sevenseg|WideOr36~0_combout ;
wire \sevenseg|Mux1~3_combout ;
wire \sevenseg|Mux1~4_combout ;
wire \sevenseg|WideOr21~0_combout ;
wire \sevenseg|WideOr14~0_combout ;
wire \sevenseg|WideOr0~0_combout ;
wire \sevenseg|WideOr7~0_combout ;
wire \sevenseg|Mux0~0_combout ;
wire \sevenseg|Mux0~1_combout ;
wire \sevenseg|WideOr42~0_combout ;
wire \sevenseg|Mux0~2_combout ;
wire \sevenseg|WideOr35~0_combout ;
wire \sevenseg|WideOr28~0_combout ;
wire \sevenseg|Mux0~3_combout ;
wire \sevenseg|Mux0~4_combout ;
wire \sevenseg|WideOr69~0_combout ;
wire \sevenseg|WideOr83~0_combout ;
wire \sevenseg|WideOr76~0_combout ;
wire \sevenseg|WideOr62~0_combout ;
wire \sevenseg|Mux13~0_combout ;
wire \sevenseg|Mux13~1_combout ;
wire \sevenseg|WideOr104~0_combout ;
wire \sevenseg|Mux13~2_combout ;
wire \sevenseg|WideOr97~0_combout ;
wire \sevenseg|WideOr90~0_combout ;
wire \sevenseg|Mux13~3_combout ;
wire \sevenseg|Mux13~4_combout ;
wire \sevenseg|WideOr89~0_combout ;
wire \sevenseg|WideOr96~0_combout ;
wire \sevenseg|WideOr68~0_combout ;
wire \sevenseg|WideOr61~0_combout ;
wire \sevenseg|Mux12~0_combout ;
wire \sevenseg|WideOr75~0_combout ;
wire \sevenseg|WideOr82~0_combout ;
wire \sevenseg|Mux12~1_combout ;
wire \sevenseg|WideOr103~0_combout ;
wire \sevenseg|Mux12~2_combout ;
wire \sevenseg|Mux12~3_combout ;
wire \sevenseg|Mux12~4_combout ;
wire \sevenseg|WideOr95~0_combout ;
wire \sevenseg|WideOr102~0_combout ;
wire \sevenseg|WideOr81~0_combout ;
wire \sevenseg|WideOr67~0_combout ;
wire \sevenseg|WideOr74~0_combout ;
wire \sevenseg|WideOr60~0_combout ;
wire \sevenseg|Mux11~0_combout ;
wire \sevenseg|Mux11~1_combout ;
wire \sevenseg|Mux11~2_combout ;
wire \sevenseg|WideOr88~0_combout ;
wire \sevenseg|Mux11~3_combout ;
wire \sevenseg|Mux11~4_combout ;
wire \sevenseg|WideOr94~0_combout ;
wire \sevenseg|WideOr101~0_combout ;
wire \sevenseg|WideOr80~0_combout ;
wire \sevenseg|WideOr59~0_combout ;
wire \sevenseg|WideOr66~0_combout ;
wire \sevenseg|Mux10~0_combout ;
wire \sevenseg|WideOr73~0_combout ;
wire \sevenseg|Mux10~1_combout ;
wire \sevenseg|Mux10~2_combout ;
wire \sevenseg|WideOr87~0_combout ;
wire \sevenseg|Mux10~3_combout ;
wire \sevenseg|Mux10~4_combout ;
wire \sevenseg|WideOr93~0_combout ;
wire \sevenseg|WideOr86~0_combout ;
wire \sevenseg|WideOr100~0_combout ;
wire \sevenseg|WideOr58~0_combout ;
wire \sevenseg|WideOr72~0_combout ;
wire \sevenseg|Mux9~0_combout ;
wire \sevenseg|WideOr79~0_combout ;
wire \sevenseg|WideOr65~0_combout ;
wire \sevenseg|Mux9~1_combout ;
wire \sevenseg|Mux9~2_combout ;
wire \sevenseg|Mux9~3_combout ;
wire \sevenseg|Mux9~4_combout ;
wire \sevenseg|WideOr78~0_combout ;
wire \sevenseg|WideOr64~0_combout ;
wire \sevenseg|WideOr57~0_combout ;
wire \sevenseg|Mux8~0_combout ;
wire \sevenseg|WideOr71~0_combout ;
wire \sevenseg|Mux8~1_combout ;
wire \sevenseg|WideOr99~0_combout ;
wire \sevenseg|Mux8~2_combout ;
wire \sevenseg|WideOr85~0_combout ;
wire \sevenseg|WideOr92~0_combout ;
wire \sevenseg|Mux8~3_combout ;
wire \sevenseg|Mux8~4_combout ;
wire \sevenseg|WideOr98~0_combout ;
wire \sevenseg|WideOr77~0_combout ;
wire \sevenseg|WideOr63~0_combout ;
wire \sevenseg|WideOr56~0_combout ;
wire \sevenseg|WideOr70~0_combout ;
wire \sevenseg|Mux7~0_combout ;
wire \sevenseg|Mux7~1_combout ;
wire \sevenseg|Mux7~2_combout ;
wire \sevenseg|WideOr84~0_combout ;
wire \sevenseg|WideOr91~0_combout ;
wire \sevenseg|Mux7~3_combout ;
wire \sevenseg|Mux7~4_combout ;
wire \sevenseg|WideOr132~0_combout ;
wire \sevenseg|WideOr139~0_combout ;
wire \sevenseg|WideOr118~0_combout ;
wire \sevenseg|WideOr125~0_combout ;
wire \sevenseg|Mux20~0_combout ;
wire \sevenseg|Mux20~1_combout ;
wire \sevenseg|WideOr160~0_combout ;
wire \sevenseg|Mux20~2_combout ;
wire \sevenseg|WideOr146~0_combout ;
wire \sevenseg|WideOr153~0_combout ;
wire \sevenseg|Mux20~3_combout ;
wire \sevenseg|Mux20~4_combout ;
wire \sevenseg|WideOr152~0_combout ;
wire \sevenseg|WideOr159~0_combout ;
wire \sevenseg|WideOr138~0_combout ;
wire \sevenseg|WideOr117~0_combout ;
wire \sevenseg|WideOr131~0_combout ;
wire \sevenseg|Mux19~0_combout ;
wire \sevenseg|WideOr124~0_combout ;
wire \sevenseg|Mux19~1_combout ;
wire \sevenseg|Mux19~2_combout ;
wire \sevenseg|WideOr145~0_combout ;
wire \sevenseg|Mux19~3_combout ;
wire \sevenseg|Mux19~4_combout ;
wire \sevenseg|WideOr130~0_combout ;
wire \sevenseg|WideOr137~0_combout ;
wire \sevenseg|WideOr123~0_combout ;
wire \sevenseg|WideOr116~0_combout ;
wire \sevenseg|Mux18~0_combout ;
wire \sevenseg|Mux18~1_combout ;
wire \sevenseg|WideOr158~0_combout ;
wire \sevenseg|Mux18~2_combout ;
wire \sevenseg|WideOr151~0_combout ;
wire \sevenseg|WideOr144~0_combout ;
wire \sevenseg|Mux18~3_combout ;
wire \sevenseg|Mux18~4_combout ;
wire \sevenseg|WideOr150~0_combout ;
wire \sevenseg|WideOr143~0_combout ;
wire \sevenseg|WideOr157~0_combout ;
wire \sevenseg|WideOr136~0_combout ;
wire \sevenseg|WideOr122~0_combout ;
wire \sevenseg|WideOr115~0_combout ;
wire \sevenseg|WideOr129~0_combout ;
wire \sevenseg|Mux17~0_combout ;
wire \sevenseg|Mux17~1_combout ;
wire \sevenseg|Mux17~2_combout ;
wire \sevenseg|Mux17~3_combout ;
wire \sevenseg|Mux17~4_combout ;
wire \sevenseg|WideOr149~0_combout ;
wire \sevenseg|WideOr121~0_combout ;
wire \sevenseg|WideOr114~0_combout ;
wire \sevenseg|Mux16~0_combout ;
wire \sevenseg|WideOr128~0_combout ;
wire \sevenseg|WideOr135~0_combout ;
wire \sevenseg|Mux16~1_combout ;
wire \sevenseg|WideOr156~0_combout ;
wire \sevenseg|Mux16~2_combout ;
wire \sevenseg|WideOr142~0_combout ;
wire \sevenseg|Mux16~3_combout ;
wire \sevenseg|Mux16~4_combout ;
wire \sevenseg|WideOr148~0_combout ;
wire \sevenseg|WideOr113~0_combout ;
wire \sevenseg|WideOr127~0_combout ;
wire \sevenseg|Mux15~0_combout ;
wire \sevenseg|WideOr120~0_combout ;
wire \sevenseg|WideOr134~0_combout ;
wire \sevenseg|Mux15~1_combout ;
wire \sevenseg|WideOr155~0_combout ;
wire \sevenseg|Mux15~2_combout ;
wire \sevenseg|WideOr141~0_combout ;
wire \sevenseg|Mux15~3_combout ;
wire \sevenseg|Mux15~4_combout ;
wire \sevenseg|WideOr140~0_combout ;
wire \sevenseg|WideOr133~0_combout ;
wire \sevenseg|WideOr126~0_combout ;
wire \sevenseg|WideOr112~0_combout ;
wire \sevenseg|WideOr119~0_combout ;
wire \sevenseg|Mux14~0_combout ;
wire \sevenseg|Mux14~1_combout ;
wire \sevenseg|WideOr154~0_combout ;
wire \sevenseg|Mux14~2_combout ;
wire \sevenseg|WideOr147~0_combout ;
wire \sevenseg|Mux14~3_combout ;
wire \sevenseg|Mux14~4_combout ;
wire \sevenseg|WideOr202~0_combout ;
wire \sevenseg|WideOr216~0_combout ;
wire \sevenseg|WideOr188~0_combout ;
wire \sevenseg|WideOr174~0_combout ;
wire \sevenseg|Mux27~0_combout ;
wire \sevenseg|WideOr181~0_combout ;
wire \sevenseg|WideOr195~0_combout ;
wire \sevenseg|Mux27~1_combout ;
wire \sevenseg|Mux27~2_combout ;
wire \sevenseg|WideOr209~0_combout ;
wire \sevenseg|Mux27~3_combout ;
wire \sevenseg|Mux27~4_combout ;
wire \sevenseg|WideOr201~0_combout ;
wire \sevenseg|WideOr173~0_combout ;
wire \sevenseg|WideOr180~0_combout ;
wire \sevenseg|Mux26~0_combout ;
wire \sevenseg|WideOr194~0_combout ;
wire \sevenseg|WideOr187~0_combout ;
wire \sevenseg|Mux26~1_combout ;
wire \sevenseg|WideOr215~0_combout ;
wire \sevenseg|Mux26~2_combout ;
wire \sevenseg|WideOr208~0_combout ;
wire \sevenseg|Mux26~3_combout ;
wire \sevenseg|Mux26~4_combout ;
wire \sevenseg|WideOr200~0_combout ;
wire \sevenseg|WideOr214~0_combout ;
wire \sevenseg|WideOr179~0_combout ;
wire \sevenseg|WideOr193~0_combout ;
wire \sevenseg|WideOr186~0_combout ;
wire \sevenseg|WideOr172~0_combout ;
wire \sevenseg|Mux25~0_combout ;
wire \sevenseg|Mux25~1_combout ;
wire \sevenseg|Mux25~2_combout ;
wire \sevenseg|WideOr207~0_combout ;
wire \sevenseg|Mux25~3_combout ;
wire \sevenseg|Mux25~4_combout ;
wire \sevenseg|WideOr199~0_combout ;
wire \sevenseg|WideOr213~0_combout ;
wire \sevenseg|WideOr185~0_combout ;
wire \sevenseg|WideOr192~0_combout ;
wire \sevenseg|WideOr171~0_combout ;
wire \sevenseg|WideOr178~0_combout ;
wire \sevenseg|Mux24~0_combout ;
wire \sevenseg|Mux24~1_combout ;
wire \sevenseg|Mux24~2_combout ;
wire \sevenseg|WideOr206~0_combout ;
wire \sevenseg|Mux24~3_combout ;
wire \sevenseg|Mux24~4_combout ;
wire \sevenseg|WideOr198~0_combout ;
wire \sevenseg|WideOr177~0_combout ;
wire \sevenseg|WideOr184~0_combout ;
wire \sevenseg|WideOr170~0_combout ;
wire \sevenseg|Mux23~0_combout ;
wire \sevenseg|WideOr191~0_combout ;
wire \sevenseg|Mux23~1_combout ;
wire \sevenseg|WideOr212~0_combout ;
wire \sevenseg|Mux23~2_combout ;
wire \sevenseg|WideOr205~0_combout ;
wire \sevenseg|Mux23~3_combout ;
wire \sevenseg|Mux23~4_combout ;
wire \sevenseg|WideOr197~0_combout ;
wire \sevenseg|WideOr204~0_combout ;
wire \sevenseg|WideOr190~0_combout ;
wire \sevenseg|WideOr183~0_combout ;
wire \sevenseg|WideOr176~0_combout ;
wire \sevenseg|WideOr169~0_combout ;
wire \sevenseg|Mux22~0_combout ;
wire \sevenseg|Mux22~1_combout ;
wire \sevenseg|WideOr211~0_combout ;
wire \sevenseg|Mux22~2_combout ;
wire \sevenseg|Mux22~3_combout ;
wire \sevenseg|Mux22~4_combout ;
wire \sevenseg|WideOr196~0_combout ;
wire \sevenseg|WideOr189~0_combout ;
wire \sevenseg|WideOr175~0_combout ;
wire \sevenseg|WideOr168~0_combout ;
wire \sevenseg|WideOr182~0_combout ;
wire \sevenseg|Mux21~0_combout ;
wire \sevenseg|Mux21~1_combout ;
wire \sevenseg|WideOr210~0_combout ;
wire \sevenseg|Mux21~2_combout ;
wire \sevenseg|WideOr203~0_combout ;
wire \sevenseg|Mux21~3_combout ;
wire \sevenseg|Mux21~4_combout ;
wire \sevenseg|WideOr265~0_combout ;
wire \sevenseg|WideOr272~0_combout ;
wire \sevenseg|WideOr244~0_combout ;
wire \sevenseg|WideOr237~0_combout ;
wire \sevenseg|WideOr230~0_combout ;
wire \sevenseg|Mux34~0_combout ;
wire \sevenseg|WideOr251~0_combout ;
wire \sevenseg|Mux34~1_combout ;
wire \sevenseg|Mux34~2_combout ;
wire \sevenseg|WideOr258~0_combout ;
wire \sevenseg|Mux34~3_combout ;
wire \sevenseg|Mux34~4_combout ;
wire \sevenseg|WideOr257~0_combout ;
wire \sevenseg|WideOr264~0_combout ;
wire \sevenseg|WideOr271~0_combout ;
wire \sevenseg|WideOr236~0_combout ;
wire \sevenseg|WideOr229~0_combout ;
wire \sevenseg|WideOr243~0_combout ;
wire \sevenseg|Mux33~0_combout ;
wire \sevenseg|WideOr250~0_combout ;
wire \sevenseg|Mux33~1_combout ;
wire \sevenseg|Mux33~2_combout ;
wire \sevenseg|Mux33~3_combout ;
wire \sevenseg|Mux33~4_combout ;
wire \sevenseg|WideOr242~0_combout ;
wire \sevenseg|WideOr249~0_combout ;
wire \sevenseg|WideOr228~0_combout ;
wire \sevenseg|WideOr235~0_combout ;
wire \sevenseg|Mux32~0_combout ;
wire \sevenseg|Mux32~1_combout ;
wire \sevenseg|WideOr270~0_combout ;
wire \sevenseg|Mux32~2_combout ;
wire \sevenseg|WideOr256~0_combout ;
wire \sevenseg|WideOr263~0_combout ;
wire \sevenseg|Mux32~3_combout ;
wire \sevenseg|Mux32~4_combout ;
wire \sevenseg|WideOr255~0_combout ;
wire \sevenseg|WideOr262~0_combout ;
wire \sevenseg|WideOr241~0_combout ;
wire \sevenseg|WideOr227~0_combout ;
wire \sevenseg|Mux31~0_combout ;
wire \sevenseg|WideOr234~0_combout ;
wire \sevenseg|WideOr248~0_combout ;
wire \sevenseg|Mux31~1_combout ;
wire \sevenseg|WideOr269~0_combout ;
wire \sevenseg|Mux31~2_combout ;
wire \sevenseg|Mux31~3_combout ;
wire \sevenseg|Mux31~4_combout ;
wire \sevenseg|WideOr240~0_combout ;
wire \sevenseg|WideOr247~0_combout ;
wire \sevenseg|WideOr233~0_combout ;
wire \sevenseg|WideOr226~0_combout ;
wire \sevenseg|Mux30~0_combout ;
wire \sevenseg|Mux30~1_combout ;
wire \sevenseg|WideOr268~0_combout ;
wire \sevenseg|Mux30~2_combout ;
wire \sevenseg|WideOr254~0_combout ;
wire \sevenseg|WideOr261~0_combout ;
wire \sevenseg|Mux30~3_combout ;
wire \sevenseg|Mux30~4_combout ;
wire \sevenseg|WideOr260~0_combout ;
wire \sevenseg|WideOr253~0_combout ;
wire \sevenseg|WideOr267~0_combout ;
wire \sevenseg|WideOr225~0_combout ;
wire \sevenseg|WideOr239~0_combout ;
wire \sevenseg|Mux29~0_combout ;
wire \sevenseg|WideOr232~0_combout ;
wire \sevenseg|WideOr246~0_combout ;
wire \sevenseg|Mux29~1_combout ;
wire \sevenseg|Mux29~2_combout ;
wire \sevenseg|Mux29~3_combout ;
wire \sevenseg|Mux29~4_combout ;
wire \sevenseg|WideOr259~0_combout ;
wire \sevenseg|WideOr252~0_combout ;
wire \sevenseg|WideOr266~0_combout ;
wire \sevenseg|WideOr238~0_combout ;
wire \sevenseg|WideOr245~0_combout ;
wire \sevenseg|WideOr231~0_combout ;
wire \sevenseg|WideOr224~0_combout ;
wire \sevenseg|Mux28~0_combout ;
wire \sevenseg|Mux28~1_combout ;
wire \sevenseg|Mux28~2_combout ;
wire \sevenseg|Mux28~3_combout ;
wire \sevenseg|Mux28~4_combout ;
wire \sevenseg|WideOr293~0_combout ;
wire \sevenseg|WideOr300~0_combout ;
wire \sevenseg|WideOr286~0_combout ;
wire \sevenseg|Mux41~0_combout ;
wire \sevenseg|WideOr307~0_combout ;
wire \sevenseg|Mux41~1_combout ;
wire \sevenseg|WideOr328~0_combout ;
wire \sevenseg|Mux41~2_combout ;
wire \sevenseg|WideOr314~0_combout ;
wire \sevenseg|WideOr321~0_combout ;
wire \sevenseg|Mux41~3_combout ;
wire \sevenseg|Mux41~4_combout ;
wire \sevenseg|WideOr306~0_combout ;
wire \sevenseg|WideOr299~0_combout ;
wire \sevenseg|WideOr285~0_combout ;
wire \sevenseg|WideOr292~0_combout ;
wire \sevenseg|Mux40~0_combout ;
wire \sevenseg|Mux40~1_combout ;
wire \sevenseg|WideOr327~0_combout ;
wire \sevenseg|Mux40~2_combout ;
wire \sevenseg|WideOr313~0_combout ;
wire \sevenseg|WideOr320~0_combout ;
wire \sevenseg|Mux40~3_combout ;
wire \sevenseg|Mux40~4_combout ;
wire \sevenseg|WideOr312~0_combout ;
wire \sevenseg|WideOr326~0_combout ;
wire \sevenseg|WideOr298~0_combout ;
wire \sevenseg|WideOr284~0_combout ;
wire \sevenseg|Mux39~0_combout ;
wire \sevenseg|WideOr291~0_combout ;
wire \sevenseg|WideOr305~0_combout ;
wire \sevenseg|Mux39~1_combout ;
wire \sevenseg|Mux39~2_combout ;
wire \sevenseg|WideOr319~0_combout ;
wire \sevenseg|Mux39~3_combout ;
wire \sevenseg|Mux39~4_combout ;
wire \sevenseg|WideOr325~0_combout ;
wire \sevenseg|WideOr290~0_combout ;
wire \sevenseg|WideOr283~0_combout ;
wire \sevenseg|Mux38~0_combout ;
wire \sevenseg|WideOr297~0_combout ;
wire \sevenseg|WideOr304~0_combout ;
wire \sevenseg|Mux38~1_combout ;
wire \sevenseg|Mux38~2_combout ;
wire \sevenseg|WideOr318~0_combout ;
wire \sevenseg|WideOr311~0_combout ;
wire \sevenseg|Mux38~3_combout ;
wire \sevenseg|Mux38~4_combout ;
wire \sevenseg|WideOr317~0_combout ;
wire \sevenseg|WideOr324~0_combout ;
wire \sevenseg|WideOr303~0_combout ;
wire \sevenseg|WideOr296~0_combout ;
wire \sevenseg|WideOr282~0_combout ;
wire \sevenseg|Mux37~0_combout ;
wire \sevenseg|WideOr289~0_combout ;
wire \sevenseg|Mux37~1_combout ;
wire \sevenseg|Mux37~2_combout ;
wire \sevenseg|WideOr310~0_combout ;
wire \sevenseg|Mux37~3_combout ;
wire \sevenseg|Mux37~4_combout ;
wire \sevenseg|WideOr295~0_combout ;
wire \sevenseg|WideOr302~0_combout ;
wire \sevenseg|WideOr281~0_combout ;
wire \sevenseg|WideOr288~0_combout ;
wire \sevenseg|Mux36~0_combout ;
wire \sevenseg|Mux36~1_combout ;
wire \sevenseg|WideOr323~0_combout ;
wire \sevenseg|Mux36~2_combout ;
wire \sevenseg|WideOr309~0_combout ;
wire \sevenseg|WideOr316~0_combout ;
wire \sevenseg|Mux36~3_combout ;
wire \sevenseg|Mux36~4_combout ;
wire \sevenseg|WideOr308~0_combout ;
wire \sevenseg|WideOr294~0_combout ;
wire \sevenseg|WideOr280~0_combout ;
wire \sevenseg|Mux35~0_combout ;
wire \sevenseg|WideOr287~0_combout ;
wire \sevenseg|WideOr301~0_combout ;
wire \sevenseg|Mux35~1_combout ;
wire \sevenseg|WideOr322~0_combout ;
wire \sevenseg|Mux35~2_combout ;
wire \sevenseg|WideOr315~0_combout ;
wire \sevenseg|Mux35~3_combout ;
wire \sevenseg|Mux35~4_combout ;
wire \sevenseg|WideOr377~0_combout ;
wire \sevenseg|WideOr356~0_combout ;
wire \sevenseg|WideOr342~0_combout ;
wire \sevenseg|WideOr349~0_combout ;
wire \sevenseg|Mux48~0_combout ;
wire \sevenseg|WideOr363~0_combout ;
wire \sevenseg|Mux48~1_combout ;
wire \sevenseg|WideOr384~0_combout ;
wire \sevenseg|Mux48~2_combout ;
wire \sevenseg|WideOr370~0_combout ;
wire \sevenseg|Mux48~3_combout ;
wire \sevenseg|Mux48~4_combout ;
wire \sevenseg|WideOr369~0_combout ;
wire \sevenseg|WideOr348~0_combout ;
wire \sevenseg|WideOr341~0_combout ;
wire \sevenseg|WideOr355~0_combout ;
wire \sevenseg|Mux47~0_combout ;
wire \sevenseg|WideOr362~0_combout ;
wire \sevenseg|Mux47~1_combout ;
wire \sevenseg|WideOr383~0_combout ;
wire \sevenseg|Mux47~2_combout ;
wire \sevenseg|WideOr376~0_combout ;
wire \sevenseg|Mux47~3_combout ;
wire \sevenseg|Mux47~4_combout ;
wire \sevenseg|WideOr340~0_combout ;
wire \sevenseg|WideOr347~0_combout ;
wire \sevenseg|Mux46~0_combout ;
wire \sevenseg|WideOr361~0_combout ;
wire \sevenseg|WideOr354~0_combout ;
wire \sevenseg|Mux46~1_combout ;
wire \sevenseg|WideOr382~0_combout ;
wire \sevenseg|Mux46~2_combout ;
wire \sevenseg|WideOr368~0_combout ;
wire \sevenseg|WideOr375~0_combout ;
wire \sevenseg|Mux46~3_combout ;
wire \sevenseg|Mux46~4_combout ;
wire \sevenseg|WideOr339~0_combout ;
wire \sevenseg|WideOr353~0_combout ;
wire \sevenseg|Mux45~0_combout ;
wire \sevenseg|WideOr346~0_combout ;
wire \sevenseg|WideOr360~0_combout ;
wire \sevenseg|Mux45~1_combout ;
wire \sevenseg|WideOr381~0_combout ;
wire \sevenseg|Mux45~2_combout ;
wire \sevenseg|WideOr374~0_combout ;
wire \sevenseg|WideOr367~0_combout ;
wire \sevenseg|Mux45~3_combout ;
wire \sevenseg|Mux45~4_combout ;
wire \sevenseg|WideOr359~0_combout ;
wire \sevenseg|WideOr345~0_combout ;
wire \sevenseg|WideOr338~0_combout ;
wire \sevenseg|Mux44~0_combout ;
wire \sevenseg|WideOr352~0_combout ;
wire \sevenseg|Mux44~1_combout ;
wire \sevenseg|WideOr380~0_combout ;
wire \sevenseg|Mux44~2_combout ;
wire \sevenseg|WideOr366~0_combout ;
wire \sevenseg|WideOr373~0_combout ;
wire \sevenseg|Mux44~3_combout ;
wire \sevenseg|Mux44~4_combout ;
wire \sevenseg|WideOr372~0_combout ;
wire \sevenseg|WideOr379~0_combout ;
wire \sevenseg|WideOr358~0_combout ;
wire \sevenseg|WideOr344~0_combout ;
wire \sevenseg|WideOr337~0_combout ;
wire \sevenseg|WideOr351~0_combout ;
wire \sevenseg|Mux43~0_combout ;
wire \sevenseg|Mux43~1_combout ;
wire \sevenseg|Mux43~2_combout ;
wire \sevenseg|WideOr365~0_combout ;
wire \sevenseg|Mux43~3_combout ;
wire \sevenseg|Mux43~4_combout ;
wire \sevenseg|WideOr371~0_combout ;
wire \sevenseg|WideOr350~0_combout ;
wire \sevenseg|WideOr357~0_combout ;
wire \sevenseg|WideOr336~0_combout ;
wire \sevenseg|WideOr343~0_combout ;
wire \sevenseg|Mux42~0_combout ;
wire \sevenseg|Mux42~1_combout ;
wire \sevenseg|WideOr378~0_combout ;
wire \sevenseg|Mux42~2_combout ;
wire \sevenseg|WideOr364~0_combout ;
wire \sevenseg|Mux42~3_combout ;
wire \sevenseg|Mux42~4_combout ;
wire \sevenseg|WideOr405~0_combout ;
wire \sevenseg|WideOr419~0_combout ;
wire \sevenseg|WideOr398~0_combout ;
wire \sevenseg|WideOr412~0_combout ;
wire \sevenseg|Mux55~0_combout ;
wire \sevenseg|Mux55~1_combout ;
wire \sevenseg|WideOr440~0_combout ;
wire \sevenseg|Mux55~2_combout ;
wire \sevenseg|WideOr433~0_combout ;
wire \sevenseg|WideOr426~0_combout ;
wire \sevenseg|Mux55~3_combout ;
wire \sevenseg|Mux55~4_combout ;
wire \sevenseg|WideOr439~0_combout ;
wire \sevenseg|WideOr411~0_combout ;
wire \sevenseg|WideOr397~0_combout ;
wire \sevenseg|WideOr404~0_combout ;
wire \sevenseg|Mux54~0_combout ;
wire \sevenseg|WideOr418~0_combout ;
wire \sevenseg|Mux54~1_combout ;
wire \sevenseg|Mux54~2_combout ;
wire \sevenseg|WideOr425~0_combout ;
wire \sevenseg|WideOr432~0_combout ;
wire \sevenseg|Mux54~3_combout ;
wire \sevenseg|Mux54~4_combout ;
wire \sevenseg|WideOr424~0_combout ;
wire \sevenseg|WideOr431~0_combout ;
wire \sevenseg|WideOr396~0_combout ;
wire \sevenseg|WideOr410~0_combout ;
wire \sevenseg|Mux53~0_combout ;
wire \sevenseg|WideOr417~0_combout ;
wire \sevenseg|WideOr403~0_combout ;
wire \sevenseg|Mux53~1_combout ;
wire \sevenseg|WideOr438~0_combout ;
wire \sevenseg|Mux53~2_combout ;
wire \sevenseg|Mux53~3_combout ;
wire \sevenseg|Mux53~4_combout ;
wire \sevenseg|WideOr423~0_combout ;
wire \sevenseg|WideOr430~0_combout ;
wire \sevenseg|WideOr416~0_combout ;
wire \sevenseg|WideOr409~0_combout ;
wire \sevenseg|WideOr395~0_combout ;
wire \sevenseg|WideOr402~0_combout ;
wire \sevenseg|Mux52~0_combout ;
wire \sevenseg|Mux52~1_combout ;
wire \sevenseg|WideOr437~0_combout ;
wire \sevenseg|Mux52~2_combout ;
wire \sevenseg|Mux52~3_combout ;
wire \sevenseg|Mux52~4_combout ;
wire \sevenseg|WideOr408~0_combout ;
wire \sevenseg|WideOr394~0_combout ;
wire \sevenseg|Mux51~0_combout ;
wire \sevenseg|WideOr401~0_combout ;
wire \sevenseg|WideOr415~0_combout ;
wire \sevenseg|Mux51~1_combout ;
wire \sevenseg|WideOr436~0_combout ;
wire \sevenseg|Mux51~2_combout ;
wire \sevenseg|WideOr429~0_combout ;
wire \sevenseg|WideOr422~0_combout ;
wire \sevenseg|Mux51~3_combout ;
wire \sevenseg|Mux51~4_combout ;
wire \sevenseg|WideOr400~0_combout ;
wire \sevenseg|WideOr393~0_combout ;
wire \sevenseg|Mux50~0_combout ;
wire \sevenseg|WideOr407~0_combout ;
wire \sevenseg|WideOr414~0_combout ;
wire \sevenseg|Mux50~1_combout ;
wire \sevenseg|WideOr435~0_combout ;
wire \sevenseg|Mux50~2_combout ;
wire \sevenseg|WideOr421~0_combout ;
wire \sevenseg|WideOr428~0_combout ;
wire \sevenseg|Mux50~3_combout ;
wire \sevenseg|Mux50~4_combout ;
wire \sevenseg|WideOr427~0_combout ;
wire \sevenseg|WideOr406~0_combout ;
wire \sevenseg|WideOr392~0_combout ;
wire \sevenseg|Mux49~0_combout ;
wire \sevenseg|WideOr413~0_combout ;
wire \sevenseg|WideOr399~0_combout ;
wire \sevenseg|Mux49~1_combout ;
wire \sevenseg|WideOr434~0_combout ;
wire \sevenseg|Mux49~2_combout ;
wire \sevenseg|WideOr420~0_combout ;
wire \sevenseg|Mux49~3_combout ;
wire \sevenseg|Mux49~4_combout ;
wire \sevenseg|Equal11~0_combout ;
wire \sevenseg|Equal11~3_combout ;
wire \sevenseg|Equal11~1_combout ;
wire \sevenseg|Equal11~2_combout ;
wire \sevenseg|Equal11~4_combout ;
wire \sevenseg|Equal1~0_combout ;
wire \sevenseg|SEGX_SEL[3]~0_combout ;
wire \sevenseg|SEGX_SEL[7]~1_combout ;
wire \sound|counter[0]~17_combout ;
wire \sound|Equal12~2_combout ;
wire \sound|Equal0~1_combout ;
wire \sound|Equal0~2_combout ;
wire \sound|Equal0~7_combout ;
wire \sound|Equal0~0_combout ;
wire \sound|Equal0~8_combout ;
wire \sound|Equal30~0_combout ;
wire \sound|Equal28~0_combout ;
wire \sound|Equal33~0_combout ;
wire \sound|Equal33~1_combout ;
wire \sound|Equal34~0_combout ;
wire \sound|Equal34~1_combout ;
wire \sound|Equal44~2_combout ;
wire \sound|WideOr10~0_combout ;
wire \sound|Equal51~0_combout ;
wire \sound|Equal1~0_combout ;
wire \sound|Equal31~0_combout ;
wire \sound|WideOr10~1_combout ;
wire \sound|Equal0~3_combout ;
wire \sound|Equal0~4_combout ;
wire \sound|Equal12~3_combout ;
wire \sound|Equal0~6_combout ;
wire \sound|Equal9~2_combout ;
wire \sound|Equal29~2_combout ;
wire \sound|Equal9~0_combout ;
wire \sound|Equal8~0_combout ;
wire \sound|Equal9~1_combout ;
wire \sound|WideOr16~3_combout ;
wire \sound|Equal7~0_combout ;
wire \sound|Equal7~1_combout ;
wire \sound|Equal4~2_combout ;
wire \sound|Equal20~0_combout ;
wire \sound|Equal20~1_combout ;
wire \sound|Equal22~0_combout ;
wire \sound|Equal5~0_combout ;
wire \sound|WideOr0~0_combout ;
wire \sound|Equal2~0_combout ;
wire \sound|WideOr0~1_combout ;
wire \sound|Equal31~1_combout ;
wire \sound|Equal31~2_combout ;
wire \sound|Equal43~2_combout ;
wire \sound|Equal6~2_combout ;
wire \sound|Equal23~0_combout ;
wire \sound|Equal23~1_combout ;
wire \sound|Equal16~0_combout ;
wire \sound|Equal15~0_combout ;
wire \sound|Equal4~3_combout ;
wire \sound|WideOr16~1_combout ;
wire \sound|Equal17~0_combout ;
wire \sound|Equal47~3_combout ;
wire \sound|WideOr16~0_combout ;
wire \sound|WideOr16~2_combout ;
wire \sound|WideOr16~4_combout ;
wire \sound|Equal32~0_combout ;
wire \sound|Equal32~1_combout ;
wire \sound|WideOr3~3_combout ;
wire \sound|Equal3~0_combout ;
wire \sound|Equal19~0_combout ;
wire \sound|WideOr14~0_combout ;
wire \sound|Equal16~1_combout ;
wire \sound|Equal14~0_combout ;
wire \sound|Equal46~0_combout ;
wire \sound|Equal46~1_combout ;
wire \sound|Equal10~0_combout ;
wire \sound|Equal10~1_combout ;
wire \sound|Equal51~1_combout ;
wire \sound|WideOr15~0_combout ;
wire \sound|Equal33~2_combout ;
wire \sound|Equal11~0_combout ;
wire \sound|Equal11~1_combout ;
wire \sound|Equal8~1_combout ;
wire \sound|Equal8~2_combout ;
wire \sound|Equal50~0_combout ;
wire \sound|WideOr15~1_combout ;
wire \sound|WideOr15~2_combout ;
wire \sound|Equal26~0_combout ;
wire \sound|Equal42~0_combout ;
wire \sound|WideOr9~3_combout ;
wire \sound|Equal24~0_combout ;
wire \sound|Equal25~0_combout ;
wire \sound|Equal25~1_combout ;
wire \sound|Equal47~2_combout ;
wire \sound|Equal27~0_combout ;
wire \sound|WideNor0~1_combout ;
wire \sound|WideNor0~2_combout ;
wire \sound|Equal34~2_combout ;
wire \sound|Equal41~2_combout ;
wire \sound|Equal37~0_combout ;
wire \sound|Equal38~2_combout ;
wire \sound|WideOr4~0_combout ;
wire \sound|Equal39~2_combout ;
wire \sound|Equal21~0_combout ;
wire \sound|Equal13~0_combout ;
wire \sound|Equal13~1_combout ;
wire \sound|Equal40~0_combout ;
wire \sound|Equal0~5_combout ;
wire \sound|Equal3~1_combout ;
wire \sound|WideOr12~0_combout ;
wire \sound|WideOr12~1_combout ;
wire \sound|WideOr9~9_combout ;
wire \sound|Equal36~0_combout ;
wire \sound|Equal36~1_combout ;
wire \sound|WideOr9~2_combout ;
wire \sound|WideNor0~0_combout ;
wire \sound|WideNor0~combout ;
wire \sound|WideOr16~5_combout ;
wire \sound|Equal52~4_combout ;
wire \sound|Equal52~3_combout ;
wire \sound|Equal52~0_combout ;
wire \sound|Equal52~1_combout ;
wire \sound|Equal52~2_combout ;
wire \sound|Equal52~5_combout ;
wire \sound|counter[0]~18 ;
wire \sound|counter[1]~19_combout ;
wire \sound|WideOr15~5_combout ;
wire \sound|WideOr15~3_combout ;
wire \sound|Equal5~1_combout ;
wire \sound|WideOr15~6_combout ;
wire \sound|WideOr15~7_combout ;
wire \sound|WideOr15~combout ;
wire \sound|counter[1]~20 ;
wire \sound|counter[2]~21_combout ;
wire \sound|WideOr8~0_combout ;
wire \sound|WideOr6~3_combout ;
wire \sound|WideOr7~2_combout ;
wire \sound|WideOr3~0_combout ;
wire \sound|WideOr6~4_combout ;
wire \sound|WideOr14~3_combout ;
wire \sound|WideOr14~1_combout ;
wire \sound|WideOr14~2_combout ;
wire \sound|WideOr14~4_combout ;
wire \sound|WideOr14~combout ;
wire \sound|counter[2]~22 ;
wire \sound|counter[3]~23_combout ;
wire \sound|WideOr9~7_combout ;
wire \sound|WideOr1~7_combout ;
wire \sound|WideOr13~0_combout ;
wire \sound|WideOr15~4_combout ;
wire \sound|WideOr13~1_combout ;
wire \sound|counter[3]~24 ;
wire \sound|counter[4]~25_combout ;
wire \sound|WideOr12~6_combout ;
wire \sound|WideOr12~5_combout ;
wire \sound|Equal2~1_combout ;
wire \sound|WideOr12~3_combout ;
wire \sound|WideOr12~4_combout ;
wire \sound|WideOr12~combout ;
wire \sound|counter[4]~26 ;
wire \sound|counter[5]~27_combout ;
wire \sound|WideOr11~4_combout ;
wire \sound|WideOr11~5_combout ;
wire \sound|Equal1~1_combout ;
wire \sound|WideOr11~3_combout ;
wire \sound|Equal14~1_combout ;
wire \sound|WideOr11~0_combout ;
wire \sound|WideOr11~1_combout ;
wire \sound|WideOr11~2_combout ;
wire \sound|WideOr11~combout ;
wire \sound|counter[5]~28 ;
wire \sound|counter[6]~29_combout ;
wire \sound|counter[6]~feeder_combout ;
wire \sound|WideOr5~4_combout ;
wire \sound|WideOr10~2_combout ;
wire \sound|WideOr7~3_combout ;
wire \sound|WideOr7~4_combout ;
wire \sound|WideOr7~5_combout ;
wire \sound|WideOr7~6_combout ;
wire \sound|WideOr10~combout ;
wire \sound|counter[6]~30 ;
wire \sound|counter[7]~31_combout ;
wire \sound|WideOr5~3_combout ;
wire \sound|WideOr9~8_combout ;
wire \sound|WideOr9~4_combout ;
wire \sound|WideOr9~5_combout ;
wire \sound|WideOr9~6_combout ;
wire \sound|WideOr9~combout ;
wire \sound|counter[7]~32 ;
wire \sound|counter[8]~33_combout ;
wire \sound|WideOr12~2_combout ;
wire \sound|WideOr3~2_combout ;
wire \sound|WideOr8~1_combout ;
wire \sound|WideOr8~combout ;
wire \sound|counter[8]~34 ;
wire \sound|counter[9]~35_combout ;
wire \sound|WideOr2~5_combout ;
wire \sound|WideOr7~8_combout ;
wire \sound|WideOr7~7_combout ;
wire \sound|WideOr7~combout ;
wire \sound|counter[9]~36 ;
wire \sound|counter[10]~37_combout ;
wire \sound|WideOr6~0_combout ;
wire \sound|WideOr6~1_combout ;
wire \sound|WideOr6~2_combout ;
wire \sound|WideOr6~5_combout ;
wire \sound|counter[10]~38 ;
wire \sound|counter[11]~39_combout ;
wire \sound|WideOr5~5_combout ;
wire \sound|WideOr5~0_combout ;
wire \sound|WideOr5~1_combout ;
wire \sound|WideOr5~2_combout ;
wire \sound|WideOr5~combout ;
wire \sound|counter[11]~40 ;
wire \sound|counter[12]~41_combout ;
wire \sound|WideOr2~2_combout ;
wire \sound|WideOr2~3_combout ;
wire \sound|WideOr4~2_combout ;
wire \sound|WideOr4~1_combout ;
wire \sound|WideOr4~combout ;
wire \sound|counter[12]~42 ;
wire \sound|counter[13]~43_combout ;
wire \sound|WideOr3~1_combout ;
wire \sound|WideOr3~combout ;
wire \sound|counter[13]~44 ;
wire \sound|counter[14]~45_combout ;
wire \sound|WideOr2~7_combout ;
wire \sound|WideOr2~6_combout ;
wire \sound|WideOr2~4_combout ;
wire \sound|WideOr2~combout ;
wire \sound|counter[14]~46 ;
wire \sound|counter[15]~47_combout ;
wire \sound|WideOr1~6_combout ;
wire \sound|WideOr1~4_combout ;
wire \sound|WideOr1~5_combout ;
wire \sound|counter[15]~48 ;
wire \sound|counter[16]~49_combout ;
wire \sound|WideOr0~combout ;
wire \sound|LessThan0~1_cout ;
wire \sound|LessThan0~3_cout ;
wire \sound|LessThan0~5_cout ;
wire \sound|LessThan0~7_cout ;
wire \sound|LessThan0~9_cout ;
wire \sound|LessThan0~11_cout ;
wire \sound|LessThan0~13_cout ;
wire \sound|LessThan0~15_cout ;
wire \sound|LessThan0~17_cout ;
wire \sound|LessThan0~19_cout ;
wire \sound|LessThan0~21_cout ;
wire \sound|LessThan0~23_cout ;
wire \sound|LessThan0~25_cout ;
wire \sound|LessThan0~27_cout ;
wire \sound|LessThan0~29_cout ;
wire \sound|LessThan0~30_combout ;
wire \sound|LessThan0~32_combout ;
wire [15:0] \cpu|pc1|q ;
wire [15:0] \cpu|irp1|q ;
wire [15:0] \cpu|irp2|q ;
wire [15:0] \cpu|dr|q ;
wire [3:0] \cpu|sm|q ;
wire [15:0] \cpu|pc|q ;
wire [15:0] \cpu|ir|q ;
wire [15:0] \cpu|regfile|q7 ;
wire [15:0] \cpu|regfile|q6 ;
wire [15:0] \cpu|regfile|q5 ;
wire [15:0] \cpu|regfile|q4 ;
wire [15:0] \cpu|regfile|q3 ;
wire [15:0] \cpu|regfile|q2 ;
wire [15:0] \cpu|regfile|q1 ;
wire [15:0] \cpu|regfile|q0 ;
wire [15:0] \cpu|alu|q ;
wire [3:0] \sevenseg|count1 ;
wire [13:0] \sevenseg|count0 ;
wire [8:0] \sevenseg|SEGX_SEL ;
wire [16:0] \sound|counter ;

wire [35:0] \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \cpu|alu|Mult0|auto_generated|mac_out2~0  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \cpu|alu|Mult0|auto_generated|mac_out2~1  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \cpu|alu|Mult0|auto_generated|mac_out2~2  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \cpu|alu|Mult0|auto_generated|mac_out2~3  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \cpu|alu|Mult0|auto_generated|mac_out2~dataout  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT1  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT2  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT3  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT4  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT5  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT6  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT7  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT8  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT9  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT10  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT11  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT12  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT13  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT14  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT15  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT16  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT17  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT24  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT25  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT26  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT27  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT28  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT29  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT30  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT31  = \cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \cpu|ir|q [0] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|ir|q [1] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|ir|q [2] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|ir|q [3] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|ir|q [4] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|ir|q [5] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|ir|q [6] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|ir|q [7] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|ir|q [8] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu|ir|q [9] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|ir|q [10] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu|ir|q [11] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu|ir|q [12] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu|ir|q [13] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu|ir|q [14] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu|ir|q [15] = \cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \cpu|dr|q [0] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \cpu|dr|q [1] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \cpu|dr|q [2] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \cpu|dr|q [3] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \cpu|dr|q [4] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \cpu|dr|q [5] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \cpu|dr|q [6] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \cpu|dr|q [7] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \cpu|dr|q [8] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \cpu|dr|q [9] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \cpu|dr|q [10] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \cpu|dr|q [11] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \cpu|dr|q [12] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \cpu|dr|q [13] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \cpu|dr|q [14] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \cpu|dr|q [15] = \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \cpu|alu|Mult0|auto_generated|mac_mult1~0  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~1  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~2  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~3  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~dataout  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT24  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT25  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT26  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT27  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT28  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT29  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT30  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT31  = \cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \SEGX_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[0]~output .bus_hold = "false";
defparam \SEGX_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SEGX_A[1]~output (
	.i(\sevenseg|Mux6~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[1]~output .bus_hold = "false";
defparam \SEGX_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \SEGX_A[2]~output (
	.i(\sevenseg|Mux5~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[2]~output .bus_hold = "false";
defparam \SEGX_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SEGX_A[3]~output (
	.i(\sevenseg|Mux4~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[3]~output .bus_hold = "false";
defparam \SEGX_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SEGX_A[4]~output (
	.i(\sevenseg|Mux3~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[4]~output .bus_hold = "false";
defparam \SEGX_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SEGX_A[5]~output (
	.i(\sevenseg|Mux2~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[5]~output .bus_hold = "false";
defparam \SEGX_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \SEGX_A[6]~output (
	.i(\sevenseg|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[6]~output .bus_hold = "false";
defparam \SEGX_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SEGX_A[7]~output (
	.i(\sevenseg|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_A[7]~output .bus_hold = "false";
defparam \SEGX_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \SEGX_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[0]~output .bus_hold = "false";
defparam \SEGX_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \SEGX_B[1]~output (
	.i(\sevenseg|Mux13~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[1]~output .bus_hold = "false";
defparam \SEGX_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \SEGX_B[2]~output (
	.i(\sevenseg|Mux12~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[2]~output .bus_hold = "false";
defparam \SEGX_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \SEGX_B[3]~output (
	.i(\sevenseg|Mux11~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[3]~output .bus_hold = "false";
defparam \SEGX_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \SEGX_B[4]~output (
	.i(\sevenseg|Mux10~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[4]~output .bus_hold = "false";
defparam \SEGX_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \SEGX_B[5]~output (
	.i(\sevenseg|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[5]~output .bus_hold = "false";
defparam \SEGX_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SEGX_B[6]~output (
	.i(\sevenseg|Mux8~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[6]~output .bus_hold = "false";
defparam \SEGX_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SEGX_B[7]~output (
	.i(\sevenseg|Mux7~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_B[7]~output .bus_hold = "false";
defparam \SEGX_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \SEGX_C[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[0]~output .bus_hold = "false";
defparam \SEGX_C[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \SEGX_C[1]~output (
	.i(\sevenseg|Mux20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[1]~output .bus_hold = "false";
defparam \SEGX_C[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \SEGX_C[2]~output (
	.i(\sevenseg|Mux19~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[2]~output .bus_hold = "false";
defparam \SEGX_C[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \SEGX_C[3]~output (
	.i(\sevenseg|Mux18~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[3]~output .bus_hold = "false";
defparam \SEGX_C[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \SEGX_C[4]~output (
	.i(\sevenseg|Mux17~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[4]~output .bus_hold = "false";
defparam \SEGX_C[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \SEGX_C[5]~output (
	.i(\sevenseg|Mux16~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[5]~output .bus_hold = "false";
defparam \SEGX_C[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \SEGX_C[6]~output (
	.i(\sevenseg|Mux15~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[6]~output .bus_hold = "false";
defparam \SEGX_C[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \SEGX_C[7]~output (
	.i(\sevenseg|Mux14~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_C[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_C[7]~output .bus_hold = "false";
defparam \SEGX_C[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \SEGX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[0]~output .bus_hold = "false";
defparam \SEGX_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \SEGX_D[1]~output (
	.i(\sevenseg|Mux27~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[1]~output .bus_hold = "false";
defparam \SEGX_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SEGX_D[2]~output (
	.i(\sevenseg|Mux26~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[2]~output .bus_hold = "false";
defparam \SEGX_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SEGX_D[3]~output (
	.i(\sevenseg|Mux25~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[3]~output .bus_hold = "false";
defparam \SEGX_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \SEGX_D[4]~output (
	.i(\sevenseg|Mux24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[4]~output .bus_hold = "false";
defparam \SEGX_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \SEGX_D[5]~output (
	.i(\sevenseg|Mux23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[5]~output .bus_hold = "false";
defparam \SEGX_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \SEGX_D[6]~output (
	.i(\sevenseg|Mux22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[6]~output .bus_hold = "false";
defparam \SEGX_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \SEGX_D[7]~output (
	.i(\sevenseg|Mux21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_D[7]~output .bus_hold = "false";
defparam \SEGX_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \SEGX_E[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[0]~output .bus_hold = "false";
defparam \SEGX_E[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \SEGX_E[1]~output (
	.i(\sevenseg|Mux34~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[1]~output .bus_hold = "false";
defparam \SEGX_E[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \SEGX_E[2]~output (
	.i(\sevenseg|Mux33~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[2]~output .bus_hold = "false";
defparam \SEGX_E[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \SEGX_E[3]~output (
	.i(\sevenseg|Mux32~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[3]~output .bus_hold = "false";
defparam \SEGX_E[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \SEGX_E[4]~output (
	.i(\sevenseg|Mux31~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[4]~output .bus_hold = "false";
defparam \SEGX_E[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \SEGX_E[5]~output (
	.i(\sevenseg|Mux30~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[5]~output .bus_hold = "false";
defparam \SEGX_E[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \SEGX_E[6]~output (
	.i(\sevenseg|Mux29~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[6]~output .bus_hold = "false";
defparam \SEGX_E[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \SEGX_E[7]~output (
	.i(\sevenseg|Mux28~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_E[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_E[7]~output .bus_hold = "false";
defparam \SEGX_E[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \SEGX_F[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[0]~output .bus_hold = "false";
defparam \SEGX_F[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \SEGX_F[1]~output (
	.i(\sevenseg|Mux41~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[1]~output .bus_hold = "false";
defparam \SEGX_F[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \SEGX_F[2]~output (
	.i(\sevenseg|Mux40~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[2]~output .bus_hold = "false";
defparam \SEGX_F[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \SEGX_F[3]~output (
	.i(\sevenseg|Mux39~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[3]~output .bus_hold = "false";
defparam \SEGX_F[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SEGX_F[4]~output (
	.i(\sevenseg|Mux38~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[4]~output .bus_hold = "false";
defparam \SEGX_F[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \SEGX_F[5]~output (
	.i(\sevenseg|Mux37~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[5]~output .bus_hold = "false";
defparam \SEGX_F[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \SEGX_F[6]~output (
	.i(\sevenseg|Mux36~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[6]~output .bus_hold = "false";
defparam \SEGX_F[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \SEGX_F[7]~output (
	.i(\sevenseg|Mux35~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_F[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_F[7]~output .bus_hold = "false";
defparam \SEGX_F[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \SEGX_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[0]~output .bus_hold = "false";
defparam \SEGX_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \SEGX_G[1]~output (
	.i(\sevenseg|Mux48~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[1]~output .bus_hold = "false";
defparam \SEGX_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \SEGX_G[2]~output (
	.i(\sevenseg|Mux47~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[2]~output .bus_hold = "false";
defparam \SEGX_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \SEGX_G[3]~output (
	.i(\sevenseg|Mux46~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[3]~output .bus_hold = "false";
defparam \SEGX_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \SEGX_G[4]~output (
	.i(\sevenseg|Mux45~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[4]~output .bus_hold = "false";
defparam \SEGX_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \SEGX_G[5]~output (
	.i(\sevenseg|Mux44~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[5]~output .bus_hold = "false";
defparam \SEGX_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \SEGX_G[6]~output (
	.i(\sevenseg|Mux43~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[6]~output .bus_hold = "false";
defparam \SEGX_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \SEGX_G[7]~output (
	.i(\sevenseg|Mux42~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_G[7]~output .bus_hold = "false";
defparam \SEGX_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \SEGX_H[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[0]~output .bus_hold = "false";
defparam \SEGX_H[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \SEGX_H[1]~output (
	.i(\sevenseg|Mux55~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[1]~output .bus_hold = "false";
defparam \SEGX_H[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \SEGX_H[2]~output (
	.i(\sevenseg|Mux54~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[2]~output .bus_hold = "false";
defparam \SEGX_H[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \SEGX_H[3]~output (
	.i(\sevenseg|Mux53~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[3]~output .bus_hold = "false";
defparam \SEGX_H[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \SEGX_H[4]~output (
	.i(\sevenseg|Mux52~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[4]~output .bus_hold = "false";
defparam \SEGX_H[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \SEGX_H[5]~output (
	.i(\sevenseg|Mux51~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[5]~output .bus_hold = "false";
defparam \SEGX_H[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \SEGX_H[6]~output (
	.i(\sevenseg|Mux50~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[6]~output .bus_hold = "false";
defparam \SEGX_H[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \SEGX_H[7]~output (
	.i(\sevenseg|Mux49~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_H[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_H[7]~output .bus_hold = "false";
defparam \SEGX_H[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \SEGX_SEL[0]~output (
	.i(\sevenseg|SEGX_SEL [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[0]~output .bus_hold = "false";
defparam \SEGX_SEL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \SEGX_SEL[1]~output (
	.i(\sevenseg|SEGX_SEL [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[1]~output .bus_hold = "false";
defparam \SEGX_SEL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \SEGX_SEL[2]~output (
	.i(\sevenseg|SEGX_SEL [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[2]~output .bus_hold = "false";
defparam \SEGX_SEL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \SEGX_SEL[3]~output (
	.i(\sevenseg|SEGX_SEL [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[3]~output .bus_hold = "false";
defparam \SEGX_SEL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \SEGX_SEL[4]~output (
	.i(\sevenseg|SEGX_SEL [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[4]~output .bus_hold = "false";
defparam \SEGX_SEL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \SEGX_SEL[5]~output (
	.i(\sevenseg|SEGX_SEL [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[5]~output .bus_hold = "false";
defparam \SEGX_SEL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SEGX_SEL[6]~output (
	.i(\sevenseg|SEGX_SEL [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[6]~output .bus_hold = "false";
defparam \SEGX_SEL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \SEGX_SEL[7]~output (
	.i(\sevenseg|SEGX_SEL [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[7]~output .bus_hold = "false";
defparam \SEGX_SEL[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \SEGX_SEL[8]~output (
	.i(\sevenseg|SEGX_SEL [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEGX_SEL[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEGX_SEL[8]~output .bus_hold = "false";
defparam \SEGX_SEL[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \SEG_A[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[0]~output .bus_hold = "false";
defparam \SEG_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \SEG_A[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[1]~output .bus_hold = "false";
defparam \SEG_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N9
cycloneive_io_obuf \SEG_A[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[2]~output .bus_hold = "false";
defparam \SEG_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \SEG_A[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[3]~output .bus_hold = "false";
defparam \SEG_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \SEG_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[4]~output .bus_hold = "false";
defparam \SEG_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \SEG_A[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[5]~output .bus_hold = "false";
defparam \SEG_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \SEG_A[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[6]~output .bus_hold = "false";
defparam \SEG_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \SEG_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_A[7]~output .bus_hold = "false";
defparam \SEG_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \SEG_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[0]~output .bus_hold = "false";
defparam \SEG_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \SEG_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[1]~output .bus_hold = "false";
defparam \SEG_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N16
cycloneive_io_obuf \SEG_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[2]~output .bus_hold = "false";
defparam \SEG_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \SEG_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[3]~output .bus_hold = "false";
defparam \SEG_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \SEG_B[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[4]~output .bus_hold = "false";
defparam \SEG_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N23
cycloneive_io_obuf \SEG_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[5]~output .bus_hold = "false";
defparam \SEG_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N23
cycloneive_io_obuf \SEG_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[6]~output .bus_hold = "false";
defparam \SEG_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \SEG_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_B[7]~output .bus_hold = "false";
defparam \SEG_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \SEG_SELA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELA[0]~output .bus_hold = "false";
defparam \SEG_SELA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N23
cycloneive_io_obuf \SEG_SELA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELA[1]~output .bus_hold = "false";
defparam \SEG_SELA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N2
cycloneive_io_obuf \SEG_SELA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELA[2]~output .bus_hold = "false";
defparam \SEG_SELA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \SEG_SELA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELA[3]~output .bus_hold = "false";
defparam \SEG_SELA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \SEG_SELB[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELB[0]~output .bus_hold = "false";
defparam \SEG_SELB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \SEG_SELB[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELB[1]~output .bus_hold = "false";
defparam \SEG_SELB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \SEG_SELB[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELB[2]~output .bus_hold = "false";
defparam \SEG_SELB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \SEG_SELB[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SEG_SELB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SEG_SELB[3]~output .bus_hold = "false";
defparam \SEG_SELB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N2
cycloneive_io_obuf \LED[0]~output (
	.i(\cpu|sm|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \LED[1]~output (
	.i(\cpu|sm|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \LED[2]~output (
	.i(\cpu|sm|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\cpu|sm|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \BZ~output (
	.i(\sound|LessThan0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BZ~output_o ),
	.obar());
// synopsys translate_off
defparam \BZ~output .bus_hold = "false";
defparam \BZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N1
cycloneive_io_ibuf \CLK20MHZ~input (
	.i(CLK20MHZ),
	.ibar(gnd),
	.o(\CLK20MHZ~input_o ));
// synopsys translate_off
defparam \CLK20MHZ~input .bus_hold = "false";
defparam \CLK20MHZ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \CLK20MHZ~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK20MHZ~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK20MHZ~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK20MHZ~inputclkctrl .clock_type = "global clock";
defparam \CLK20MHZ~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneive_lcell_comb \sevenseg|count0[0]~39 (
// Equation(s):
// \sevenseg|count0[0]~39_combout  = !\sevenseg|count0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count0 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|count0[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count0[0]~39 .lut_mask = 16'h0F0F;
defparam \sevenseg|count0[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \RSTN~input (
	.i(RSTN),
	.ibar(gnd),
	.o(\RSTN~input_o ));
// synopsys translate_off
defparam \RSTN~input .bus_hold = "false";
defparam \RSTN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y17_N13
dffeas \sevenseg|count0[0] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[0]~39_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[0] .is_wysiwyg = "true";
defparam \sevenseg|count0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \sevenseg|count0[1]~13 (
// Equation(s):
// \sevenseg|count0[1]~13_combout  = (\sevenseg|count0 [1] & (\sevenseg|count0 [0] $ (VCC))) # (!\sevenseg|count0 [1] & (\sevenseg|count0 [0] & VCC))
// \sevenseg|count0[1]~14  = CARRY((\sevenseg|count0 [1] & \sevenseg|count0 [0]))

	.dataa(\sevenseg|count0 [1]),
	.datab(\sevenseg|count0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sevenseg|count0[1]~13_combout ),
	.cout(\sevenseg|count0[1]~14 ));
// synopsys translate_off
defparam \sevenseg|count0[1]~13 .lut_mask = 16'h6688;
defparam \sevenseg|count0[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N3
dffeas \sevenseg|count0[1] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[1]~13_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[1] .is_wysiwyg = "true";
defparam \sevenseg|count0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \sevenseg|count0[2]~15 (
// Equation(s):
// \sevenseg|count0[2]~15_combout  = (\sevenseg|count0 [2] & (!\sevenseg|count0[1]~14 )) # (!\sevenseg|count0 [2] & ((\sevenseg|count0[1]~14 ) # (GND)))
// \sevenseg|count0[2]~16  = CARRY((!\sevenseg|count0[1]~14 ) # (!\sevenseg|count0 [2]))

	.dataa(gnd),
	.datab(\sevenseg|count0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[1]~14 ),
	.combout(\sevenseg|count0[2]~15_combout ),
	.cout(\sevenseg|count0[2]~16 ));
// synopsys translate_off
defparam \sevenseg|count0[2]~15 .lut_mask = 16'h3C3F;
defparam \sevenseg|count0[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \sevenseg|count0[2] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[2]~15_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[2] .is_wysiwyg = "true";
defparam \sevenseg|count0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \sevenseg|count0[3]~17 (
// Equation(s):
// \sevenseg|count0[3]~17_combout  = (\sevenseg|count0 [3] & (\sevenseg|count0[2]~16  $ (GND))) # (!\sevenseg|count0 [3] & (!\sevenseg|count0[2]~16  & VCC))
// \sevenseg|count0[3]~18  = CARRY((\sevenseg|count0 [3] & !\sevenseg|count0[2]~16 ))

	.dataa(\sevenseg|count0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[2]~16 ),
	.combout(\sevenseg|count0[3]~17_combout ),
	.cout(\sevenseg|count0[3]~18 ));
// synopsys translate_off
defparam \sevenseg|count0[3]~17 .lut_mask = 16'hA50A;
defparam \sevenseg|count0[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \sevenseg|count0[3] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[3]~17_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[3] .is_wysiwyg = "true";
defparam \sevenseg|count0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \sevenseg|count0[4]~19 (
// Equation(s):
// \sevenseg|count0[4]~19_combout  = (\sevenseg|count0 [4] & (!\sevenseg|count0[3]~18 )) # (!\sevenseg|count0 [4] & ((\sevenseg|count0[3]~18 ) # (GND)))
// \sevenseg|count0[4]~20  = CARRY((!\sevenseg|count0[3]~18 ) # (!\sevenseg|count0 [4]))

	.dataa(gnd),
	.datab(\sevenseg|count0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[3]~18 ),
	.combout(\sevenseg|count0[4]~19_combout ),
	.cout(\sevenseg|count0[4]~20 ));
// synopsys translate_off
defparam \sevenseg|count0[4]~19 .lut_mask = 16'h3C3F;
defparam \sevenseg|count0[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \sevenseg|count0[4] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[4]~19_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[4] .is_wysiwyg = "true";
defparam \sevenseg|count0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \sevenseg|count0[5]~21 (
// Equation(s):
// \sevenseg|count0[5]~21_combout  = (\sevenseg|count0 [5] & (\sevenseg|count0[4]~20  $ (GND))) # (!\sevenseg|count0 [5] & (!\sevenseg|count0[4]~20  & VCC))
// \sevenseg|count0[5]~22  = CARRY((\sevenseg|count0 [5] & !\sevenseg|count0[4]~20 ))

	.dataa(\sevenseg|count0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[4]~20 ),
	.combout(\sevenseg|count0[5]~21_combout ),
	.cout(\sevenseg|count0[5]~22 ));
// synopsys translate_off
defparam \sevenseg|count0[5]~21 .lut_mask = 16'hA50A;
defparam \sevenseg|count0[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \sevenseg|count0[5] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[5]~21_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[5] .is_wysiwyg = "true";
defparam \sevenseg|count0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \sevenseg|count0[6]~23 (
// Equation(s):
// \sevenseg|count0[6]~23_combout  = (\sevenseg|count0 [6] & (!\sevenseg|count0[5]~22 )) # (!\sevenseg|count0 [6] & ((\sevenseg|count0[5]~22 ) # (GND)))
// \sevenseg|count0[6]~24  = CARRY((!\sevenseg|count0[5]~22 ) # (!\sevenseg|count0 [6]))

	.dataa(\sevenseg|count0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[5]~22 ),
	.combout(\sevenseg|count0[6]~23_combout ),
	.cout(\sevenseg|count0[6]~24 ));
// synopsys translate_off
defparam \sevenseg|count0[6]~23 .lut_mask = 16'h5A5F;
defparam \sevenseg|count0[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \sevenseg|count0[6] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[6]~23_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[6] .is_wysiwyg = "true";
defparam \sevenseg|count0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \sevenseg|count0[7]~25 (
// Equation(s):
// \sevenseg|count0[7]~25_combout  = (\sevenseg|count0 [7] & (\sevenseg|count0[6]~24  $ (GND))) # (!\sevenseg|count0 [7] & (!\sevenseg|count0[6]~24  & VCC))
// \sevenseg|count0[7]~26  = CARRY((\sevenseg|count0 [7] & !\sevenseg|count0[6]~24 ))

	.dataa(gnd),
	.datab(\sevenseg|count0 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[6]~24 ),
	.combout(\sevenseg|count0[7]~25_combout ),
	.cout(\sevenseg|count0[7]~26 ));
// synopsys translate_off
defparam \sevenseg|count0[7]~25 .lut_mask = 16'hC30C;
defparam \sevenseg|count0[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N15
dffeas \sevenseg|count0[7] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[7]~25_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[7] .is_wysiwyg = "true";
defparam \sevenseg|count0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \sevenseg|Equal0~1 (
// Equation(s):
// \sevenseg|Equal0~1_combout  = (\sevenseg|count0 [5] & (\sevenseg|count0 [4] & (\sevenseg|count0 [7] & \sevenseg|count0 [6])))

	.dataa(\sevenseg|count0 [5]),
	.datab(\sevenseg|count0 [4]),
	.datac(\sevenseg|count0 [7]),
	.datad(\sevenseg|count0 [6]),
	.cin(gnd),
	.combout(\sevenseg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal0~1 .lut_mask = 16'h8000;
defparam \sevenseg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \sevenseg|count0[8]~27 (
// Equation(s):
// \sevenseg|count0[8]~27_combout  = (\sevenseg|count0 [8] & (!\sevenseg|count0[7]~26 )) # (!\sevenseg|count0 [8] & ((\sevenseg|count0[7]~26 ) # (GND)))
// \sevenseg|count0[8]~28  = CARRY((!\sevenseg|count0[7]~26 ) # (!\sevenseg|count0 [8]))

	.dataa(gnd),
	.datab(\sevenseg|count0 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[7]~26 ),
	.combout(\sevenseg|count0[8]~27_combout ),
	.cout(\sevenseg|count0[8]~28 ));
// synopsys translate_off
defparam \sevenseg|count0[8]~27 .lut_mask = 16'h3C3F;
defparam \sevenseg|count0[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \sevenseg|count0[8] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[8]~27_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[8] .is_wysiwyg = "true";
defparam \sevenseg|count0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \sevenseg|count0[9]~29 (
// Equation(s):
// \sevenseg|count0[9]~29_combout  = (\sevenseg|count0 [9] & (\sevenseg|count0[8]~28  $ (GND))) # (!\sevenseg|count0 [9] & (!\sevenseg|count0[8]~28  & VCC))
// \sevenseg|count0[9]~30  = CARRY((\sevenseg|count0 [9] & !\sevenseg|count0[8]~28 ))

	.dataa(gnd),
	.datab(\sevenseg|count0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[8]~28 ),
	.combout(\sevenseg|count0[9]~29_combout ),
	.cout(\sevenseg|count0[9]~30 ));
// synopsys translate_off
defparam \sevenseg|count0[9]~29 .lut_mask = 16'hC30C;
defparam \sevenseg|count0[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \sevenseg|count0[9] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[9]~29_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[9] .is_wysiwyg = "true";
defparam \sevenseg|count0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \sevenseg|count0[10]~31 (
// Equation(s):
// \sevenseg|count0[10]~31_combout  = (\sevenseg|count0 [10] & (!\sevenseg|count0[9]~30 )) # (!\sevenseg|count0 [10] & ((\sevenseg|count0[9]~30 ) # (GND)))
// \sevenseg|count0[10]~32  = CARRY((!\sevenseg|count0[9]~30 ) # (!\sevenseg|count0 [10]))

	.dataa(\sevenseg|count0 [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[9]~30 ),
	.combout(\sevenseg|count0[10]~31_combout ),
	.cout(\sevenseg|count0[10]~32 ));
// synopsys translate_off
defparam \sevenseg|count0[10]~31 .lut_mask = 16'h5A5F;
defparam \sevenseg|count0[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \sevenseg|count0[10] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[10]~31_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[10] .is_wysiwyg = "true";
defparam \sevenseg|count0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \sevenseg|count0[11]~33 (
// Equation(s):
// \sevenseg|count0[11]~33_combout  = (\sevenseg|count0 [11] & (\sevenseg|count0[10]~32  $ (GND))) # (!\sevenseg|count0 [11] & (!\sevenseg|count0[10]~32  & VCC))
// \sevenseg|count0[11]~34  = CARRY((\sevenseg|count0 [11] & !\sevenseg|count0[10]~32 ))

	.dataa(\sevenseg|count0 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[10]~32 ),
	.combout(\sevenseg|count0[11]~33_combout ),
	.cout(\sevenseg|count0[11]~34 ));
// synopsys translate_off
defparam \sevenseg|count0[11]~33 .lut_mask = 16'hA50A;
defparam \sevenseg|count0[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \sevenseg|count0[11] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[11]~33_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[11] .is_wysiwyg = "true";
defparam \sevenseg|count0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \sevenseg|count0[12]~35 (
// Equation(s):
// \sevenseg|count0[12]~35_combout  = (\sevenseg|count0 [12] & (!\sevenseg|count0[11]~34 )) # (!\sevenseg|count0 [12] & ((\sevenseg|count0[11]~34 ) # (GND)))
// \sevenseg|count0[12]~36  = CARRY((!\sevenseg|count0[11]~34 ) # (!\sevenseg|count0 [12]))

	.dataa(gnd),
	.datab(\sevenseg|count0 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sevenseg|count0[11]~34 ),
	.combout(\sevenseg|count0[12]~35_combout ),
	.cout(\sevenseg|count0[12]~36 ));
// synopsys translate_off
defparam \sevenseg|count0[12]~35 .lut_mask = 16'h3C3F;
defparam \sevenseg|count0[12]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \sevenseg|count0[12] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[12]~35_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[12] .is_wysiwyg = "true";
defparam \sevenseg|count0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \sevenseg|count0[13]~37 (
// Equation(s):
// \sevenseg|count0[13]~37_combout  = \sevenseg|count0 [13] $ (!\sevenseg|count0[12]~36 )

	.dataa(\sevenseg|count0 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sevenseg|count0[12]~36 ),
	.combout(\sevenseg|count0[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count0[13]~37 .lut_mask = 16'hA5A5;
defparam \sevenseg|count0[13]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \sevenseg|count0[13] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count0[13]~37_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count0[13] .is_wysiwyg = "true";
defparam \sevenseg|count0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N6
cycloneive_lcell_comb \sevenseg|Equal0~3 (
// Equation(s):
// \sevenseg|Equal0~3_combout  = (\sevenseg|count0 [13] & \sevenseg|count0 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count0 [13]),
	.datad(\sevenseg|count0 [12]),
	.cin(gnd),
	.combout(\sevenseg|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal0~3 .lut_mask = 16'hF000;
defparam \sevenseg|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneive_lcell_comb \sevenseg|Equal0~0 (
// Equation(s):
// \sevenseg|Equal0~0_combout  = (\sevenseg|count0 [0] & (\sevenseg|count0 [3] & (\sevenseg|count0 [2] & \sevenseg|count0 [1])))

	.dataa(\sevenseg|count0 [0]),
	.datab(\sevenseg|count0 [3]),
	.datac(\sevenseg|count0 [2]),
	.datad(\sevenseg|count0 [1]),
	.cin(gnd),
	.combout(\sevenseg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal0~0 .lut_mask = 16'h8000;
defparam \sevenseg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \sevenseg|Equal0~2 (
// Equation(s):
// \sevenseg|Equal0~2_combout  = (\sevenseg|count0 [9] & (\sevenseg|count0 [8] & (\sevenseg|count0 [11] & \sevenseg|count0 [10])))

	.dataa(\sevenseg|count0 [9]),
	.datab(\sevenseg|count0 [8]),
	.datac(\sevenseg|count0 [11]),
	.datad(\sevenseg|count0 [10]),
	.cin(gnd),
	.combout(\sevenseg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal0~2 .lut_mask = 16'h8000;
defparam \sevenseg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \sevenseg|Equal0~4 (
// Equation(s):
// \sevenseg|Equal0~4_combout  = (\sevenseg|Equal0~1_combout  & (\sevenseg|Equal0~3_combout  & (\sevenseg|Equal0~0_combout  & \sevenseg|Equal0~2_combout )))

	.dataa(\sevenseg|Equal0~1_combout ),
	.datab(\sevenseg|Equal0~3_combout ),
	.datac(\sevenseg|Equal0~0_combout ),
	.datad(\sevenseg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal0~4 .lut_mask = 16'h8000;
defparam \sevenseg|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \sevenseg|count1~2 (
// Equation(s):
// \sevenseg|count1~2_combout  = (!\sevenseg|count1 [0] & ((\sevenseg|count1 [2]) # ((\sevenseg|count1 [1]) # (!\sevenseg|count1 [3]))))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [3]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|count1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count1~2 .lut_mask = 16'h0F0B;
defparam \sevenseg|count1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \sevenseg|count1[0] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count1~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sevenseg|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count1[0] .is_wysiwyg = "true";
defparam \sevenseg|count1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \sevenseg|count1[1]~0 (
// Equation(s):
// \sevenseg|count1[1]~0_combout  = \sevenseg|count1 [1] $ (((\sevenseg|Equal0~4_combout  & \sevenseg|count1 [0])))

	.dataa(gnd),
	.datab(\sevenseg|Equal0~4_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|count1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count1[1]~0 .lut_mask = 16'h3CF0;
defparam \sevenseg|count1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \sevenseg|count1[1] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count1[1]~0_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count1[1] .is_wysiwyg = "true";
defparam \sevenseg|count1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \sevenseg|count1[2]~1 (
// Equation(s):
// \sevenseg|count1[2]~1_combout  = \sevenseg|count1 [2] $ (((\sevenseg|count1 [1] & (\sevenseg|Equal0~4_combout  & \sevenseg|count1 [0]))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|Equal0~4_combout ),
	.datac(\sevenseg|count1 [2]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|count1[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count1[2]~1 .lut_mask = 16'h78F0;
defparam \sevenseg|count1[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \sevenseg|count1[2] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count1[2]~1_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count1[2] .is_wysiwyg = "true";
defparam \sevenseg|count1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \sevenseg|count1~3 (
// Equation(s):
// \sevenseg|count1~3_combout  = (\sevenseg|count1 [2] & (\sevenseg|count1 [3] $ (((\sevenseg|count1 [0] & \sevenseg|count1 [1]))))) # (!\sevenseg|count1 [2] & (\sevenseg|count1 [3] & ((\sevenseg|count1 [0]) # (\sevenseg|count1 [1]))))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|count1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|count1~3 .lut_mask = 16'h78E0;
defparam \sevenseg|count1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \sevenseg|count1[3] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sevenseg|count1~3_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sevenseg|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sevenseg|count1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sevenseg|count1[3] .is_wysiwyg = "true";
defparam \sevenseg|count1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \sevenseg|Mux6~0 (
// Equation(s):
// \sevenseg|Mux6~0_combout  = (\sevenseg|count1 [1]) # (!\sevenseg|count1 [2])

	.dataa(\sevenseg|count1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~0 .lut_mask = 16'hFF55;
defparam \sevenseg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cycloneive_lcell_comb \cpu|sm|Selector1~0 (
// Equation(s):
// \cpu|sm|Selector1~0_combout  = (\cpu|sm|q [1] & ((\cpu|sm|q [2]) # ((\cpu|sm|q [0] & !\cpu|sm|q [3])))) # (!\cpu|sm|q [1] & (\cpu|sm|q [2] & ((\cpu|sm|q [0]) # (!\cpu|sm|q [3]))))

	.dataa(\cpu|sm|q [1]),
	.datab(\cpu|sm|q [0]),
	.datac(\cpu|sm|q [2]),
	.datad(\cpu|sm|q [3]),
	.cin(gnd),
	.combout(\cpu|sm|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sm|Selector1~0 .lut_mask = 16'hE0F8;
defparam \cpu|sm|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N5
dffeas \cpu|sm|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sm|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sm|q[2] .is_wysiwyg = "true";
defparam \cpu|sm|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneive_lcell_comb \cpu|sm|Selector2~0 (
// Equation(s):
// \cpu|sm|Selector2~0_combout  = (\cpu|sm|q [3] & (\cpu|sm|q [1] & ((\cpu|sm|q [0]) # (!\cpu|sm|q [2])))) # (!\cpu|sm|q [3] & ((\cpu|sm|q [1]) # ((\cpu|sm|q [0] & !\cpu|sm|q [2]))))

	.dataa(\cpu|sm|q [3]),
	.datab(\cpu|sm|q [0]),
	.datac(\cpu|sm|q [1]),
	.datad(\cpu|sm|q [2]),
	.cin(gnd),
	.combout(\cpu|sm|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sm|Selector2~0 .lut_mask = 16'hD0F4;
defparam \cpu|sm|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N19
dffeas \cpu|sm|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sm|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sm|q[1] .is_wysiwyg = "true";
defparam \cpu|sm|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneive_lcell_comb \cpu|sm|Selector0~0 (
// Equation(s):
// \cpu|sm|Selector0~0_combout  = (\cpu|sm|q [1] & ((\cpu|sm|q [3]) # ((\cpu|sm|q [0] & \cpu|sm|q [2])))) # (!\cpu|sm|q [1] & (\cpu|sm|q [3] & ((\cpu|sm|q [0]) # (\cpu|sm|q [2]))))

	.dataa(\cpu|sm|q [1]),
	.datab(\cpu|sm|q [0]),
	.datac(\cpu|sm|q [3]),
	.datad(\cpu|sm|q [2]),
	.cin(gnd),
	.combout(\cpu|sm|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sm|Selector0~0 .lut_mask = 16'hF8E0;
defparam \cpu|sm|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N31
dffeas \cpu|sm|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sm|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sm|q[3] .is_wysiwyg = "true";
defparam \cpu|sm|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneive_io_ibuf \PSW_D1~input (
	.i(PSW_D1),
	.ibar(gnd),
	.o(\PSW_D1~input_o ));
// synopsys translate_off
defparam \PSW_D1~input .bus_hold = "false";
defparam \PSW_D1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N22
cycloneive_io_ibuf \PSW_D0~input (
	.i(PSW_D0),
	.ibar(gnd),
	.o(\PSW_D0~input_o ));
// synopsys translate_off
defparam \PSW_D0~input .bus_hold = "false";
defparam \PSW_D0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneive_lcell_comb \cpu|sm|Selector3~0 (
// Equation(s):
// \cpu|sm|Selector3~0_combout  = (\cpu|sm|q [1] & (((!\PSW_D1~input_o )) # (!\cpu|sm|q [0]))) # (!\cpu|sm|q [1] & (!\cpu|sm|q [0] & ((\PSW_D0~input_o ))))

	.dataa(\cpu|sm|q [1]),
	.datab(\cpu|sm|q [0]),
	.datac(\PSW_D1~input_o ),
	.datad(\PSW_D0~input_o ),
	.cin(gnd),
	.combout(\cpu|sm|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sm|Selector3~0 .lut_mask = 16'h3B2A;
defparam \cpu|sm|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneive_lcell_comb \cpu|sm|Selector3~1 (
// Equation(s):
// \cpu|sm|Selector3~1_combout  = (\cpu|sm|q [3] & (\cpu|sm|q [0] & ((!\cpu|sm|Selector3~0_combout ) # (!\cpu|sm|q [2])))) # (!\cpu|sm|q [3] & ((\cpu|sm|q [0]) # ((!\cpu|sm|q [2] & !\cpu|sm|Selector3~0_combout ))))

	.dataa(\cpu|sm|q [3]),
	.datab(\cpu|sm|q [2]),
	.datac(\cpu|sm|q [0]),
	.datad(\cpu|sm|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cpu|sm|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sm|Selector3~1 .lut_mask = 16'h70F1;
defparam \cpu|sm|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N9
dffeas \cpu|sm|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sm|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sm|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sm|q[0] .is_wysiwyg = "true";
defparam \cpu|sm|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \cpu|pc|q[0]~16 (
// Equation(s):
// \cpu|pc|q[0]~16_combout  = (\cpu|pc|q [0] & (\cpu|sm|q [0] $ (VCC))) # (!\cpu|pc|q [0] & (\cpu|sm|q [0] & VCC))
// \cpu|pc|q[0]~17  = CARRY((\cpu|pc|q [0] & \cpu|sm|q [0]))

	.dataa(\cpu|pc|q [0]),
	.datab(\cpu|sm|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pc|q[0]~16_combout ),
	.cout(\cpu|pc|q[0]~17 ));
// synopsys translate_off
defparam \cpu|pc|q[0]~16 .lut_mask = 16'h6688;
defparam \cpu|pc|q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cycloneive_ram_block \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~inputclkctrl_outclk ),
	.clk1(\CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\cpu|sm|q [0]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RSTN~input_o ),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\cpu|pc|q [7],\cpu|pc|q [6],\cpu|pc|q [5],\cpu|pc|q [4],\cpu|pc|q [3],\cpu|pc|q [2],\cpu|pc|q [1],\cpu|pc|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "/media/Sony_4GU/FPGA/cpu_pipeline/imem.mif";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|imem:imem|altsyncram:altsyncram_component|altsyncram_avc1:auto_generated|ALTSYNCRAM";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \cpu|imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080FF0000080FF0000000000000080E9091080000000000000203E4098200700000000000000030424000006D080C830000000000000095100000000000B004C419000005801180080000203E409E20050000000000000003042450011E0087000101904803;
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \cpu|irp1|q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [13]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[13] .is_wysiwyg = "true";
defparam \cpu|irp1|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \cpu|pc1|q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [7]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[7] .is_wysiwyg = "true";
defparam \cpu|pc1|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \cpu|irp1|q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [12]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[12] .is_wysiwyg = "true";
defparam \cpu|irp1|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \cpu|pc1|q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [6]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[6] .is_wysiwyg = "true";
defparam \cpu|pc1|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \cpu|pc1|q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [5]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[5] .is_wysiwyg = "true";
defparam \cpu|pc1|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \cpu|irp1|q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [11]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[11] .is_wysiwyg = "true";
defparam \cpu|irp1|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \cpu|pc1|q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [4]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[4] .is_wysiwyg = "true";
defparam \cpu|pc1|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \cpu|irp1|q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [4]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[4] .is_wysiwyg = "true";
defparam \cpu|irp1|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \cpu|pc1|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [3]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[3] .is_wysiwyg = "true";
defparam \cpu|pc1|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \cpu|irp1|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [3]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[3] .is_wysiwyg = "true";
defparam \cpu|irp1|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N27
dffeas \cpu|pc1|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [2]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[2] .is_wysiwyg = "true";
defparam \cpu|pc1|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \cpu|irp1|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [2]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[2] .is_wysiwyg = "true";
defparam \cpu|irp1|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \cpu|pc1|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [1]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[1] .is_wysiwyg = "true";
defparam \cpu|pc1|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \cpu|irp1|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [1]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[1] .is_wysiwyg = "true";
defparam \cpu|irp1|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \cpu|irp1|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [0]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[0] .is_wysiwyg = "true";
defparam \cpu|irp1|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N17
dffeas \cpu|pc1|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [0]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[0] .is_wysiwyg = "true";
defparam \cpu|pc1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \cpu|alu|Add2~0 (
// Equation(s):
// \cpu|alu|Add2~0_combout  = (\cpu|irp1|q [0] & (\cpu|pc1|q [0] $ (VCC))) # (!\cpu|irp1|q [0] & (\cpu|pc1|q [0] & VCC))
// \cpu|alu|Add2~1  = CARRY((\cpu|irp1|q [0] & \cpu|pc1|q [0]))

	.dataa(\cpu|irp1|q [0]),
	.datab(\cpu|pc1|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu|Add2~0_combout ),
	.cout(\cpu|alu|Add2~1 ));
// synopsys translate_off
defparam \cpu|alu|Add2~0 .lut_mask = 16'h6688;
defparam \cpu|alu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \cpu|alu|Add2~2 (
// Equation(s):
// \cpu|alu|Add2~2_combout  = (\cpu|pc1|q [1] & ((\cpu|irp1|q [1] & (\cpu|alu|Add2~1  & VCC)) # (!\cpu|irp1|q [1] & (!\cpu|alu|Add2~1 )))) # (!\cpu|pc1|q [1] & ((\cpu|irp1|q [1] & (!\cpu|alu|Add2~1 )) # (!\cpu|irp1|q [1] & ((\cpu|alu|Add2~1 ) # (GND)))))
// \cpu|alu|Add2~3  = CARRY((\cpu|pc1|q [1] & (!\cpu|irp1|q [1] & !\cpu|alu|Add2~1 )) # (!\cpu|pc1|q [1] & ((!\cpu|alu|Add2~1 ) # (!\cpu|irp1|q [1]))))

	.dataa(\cpu|pc1|q [1]),
	.datab(\cpu|irp1|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~1 ),
	.combout(\cpu|alu|Add2~2_combout ),
	.cout(\cpu|alu|Add2~3 ));
// synopsys translate_off
defparam \cpu|alu|Add2~2 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \cpu|alu|Add2~4 (
// Equation(s):
// \cpu|alu|Add2~4_combout  = ((\cpu|pc1|q [2] $ (\cpu|irp1|q [2] $ (!\cpu|alu|Add2~3 )))) # (GND)
// \cpu|alu|Add2~5  = CARRY((\cpu|pc1|q [2] & ((\cpu|irp1|q [2]) # (!\cpu|alu|Add2~3 ))) # (!\cpu|pc1|q [2] & (\cpu|irp1|q [2] & !\cpu|alu|Add2~3 )))

	.dataa(\cpu|pc1|q [2]),
	.datab(\cpu|irp1|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~3 ),
	.combout(\cpu|alu|Add2~4_combout ),
	.cout(\cpu|alu|Add2~5 ));
// synopsys translate_off
defparam \cpu|alu|Add2~4 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \cpu|alu|Add2~6 (
// Equation(s):
// \cpu|alu|Add2~6_combout  = (\cpu|pc1|q [3] & ((\cpu|irp1|q [3] & (\cpu|alu|Add2~5  & VCC)) # (!\cpu|irp1|q [3] & (!\cpu|alu|Add2~5 )))) # (!\cpu|pc1|q [3] & ((\cpu|irp1|q [3] & (!\cpu|alu|Add2~5 )) # (!\cpu|irp1|q [3] & ((\cpu|alu|Add2~5 ) # (GND)))))
// \cpu|alu|Add2~7  = CARRY((\cpu|pc1|q [3] & (!\cpu|irp1|q [3] & !\cpu|alu|Add2~5 )) # (!\cpu|pc1|q [3] & ((!\cpu|alu|Add2~5 ) # (!\cpu|irp1|q [3]))))

	.dataa(\cpu|pc1|q [3]),
	.datab(\cpu|irp1|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~5 ),
	.combout(\cpu|alu|Add2~6_combout ),
	.cout(\cpu|alu|Add2~7 ));
// synopsys translate_off
defparam \cpu|alu|Add2~6 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \cpu|alu|Add2~8 (
// Equation(s):
// \cpu|alu|Add2~8_combout  = ((\cpu|pc1|q [4] $ (\cpu|irp1|q [4] $ (!\cpu|alu|Add2~7 )))) # (GND)
// \cpu|alu|Add2~9  = CARRY((\cpu|pc1|q [4] & ((\cpu|irp1|q [4]) # (!\cpu|alu|Add2~7 ))) # (!\cpu|pc1|q [4] & (\cpu|irp1|q [4] & !\cpu|alu|Add2~7 )))

	.dataa(\cpu|pc1|q [4]),
	.datab(\cpu|irp1|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~7 ),
	.combout(\cpu|alu|Add2~8_combout ),
	.cout(\cpu|alu|Add2~9 ));
// synopsys translate_off
defparam \cpu|alu|Add2~8 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \cpu|alu|Add2~10 (
// Equation(s):
// \cpu|alu|Add2~10_combout  = (\cpu|pc1|q [5] & ((\cpu|irp1|q [11] & (\cpu|alu|Add2~9  & VCC)) # (!\cpu|irp1|q [11] & (!\cpu|alu|Add2~9 )))) # (!\cpu|pc1|q [5] & ((\cpu|irp1|q [11] & (!\cpu|alu|Add2~9 )) # (!\cpu|irp1|q [11] & ((\cpu|alu|Add2~9 ) # 
// (GND)))))
// \cpu|alu|Add2~11  = CARRY((\cpu|pc1|q [5] & (!\cpu|irp1|q [11] & !\cpu|alu|Add2~9 )) # (!\cpu|pc1|q [5] & ((!\cpu|alu|Add2~9 ) # (!\cpu|irp1|q [11]))))

	.dataa(\cpu|pc1|q [5]),
	.datab(\cpu|irp1|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~9 ),
	.combout(\cpu|alu|Add2~10_combout ),
	.cout(\cpu|alu|Add2~11 ));
// synopsys translate_off
defparam \cpu|alu|Add2~10 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \cpu|alu|Add2~12 (
// Equation(s):
// \cpu|alu|Add2~12_combout  = ((\cpu|irp1|q [12] $ (\cpu|pc1|q [6] $ (!\cpu|alu|Add2~11 )))) # (GND)
// \cpu|alu|Add2~13  = CARRY((\cpu|irp1|q [12] & ((\cpu|pc1|q [6]) # (!\cpu|alu|Add2~11 ))) # (!\cpu|irp1|q [12] & (\cpu|pc1|q [6] & !\cpu|alu|Add2~11 )))

	.dataa(\cpu|irp1|q [12]),
	.datab(\cpu|pc1|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~11 ),
	.combout(\cpu|alu|Add2~12_combout ),
	.cout(\cpu|alu|Add2~13 ));
// synopsys translate_off
defparam \cpu|alu|Add2~12 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \cpu|alu|Add2~14 (
// Equation(s):
// \cpu|alu|Add2~14_combout  = (\cpu|irp1|q [13] & ((\cpu|pc1|q [7] & (\cpu|alu|Add2~13  & VCC)) # (!\cpu|pc1|q [7] & (!\cpu|alu|Add2~13 )))) # (!\cpu|irp1|q [13] & ((\cpu|pc1|q [7] & (!\cpu|alu|Add2~13 )) # (!\cpu|pc1|q [7] & ((\cpu|alu|Add2~13 ) # 
// (GND)))))
// \cpu|alu|Add2~15  = CARRY((\cpu|irp1|q [13] & (!\cpu|pc1|q [7] & !\cpu|alu|Add2~13 )) # (!\cpu|irp1|q [13] & ((!\cpu|alu|Add2~13 ) # (!\cpu|pc1|q [7]))))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~13 ),
	.combout(\cpu|alu|Add2~14_combout ),
	.cout(\cpu|alu|Add2~15 ));
// synopsys translate_off
defparam \cpu|alu|Add2~14 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \cpu|irp1|q[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [14]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[14] .is_wysiwyg = "true";
defparam \cpu|irp1|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \cpu|irp1|q[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [15]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[15] .is_wysiwyg = "true";
defparam \cpu|irp1|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N25
dffeas \cpu|irp1|q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [8]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[8] .is_wysiwyg = "true";
defparam \cpu|irp1|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N9
dffeas \cpu|irp1|q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [10]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[10] .is_wysiwyg = "true";
defparam \cpu|irp1|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N19
dffeas \cpu|irp1|q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [9]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[9] .is_wysiwyg = "true";
defparam \cpu|irp1|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneive_lcell_comb \cpu|alu|WideNor4~0 (
// Equation(s):
// \cpu|alu|WideNor4~0_combout  = (!\cpu|irp1|q [8] & (!\cpu|irp1|q [10] & !\cpu|irp1|q [9]))

	.dataa(gnd),
	.datab(\cpu|irp1|q [8]),
	.datac(\cpu|irp1|q [10]),
	.datad(\cpu|irp1|q [9]),
	.cin(gnd),
	.combout(\cpu|alu|WideNor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor4~0 .lut_mask = 16'h0003;
defparam \cpu|alu|WideNor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \cpu|irp1|q[7]~feeder (
// Equation(s):
// \cpu|irp1|q[7]~feeder_combout  = \cpu|ir|q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|ir|q [7]),
	.cin(gnd),
	.combout(\cpu|irp1|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irp1|q[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|irp1|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \cpu|irp1|q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|irp1|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[7] .is_wysiwyg = "true";
defparam \cpu|irp1|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \cpu|alu|Selector3~1 (
// Equation(s):
// \cpu|alu|Selector3~1_combout  = (\cpu|irp1|q [14] & (!\cpu|irp1|q [15] & (\cpu|alu|WideNor4~0_combout  & \cpu|irp1|q [7])))

	.dataa(\cpu|irp1|q [14]),
	.datab(\cpu|irp1|q [15]),
	.datac(\cpu|alu|WideNor4~0_combout ),
	.datad(\cpu|irp1|q [7]),
	.cin(gnd),
	.combout(\cpu|alu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector3~1 .lut_mask = 16'h2000;
defparam \cpu|alu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \cpu|comb~2 (
// Equation(s):
// \cpu|comb~2_combout  = (!\cpu|irp1|q [3] & (!\cpu|irp1|q [14] & (!\cpu|irp1|q [4] & !\cpu|irp1|q [15])))

	.dataa(\cpu|irp1|q [3]),
	.datab(\cpu|irp1|q [14]),
	.datac(\cpu|irp1|q [4]),
	.datad(\cpu|irp1|q [15]),
	.cin(gnd),
	.combout(\cpu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~2 .lut_mask = 16'h0001;
defparam \cpu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \cpu|comb~5 (
// Equation(s):
// \cpu|comb~5_combout  = (!\cpu|irp1|q [0] & (!\cpu|irp1|q [2] & (!\cpu|irp1|q [1] & \cpu|comb~2_combout )))

	.dataa(\cpu|irp1|q [0]),
	.datab(\cpu|irp1|q [2]),
	.datac(\cpu|irp1|q [1]),
	.datad(\cpu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~5 .lut_mask = 16'h0100;
defparam \cpu|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \cpu|comb~3 (
// Equation(s):
// \cpu|comb~3_combout  = (!\cpu|irp1|q [1] & (!\cpu|irp1|q [2] & \cpu|comb~2_combout ))

	.dataa(gnd),
	.datab(\cpu|irp1|q [1]),
	.datac(\cpu|irp1|q [2]),
	.datad(\cpu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~3 .lut_mask = 16'h0300;
defparam \cpu|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \cpu|comb~4 (
// Equation(s):
// \cpu|comb~4_combout  = (\cpu|irp1|q [0] & (\cpu|comb~3_combout  & \cpu|sm|q [2]))

	.dataa(gnd),
	.datab(\cpu|irp1|q [0]),
	.datac(\cpu|comb~3_combout ),
	.datad(\cpu|sm|q [2]),
	.cin(gnd),
	.combout(\cpu|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~4 .lut_mask = 16'hC000;
defparam \cpu|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \cpu|irp2|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [0]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[0] .is_wysiwyg = "true";
defparam \cpu|irp2|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N15
dffeas \cpu|irp2|q[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [15]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[15] .is_wysiwyg = "true";
defparam \cpu|irp2|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N3
dffeas \cpu|irp2|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [1]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[1] .is_wysiwyg = "true";
defparam \cpu|irp2|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \cpu|irp2|q[2]~feeder (
// Equation(s):
// \cpu|irp2|q[2]~feeder_combout  = \cpu|irp1|q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|irp1|q [2]),
	.cin(gnd),
	.combout(\cpu|irp2|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|irp2|q[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|irp2|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \cpu|irp2|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|irp2|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[2] .is_wysiwyg = "true";
defparam \cpu|irp2|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \cpu|irp2|q[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [14]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[14] .is_wysiwyg = "true";
defparam \cpu|irp2|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \cpu|irp2|q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [4]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[4] .is_wysiwyg = "true";
defparam \cpu|irp2|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \cpu|irp2|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [3]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[3] .is_wysiwyg = "true";
defparam \cpu|irp2|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \cpu|regfile|always0~0 (
// Equation(s):
// \cpu|regfile|always0~0_combout  = (!\cpu|irp2|q [2] & (!\cpu|irp2|q [14] & (!\cpu|irp2|q [4] & !\cpu|irp2|q [3])))

	.dataa(\cpu|irp2|q [2]),
	.datab(\cpu|irp2|q [14]),
	.datac(\cpu|irp2|q [4]),
	.datad(\cpu|irp2|q [3]),
	.cin(gnd),
	.combout(\cpu|regfile|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|always0~0 .lut_mask = 16'h0001;
defparam \cpu|regfile|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \cpu|regfile|always0~1 (
// Equation(s):
// \cpu|regfile|always0~1_combout  = (\cpu|irp2|q [0] & (!\cpu|irp2|q [15] & (!\cpu|irp2|q [1] & \cpu|regfile|always0~0_combout )))

	.dataa(\cpu|irp2|q [0]),
	.datab(\cpu|irp2|q [15]),
	.datac(\cpu|irp2|q [1]),
	.datad(\cpu|regfile|always0~0_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|always0~1 .lut_mask = 16'h0200;
defparam \cpu|regfile|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \cpu|irp2|q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [13]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[13] .is_wysiwyg = "true";
defparam \cpu|irp2|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \cpu|irp2|q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [11]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[11] .is_wysiwyg = "true";
defparam \cpu|irp2|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \cpu|irp2|q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|irp1|q [12]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp2|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp2|q[12] .is_wysiwyg = "true";
defparam \cpu|irp2|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \cpu|regfile|q0[12]~1 (
// Equation(s):
// \cpu|regfile|q0[12]~1_combout  = (!\cpu|irp2|q [15] & \cpu|sm|q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|irp2|q [15]),
	.datad(\cpu|sm|q [3]),
	.cin(gnd),
	.combout(\cpu|regfile|q0[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0[12]~1 .lut_mask = 16'h0F00;
defparam \cpu|regfile|q0[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \cpu|regfile|q0[12]~2 (
// Equation(s):
// \cpu|regfile|q0[12]~2_combout  = (\cpu|regfile|q0[12]~1_combout  & (((\cpu|irp2|q [1]) # (\cpu|irp2|q [0])) # (!\cpu|regfile|always0~0_combout )))

	.dataa(\cpu|regfile|always0~0_combout ),
	.datab(\cpu|irp2|q [1]),
	.datac(\cpu|irp2|q [0]),
	.datad(\cpu|regfile|q0[12]~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0[12]~2 .lut_mask = 16'hFD00;
defparam \cpu|regfile|q0[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \cpu|regfile|Decoder0~4 (
// Equation(s):
// \cpu|regfile|Decoder0~4_combout  = (\cpu|irp2|q [13] & (\cpu|irp2|q [11] & (!\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~4 .lut_mask = 16'h0800;
defparam \cpu|regfile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N1
dffeas \cpu|regfile|q5[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \cpu|regfile|Decoder0~0 (
// Equation(s):
// \cpu|regfile|Decoder0~0_combout  = (\cpu|irp2|q [13] & (!\cpu|irp2|q [11] & (!\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~0 .lut_mask = 16'h0200;
defparam \cpu|regfile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \cpu|regfile|q4[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \cpu|regfile|Decoder0~3 (
// Equation(s):
// \cpu|regfile|Decoder0~3_combout  = (\cpu|irp2|q [13] & (!\cpu|irp2|q [11] & (\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~3 .lut_mask = 16'h2000;
defparam \cpu|regfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N3
dffeas \cpu|regfile|q6[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cycloneive_lcell_comb \cpu|sr1|Mux15~0 (
// Equation(s):
// \cpu|sr1|Mux15~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [0]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [0] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q4 [0]),
	.datac(\cpu|regfile|q6 [0]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux15~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneive_lcell_comb \cpu|sr1|Mux15~1 (
// Equation(s):
// \cpu|sr1|Mux15~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux15~0_combout  & (\cpu|regfile|q7 [0])) # (!\cpu|sr1|Mux15~0_combout  & ((\cpu|regfile|q5 [0]))))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux15~0_combout ))))

	.dataa(\cpu|regfile|q7 [0]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q5 [0]),
	.datad(\cpu|sr1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux15~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cycloneive_lcell_comb \cpu|regfile|q3[0]~feeder (
// Equation(s):
// \cpu|regfile|q3[0]~feeder_combout  = \cpu|regfile|q0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q3[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \cpu|regfile|Decoder0~5 (
// Equation(s):
// \cpu|regfile|Decoder0~5_combout  = (!\cpu|irp2|q [13] & (\cpu|irp2|q [11] & (\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~5 .lut_mask = 16'h4000;
defparam \cpu|regfile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N31
dffeas \cpu|regfile|q3[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \cpu|regfile|Decoder0~1 (
// Equation(s):
// \cpu|regfile|Decoder0~1_combout  = (!\cpu|irp2|q [13] & (!\cpu|irp2|q [11] & (\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~1 .lut_mask = 16'h1000;
defparam \cpu|regfile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N5
dffeas \cpu|regfile|q2[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \cpu|regfile|Decoder0~2 (
// Equation(s):
// \cpu|regfile|Decoder0~2_combout  = (!\cpu|irp2|q [13] & (!\cpu|irp2|q [11] & (!\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~2 .lut_mask = 16'h0100;
defparam \cpu|regfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \cpu|regfile|q0[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \cpu|regfile|Decoder0~6 (
// Equation(s):
// \cpu|regfile|Decoder0~6_combout  = (!\cpu|irp2|q [13] & (\cpu|irp2|q [11] & (!\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~6 .lut_mask = 16'h0400;
defparam \cpu|regfile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \cpu|regfile|q1[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~14_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneive_lcell_comb \cpu|sr1|Mux15~2 (
// Equation(s):
// \cpu|sr1|Mux15~2_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9]) # (\cpu|regfile|q1 [0])))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [0] & (!\cpu|ir|q [9])))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|regfile|q1 [0]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux15~2 .lut_mask = 16'hAEA4;
defparam \cpu|sr1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cycloneive_lcell_comb \cpu|sr1|Mux15~3 (
// Equation(s):
// \cpu|sr1|Mux15~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux15~2_combout  & (\cpu|regfile|q3 [0])) # (!\cpu|sr1|Mux15~2_combout  & ((\cpu|regfile|q2 [0]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux15~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [0]),
	.datac(\cpu|regfile|q2 [0]),
	.datad(\cpu|sr1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux15~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneive_lcell_comb \cpu|sr1|Mux15~4 (
// Equation(s):
// \cpu|sr1|Mux15~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux15~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux15~3_combout )))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux15~1_combout ),
	.datac(\cpu|sr1|Mux15~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|sr1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux15~4 .lut_mask = 16'hD8D8;
defparam \cpu|sr1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \cpu|sr1|q[0]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \cpu|alu|WideOr1~1 (
// Equation(s):
// \cpu|alu|WideOr1~1_combout  = \cpu|irp1|q [11] $ (!\cpu|irp1|q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|irp1|q [11]),
	.datad(\cpu|irp1|q [12]),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~1 .lut_mask = 16'hF00F;
defparam \cpu|alu|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \cpu|alu|WideOr1~2 (
// Equation(s):
// \cpu|alu|WideOr1~2_combout  = (\cpu|irp1|q [14]) # (((\cpu|irp1|q [13]) # (\cpu|alu|WideOr1~1_combout )) # (!\cpu|irp1|q [15]))

	.dataa(\cpu|irp1|q [14]),
	.datab(\cpu|irp1|q [15]),
	.datac(\cpu|irp1|q [13]),
	.datad(\cpu|alu|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~2 .lut_mask = 16'hFFFB;
defparam \cpu|alu|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneive_lcell_comb \cpu|alu|WideNor8 (
// Equation(s):
// \cpu|alu|WideNor8~combout  = (!\cpu|irp1|q [14]) # (!\cpu|irp1|q [15])

	.dataa(gnd),
	.datab(\cpu|irp1|q [15]),
	.datac(gnd),
	.datad(\cpu|irp1|q [14]),
	.cin(gnd),
	.combout(\cpu|alu|WideNor8~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor8 .lut_mask = 16'h33FF;
defparam \cpu|alu|WideNor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \cpu|alu|q[12]~2 (
// Equation(s):
// \cpu|alu|q[12]~2_combout  = (\cpu|alu|q[12]~0_combout  & (((!\cpu|alu|WideNor8~combout  & \cpu|alu|LessThan0~30_combout )) # (!\cpu|alu|WideOr1~2_combout ))) # (!\cpu|alu|q[12]~0_combout  & (((!\cpu|alu|WideNor8~combout  & \cpu|alu|LessThan0~30_combout 
// ))))

	.dataa(\cpu|alu|q[12]~0_combout ),
	.datab(\cpu|alu|WideOr1~2_combout ),
	.datac(\cpu|alu|WideNor8~combout ),
	.datad(\cpu|alu|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\cpu|alu|q[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|q[12]~2 .lut_mask = 16'h2F22;
defparam \cpu|alu|q[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N20
cycloneive_lcell_comb \cpu|alu|Selector14~1 (
// Equation(s):
// \cpu|alu|Selector14~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [1]) # ((!\cpu|alu|q[12]~3_combout  & \cpu|alu|Add2~2_combout )))) # (!\cpu|alu|q[12]~2_combout  & (((!\cpu|alu|q[12]~3_combout  & \cpu|alu|Add2~2_combout ))))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|pc1|q [1]),
	.datac(\cpu|alu|q[12]~3_combout ),
	.datad(\cpu|alu|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector14~1 .lut_mask = 16'h8F88;
defparam \cpu|alu|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \cpu|regfile|Decoder0~7 (
// Equation(s):
// \cpu|regfile|Decoder0~7_combout  = (\cpu|irp2|q [13] & (\cpu|irp2|q [11] & (\cpu|irp2|q [12] & \cpu|regfile|q0[12]~2_combout )))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|regfile|q0[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|Decoder0~7 .lut_mask = 16'h8000;
defparam \cpu|regfile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N19
dffeas \cpu|regfile|q7[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q0~15_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N15
dffeas \cpu|regfile|q5[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \cpu|regfile|q6[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N21
dffeas \cpu|regfile|q4[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cycloneive_lcell_comb \cpu|sr2|Mux14~0 (
// Equation(s):
// \cpu|sr2|Mux14~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [1]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [1] & !\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q4 [1]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux14~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cycloneive_lcell_comb \cpu|sr2|Mux14~1 (
// Equation(s):
// \cpu|sr2|Mux14~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux14~0_combout  & (\cpu|regfile|q7 [1])) # (!\cpu|sr2|Mux14~0_combout  & ((\cpu|regfile|q5 [1]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux14~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|sr2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux14~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \cpu|regfile|q2[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \cpu|regfile|q0[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \cpu|regfile|q1[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~15_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneive_lcell_comb \cpu|sr2|Mux14~2 (
// Equation(s):
// \cpu|sr2|Mux14~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & ((\cpu|regfile|q1 [1]))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [1]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux14~2 .lut_mask = 16'hFA44;
defparam \cpu|sr2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneive_lcell_comb \cpu|sr2|Mux14~3 (
// Equation(s):
// \cpu|sr2|Mux14~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux14~2_combout  & ((\cpu|regfile|q3 [1]))) # (!\cpu|sr2|Mux14~2_combout  & (\cpu|regfile|q2 [1])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux14~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [1]),
	.datac(\cpu|sr2|Mux14~2_combout ),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux14~3 .lut_mask = 16'hF858;
defparam \cpu|sr2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \cpu|sr2|Mux14~4 (
// Equation(s):
// \cpu|sr2|Mux14~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux14~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux14~3_combout )))

	.dataa(\cpu|sr2|Mux14~1_combout ),
	.datab(\cpu|ir|q [7]),
	.datac(gnd),
	.datad(\cpu|sr2|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux14~4 .lut_mask = 16'hBB88;
defparam \cpu|sr2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \cpu|sr2|q[1]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr2|Mux14~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \cpu|alu|WideNor9 (
// Equation(s):
// \cpu|alu|WideNor9~combout  = (((\cpu|irp1|q [2]) # (!\cpu|comb~2_combout )) # (!\cpu|irp1|q [1])) # (!\cpu|irp1|q [0])

	.dataa(\cpu|irp1|q [0]),
	.datab(\cpu|irp1|q [1]),
	.datac(\cpu|irp1|q [2]),
	.datad(\cpu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor9~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor9 .lut_mask = 16'hF7FF;
defparam \cpu|alu|WideNor9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \cpu|alu|WideNor3 (
// Equation(s):
// \cpu|alu|WideNor3~combout  = (\cpu|irp1|q [0]) # (((\cpu|irp1|q [2]) # (!\cpu|comb~2_combout )) # (!\cpu|irp1|q [1]))

	.dataa(\cpu|irp1|q [0]),
	.datab(\cpu|irp1|q [1]),
	.datac(\cpu|irp1|q [2]),
	.datad(\cpu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor3~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor3 .lut_mask = 16'hFBFF;
defparam \cpu|alu|WideNor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \cpu|alu|WideNor5~0 (
// Equation(s):
// \cpu|alu|WideNor5~0_combout  = (!\cpu|irp1|q [13] & (\cpu|irp1|q [15] & (!\cpu|irp1|q [11] & !\cpu|irp1|q [14])))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|irp1|q [15]),
	.datac(\cpu|irp1|q [11]),
	.datad(\cpu|irp1|q [14]),
	.cin(gnd),
	.combout(\cpu|alu|WideNor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor5~0 .lut_mask = 16'h0004;
defparam \cpu|alu|WideNor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N4
cycloneive_lcell_comb \cpu|alu|WideOr1~3 (
// Equation(s):
// \cpu|alu|WideOr1~3_combout  = (\cpu|irp1|q [14] & (!\cpu|irp1|q [15] & (!\cpu|alu|WideNor4~0_combout ))) # (!\cpu|irp1|q [14] & (((\cpu|irp1|q [12]) # (!\cpu|alu|WideNor4~0_combout ))))

	.dataa(\cpu|irp1|q [15]),
	.datab(\cpu|irp1|q [14]),
	.datac(\cpu|alu|WideNor4~0_combout ),
	.datad(\cpu|irp1|q [12]),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~3 .lut_mask = 16'h3707;
defparam \cpu|alu|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N30
cycloneive_lcell_comb \cpu|alu|WideOr1~4 (
// Equation(s):
// \cpu|alu|WideOr1~4_combout  = (\cpu|alu|WideOr1~2_combout  & ((\cpu|alu|WideOr1~3_combout ) # ((!\cpu|irp1|q [14] & !\cpu|alu|WideNor5~0_combout ))))

	.dataa(\cpu|irp1|q [14]),
	.datab(\cpu|alu|WideNor5~0_combout ),
	.datac(\cpu|alu|WideOr1~3_combout ),
	.datad(\cpu|alu|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~4 .lut_mask = 16'hF100;
defparam \cpu|alu|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \cpu|alu|WideOr1~5 (
// Equation(s):
// \cpu|alu|WideOr1~5_combout  = (!\cpu|irp1|q [13] & (!\cpu|irp1|q [11] & (!\cpu|irp1|q [12] & !\cpu|irp1|q [0])))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|irp1|q [11]),
	.datac(\cpu|irp1|q [12]),
	.datad(\cpu|irp1|q [0]),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~5 .lut_mask = 16'h0001;
defparam \cpu|alu|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \cpu|irp1|q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [5]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[5] .is_wysiwyg = "true";
defparam \cpu|irp1|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \cpu|irp1|q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|ir|q [6]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|irp1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|irp1|q[6] .is_wysiwyg = "true";
defparam \cpu|irp1|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \cpu|alu|WideOr1~6 (
// Equation(s):
// \cpu|alu|WideOr1~6_combout  = (!\cpu|irp1|q [5] & (!\cpu|irp1|q [6] & (!\cpu|irp1|q [7] & \cpu|irp1|q [0])))

	.dataa(\cpu|irp1|q [5]),
	.datab(\cpu|irp1|q [6]),
	.datac(\cpu|irp1|q [7]),
	.datad(\cpu|irp1|q [0]),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~6 .lut_mask = 16'h0100;
defparam \cpu|alu|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N16
cycloneive_lcell_comb \cpu|alu|WideOr1~7 (
// Equation(s):
// \cpu|alu|WideOr1~7_combout  = (\cpu|comb~3_combout  & ((\cpu|alu|WideOr1~5_combout ) # (\cpu|alu|WideOr1~6_combout )))

	.dataa(\cpu|alu|WideOr1~5_combout ),
	.datab(\cpu|alu|WideOr1~6_combout ),
	.datac(gnd),
	.datad(\cpu|comb~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~7 .lut_mask = 16'hEE00;
defparam \cpu|alu|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N10
cycloneive_lcell_comb \cpu|alu|WideOr1~8 (
// Equation(s):
// \cpu|alu|WideOr1~8_combout  = (\cpu|alu|WideOr1~7_combout ) # ((\cpu|alu|WideNor9~combout  & (\cpu|alu|WideNor3~combout  & \cpu|alu|WideOr1~4_combout )))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(\cpu|alu|WideOr1~4_combout ),
	.datad(\cpu|alu|WideOr1~7_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~8 .lut_mask = 16'hFF80;
defparam \cpu|alu|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneive_lcell_comb \cpu|alu|WideOr1~0 (
// Equation(s):
// \cpu|alu|WideOr1~0_combout  = (\cpu|alu|WideNor9~combout  & (((!\cpu|irp1|q [15] & !\cpu|alu|WideNor4~0_combout )) # (!\cpu|irp1|q [14])))

	.dataa(\cpu|irp1|q [15]),
	.datab(\cpu|irp1|q [14]),
	.datac(\cpu|alu|WideNor4~0_combout ),
	.datad(\cpu|alu|WideNor9~combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~0 .lut_mask = 16'h3700;
defparam \cpu|alu|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N18
cycloneive_lcell_comb \cpu|alu|Add0~3 (
// Equation(s):
// \cpu|alu|Add0~3_combout  = (!\cpu|alu|WideNor3~combout  & \cpu|alu|WideOr1~0_combout )

	.dataa(gnd),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(gnd),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~3 .lut_mask = 16'h3300;
defparam \cpu|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \cpu|alu|Add0~26 (
// Equation(s):
// \cpu|alu|Add0~26_combout  = (\cpu|alu|WideNor3~combout  & (\cpu|irp1|q [1] & \cpu|alu|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(\cpu|irp1|q [1]),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~26 .lut_mask = 16'hC000;
defparam \cpu|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \cpu|alu|Add0~27 (
// Equation(s):
// \cpu|alu|Add0~27_combout  = (\cpu|sr2|q[1]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((!\cpu|alu|WideOr1~8_combout  & \cpu|alu|Add0~26_combout )))) # (!\cpu|sr2|q[1]~_Duplicate_1_q  & (!\cpu|alu|WideOr1~8_combout  & ((\cpu|alu|Add0~26_combout ))))

	.dataa(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datab(\cpu|alu|WideOr1~8_combout ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~27 .lut_mask = 16'hB3A0;
defparam \cpu|alu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \cpu|alu|Add0~28 (
// Equation(s):
// \cpu|alu|Add0~28_combout  = (\cpu|alu|WideNor3~combout  & (\cpu|pc1|q [1] & \cpu|alu|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(\cpu|pc1|q [1]),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~28 .lut_mask = 16'hC000;
defparam \cpu|alu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \cpu|alu|Add0~29 (
// Equation(s):
// \cpu|alu|Add0~29_combout  = (\cpu|sr1|q[1]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((!\cpu|alu|WideOr1~8_combout  & \cpu|alu|Add0~28_combout )))) # (!\cpu|sr1|q[1]~_Duplicate_1_q  & (!\cpu|alu|WideOr1~8_combout  & ((\cpu|alu|Add0~28_combout ))))

	.dataa(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datab(\cpu|alu|WideOr1~8_combout ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~28_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~29 .lut_mask = 16'hB3A0;
defparam \cpu|alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N24
cycloneive_lcell_comb \cpu|alu|Add0~30 (
// Equation(s):
// \cpu|alu|Add0~30_combout  = (\cpu|alu|WideNor3~combout  & ((\cpu|pc1|q [0]))) # (!\cpu|alu|WideNor3~combout  & (\cpu|sr1|q[0]~_Duplicate_1_q ))

	.dataa(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datab(\cpu|pc1|q [0]),
	.datac(gnd),
	.datad(\cpu|alu|WideNor3~combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~30 .lut_mask = 16'hCCAA;
defparam \cpu|alu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N20
cycloneive_lcell_comb \cpu|alu|Add0~31 (
// Equation(s):
// \cpu|alu|Add0~31_combout  = (\cpu|alu|WideOr1~0_combout  & (\cpu|alu|Add0~30_combout  & ((!\cpu|alu|WideOr1~8_combout ) # (!\cpu|alu|WideNor3~combout ))))

	.dataa(\cpu|alu|WideOr1~0_combout ),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(\cpu|alu|Add0~30_combout ),
	.datad(\cpu|alu|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~31 .lut_mask = 16'h20A0;
defparam \cpu|alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneive_lcell_comb \cpu|alu|WideOr1~9 (
// Equation(s):
// \cpu|alu|WideOr1~9_combout  = (\cpu|alu|WideNor3~combout  & ((\cpu|irp1|q [12]) # ((!\cpu|alu|WideNor4~0_combout ) # (!\cpu|alu|WideNor5~0_combout ))))

	.dataa(\cpu|irp1|q [12]),
	.datab(\cpu|alu|WideNor5~0_combout ),
	.datac(\cpu|alu|WideNor4~0_combout ),
	.datad(\cpu|alu|WideNor3~combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideOr1~9 .lut_mask = 16'hBF00;
defparam \cpu|alu|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N28
cycloneive_lcell_comb \cpu|alu|Add0~19 (
// Equation(s):
// \cpu|alu|Add0~19_combout  = (!\cpu|alu|WideOr1~7_combout  & (\cpu|alu|WideOr1~0_combout  & ((!\cpu|alu|WideOr1~9_combout ) # (!\cpu|alu|WideOr1~2_combout ))))

	.dataa(\cpu|alu|WideOr1~2_combout ),
	.datab(\cpu|alu|WideOr1~7_combout ),
	.datac(\cpu|alu|WideOr1~9_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~19 .lut_mask = 16'h1300;
defparam \cpu|alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneive_lcell_comb \cpu|alu|Add0~32 (
// Equation(s):
// \cpu|alu|Add0~32_combout  = (\cpu|sr2|q[0]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|irp1|q [0] & \cpu|alu|Add0~19_combout )))) # (!\cpu|sr2|q[0]~_Duplicate_1_q  & (\cpu|irp1|q [0] & ((\cpu|alu|Add0~19_combout ))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|irp1|q [0]),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~19_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~32 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \cpu|alu|Add0~33 (
// Equation(s):
// \cpu|alu|Add0~33_combout  = (\cpu|alu|Add0~31_combout  & (\cpu|alu|Add0~32_combout  $ (VCC))) # (!\cpu|alu|Add0~31_combout  & (\cpu|alu|Add0~32_combout  & VCC))
// \cpu|alu|Add0~34  = CARRY((\cpu|alu|Add0~31_combout  & \cpu|alu|Add0~32_combout ))

	.dataa(\cpu|alu|Add0~31_combout ),
	.datab(\cpu|alu|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu|Add0~33_combout ),
	.cout(\cpu|alu|Add0~34 ));
// synopsys translate_off
defparam \cpu|alu|Add0~33 .lut_mask = 16'h6688;
defparam \cpu|alu|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \cpu|alu|Add0~35 (
// Equation(s):
// \cpu|alu|Add0~35_combout  = (\cpu|alu|Add0~27_combout  & ((\cpu|alu|Add0~29_combout  & (\cpu|alu|Add0~34  & VCC)) # (!\cpu|alu|Add0~29_combout  & (!\cpu|alu|Add0~34 )))) # (!\cpu|alu|Add0~27_combout  & ((\cpu|alu|Add0~29_combout  & (!\cpu|alu|Add0~34 )) # 
// (!\cpu|alu|Add0~29_combout  & ((\cpu|alu|Add0~34 ) # (GND)))))
// \cpu|alu|Add0~36  = CARRY((\cpu|alu|Add0~27_combout  & (!\cpu|alu|Add0~29_combout  & !\cpu|alu|Add0~34 )) # (!\cpu|alu|Add0~27_combout  & ((!\cpu|alu|Add0~34 ) # (!\cpu|alu|Add0~29_combout ))))

	.dataa(\cpu|alu|Add0~27_combout ),
	.datab(\cpu|alu|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~34 ),
	.combout(\cpu|alu|Add0~35_combout ),
	.cout(\cpu|alu|Add0~36 ));
// synopsys translate_off
defparam \cpu|alu|Add0~35 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cycloneive_lcell_comb \cpu|alu|WideNor4 (
// Equation(s):
// \cpu|alu|WideNor4~combout  = ((\cpu|irp1|q [15]) # (!\cpu|alu|WideNor4~0_combout )) # (!\cpu|irp1|q [14])

	.dataa(\cpu|irp1|q [14]),
	.datab(gnd),
	.datac(\cpu|alu|WideNor4~0_combout ),
	.datad(\cpu|irp1|q [15]),
	.cin(gnd),
	.combout(\cpu|alu|WideNor4~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor4 .lut_mask = 16'hFF5F;
defparam \cpu|alu|WideNor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \cpu|alu|Selector13~1 (
// Equation(s):
// \cpu|alu|Selector13~1_combout  = (\cpu|pc1|q [2] & ((\cpu|alu|q[12]~2_combout ) # ((\cpu|alu|Add2~4_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|pc1|q [2] & (\cpu|alu|Add2~4_combout  & ((!\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|pc1|q [2]),
	.datab(\cpu|alu|Add2~4_combout ),
	.datac(\cpu|alu|q[12]~2_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector13~1 .lut_mask = 16'hA0EC;
defparam \cpu|alu|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N18
cycloneive_lcell_comb \cpu|alu|Selector12~1 (
// Equation(s):
// \cpu|alu|Selector12~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [3]) # ((\cpu|alu|Add2~6_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|q[12]~2_combout  & (\cpu|alu|Add2~6_combout  & (!\cpu|alu|q[12]~3_combout )))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|alu|Add2~6_combout ),
	.datac(\cpu|alu|q[12]~3_combout ),
	.datad(\cpu|pc1|q [3]),
	.cin(gnd),
	.combout(\cpu|alu|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector12~1 .lut_mask = 16'hAE0C;
defparam \cpu|alu|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \cpu|sr1|q[2]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr1|Mux13~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \cpu|sr1|q[3]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cycloneive_lcell_comb \cpu|sr1|q[4]~_Duplicate_1feeder (
// Equation(s):
// \cpu|sr1|q[4]~_Duplicate_1feeder_combout  = \cpu|sr1|Mux11~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|sr1|Mux11~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|sr1|q[4]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|q[4]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \cpu|sr1|q[4]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N25
dffeas \cpu|sr1|q[4]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|q[4]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \cpu|sr1|q[5]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \cpu|sr1|q[6]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cycloneive_lcell_comb \cpu|regfile|q5[2]~feeder (
// Equation(s):
// \cpu|regfile|q5[2]~feeder_combout  = \cpu|regfile|q0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~16_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q5[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N29
dffeas \cpu|regfile|q5[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \cpu|regfile|q7[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q0~16_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \cpu|regfile|q6[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \cpu|regfile|q4[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cycloneive_lcell_comb \cpu|sr2|Mux13~0 (
// Equation(s):
// \cpu|sr2|Mux13~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [2]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [2] & !\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q6 [2]),
	.datac(\cpu|regfile|q4 [2]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux13~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cycloneive_lcell_comb \cpu|sr2|Mux13~1 (
// Equation(s):
// \cpu|sr2|Mux13~1_combout  = (\cpu|sr2|Mux13~0_combout  & (((\cpu|regfile|q7 [2]) # (!\cpu|ir|q [5])))) # (!\cpu|sr2|Mux13~0_combout  & (\cpu|regfile|q5 [2] & ((\cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q5 [2]),
	.datab(\cpu|regfile|q7 [2]),
	.datac(\cpu|sr2|Mux13~0_combout ),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux13~1 .lut_mask = 16'hCAF0;
defparam \cpu|sr2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \cpu|regfile|q2[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \cpu|regfile|q0[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N23
dffeas \cpu|regfile|q1[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneive_lcell_comb \cpu|sr2|Mux13~2 (
// Equation(s):
// \cpu|sr2|Mux13~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & ((\cpu|regfile|q1 [2]))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [2]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q1 [2]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux13~2 .lut_mask = 16'hFA44;
defparam \cpu|sr2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneive_lcell_comb \cpu|sr2|Mux13~3 (
// Equation(s):
// \cpu|sr2|Mux13~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux13~2_combout  & ((\cpu|regfile|q3 [2]))) # (!\cpu|sr2|Mux13~2_combout  & (\cpu|regfile|q2 [2])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux13~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [2]),
	.datac(\cpu|sr2|Mux13~2_combout ),
	.datad(\cpu|regfile|q3 [2]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux13~3 .lut_mask = 16'hF858;
defparam \cpu|sr2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneive_lcell_comb \cpu|sr2|Mux13~4 (
// Equation(s):
// \cpu|sr2|Mux13~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux13~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\cpu|sr2|Mux13~1_combout ),
	.datac(\cpu|sr2|Mux13~3_combout ),
	.datad(\cpu|ir|q [7]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux13~4 .lut_mask = 16'hCCF0;
defparam \cpu|sr2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \cpu|sr2|q[2]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \cpu|regfile|q2[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \cpu|regfile|q0[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y22_N9
dffeas \cpu|regfile|q1[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneive_lcell_comb \cpu|sr2|Mux12~2 (
// Equation(s):
// \cpu|sr2|Mux12~2_combout  = (\cpu|ir|q [5] & (((\cpu|regfile|q1 [3]) # (\cpu|ir|q [6])))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [3] & ((!\cpu|ir|q [6]))))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q1 [3]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux12~2 .lut_mask = 16'hCCE2;
defparam \cpu|sr2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneive_lcell_comb \cpu|sr2|Mux12~3 (
// Equation(s):
// \cpu|sr2|Mux12~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux12~2_combout  & (\cpu|regfile|q3 [3])) # (!\cpu|sr2|Mux12~2_combout  & ((\cpu|regfile|q2 [3]))))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux12~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q3 [3]),
	.datac(\cpu|regfile|q2 [3]),
	.datad(\cpu|sr2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux12~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N3
dffeas \cpu|regfile|q7[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q0~17_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y21_N19
dffeas \cpu|regfile|q5[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \cpu|regfile|q6[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \cpu|regfile|q4[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~17_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneive_lcell_comb \cpu|sr2|Mux12~0 (
// Equation(s):
// \cpu|sr2|Mux12~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [3]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [3] & !\cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q4 [3]),
	.datac(\cpu|ir|q [6]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux12~0 .lut_mask = 16'hF0AC;
defparam \cpu|sr2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneive_lcell_comb \cpu|sr2|Mux12~1 (
// Equation(s):
// \cpu|sr2|Mux12~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux12~0_combout  & (\cpu|regfile|q7 [3])) # (!\cpu|sr2|Mux12~0_combout  & ((\cpu|regfile|q5 [3]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux12~0_combout ))))

	.dataa(\cpu|regfile|q7 [3]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q5 [3]),
	.datad(\cpu|sr2|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux12~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \cpu|sr2|Mux12~4 (
// Equation(s):
// \cpu|sr2|Mux12~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux12~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux12~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux12~3_combout ),
	.datad(\cpu|sr2|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux12~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \cpu|sr2|q[3]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr2|Mux12~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N13
dffeas \cpu|regfile|q1[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \cpu|regfile|q0[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneive_lcell_comb \cpu|sr2|Mux11~2 (
// Equation(s):
// \cpu|sr2|Mux11~2_combout  = (\cpu|ir|q [5] & ((\cpu|regfile|q1 [4]) # ((\cpu|ir|q [6])))) # (!\cpu|ir|q [5] & (((\cpu|regfile|q0 [4] & !\cpu|ir|q [6]))))

	.dataa(\cpu|regfile|q1 [4]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux11~2 .lut_mask = 16'hCCB8;
defparam \cpu|sr2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \cpu|regfile|q2[4]~feeder (
// Equation(s):
// \cpu|regfile|q2[4]~feeder_combout  = \cpu|regfile|q0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q2[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \cpu|regfile|q2[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \cpu|sr2|Mux11~3 (
// Equation(s):
// \cpu|sr2|Mux11~3_combout  = (\cpu|sr2|Mux11~2_combout  & (((\cpu|regfile|q3 [4])) # (!\cpu|ir|q [6]))) # (!\cpu|sr2|Mux11~2_combout  & (\cpu|ir|q [6] & ((\cpu|regfile|q2 [4]))))

	.dataa(\cpu|sr2|Mux11~2_combout ),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q3 [4]),
	.datad(\cpu|regfile|q2 [4]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux11~3 .lut_mask = 16'hE6A2;
defparam \cpu|sr2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \cpu|regfile|q7[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \cpu|regfile|q4[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \cpu|regfile|q6[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \cpu|sr2|Mux11~0 (
// Equation(s):
// \cpu|sr2|Mux11~0_combout  = (\cpu|ir|q [5] & (((\cpu|ir|q [6])))) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((\cpu|regfile|q6 [4]))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [4]))))

	.dataa(\cpu|regfile|q4 [4]),
	.datab(\cpu|regfile|q6 [4]),
	.datac(\cpu|ir|q [5]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux11~0 .lut_mask = 16'hFC0A;
defparam \cpu|sr2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \cpu|regfile|q5[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \cpu|sr2|Mux11~1 (
// Equation(s):
// \cpu|sr2|Mux11~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux11~0_combout  & (\cpu|regfile|q7 [4])) # (!\cpu|sr2|Mux11~0_combout  & ((\cpu|regfile|q5 [4]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux11~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [4]),
	.datac(\cpu|sr2|Mux11~0_combout ),
	.datad(\cpu|regfile|q5 [4]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux11~1 .lut_mask = 16'hDAD0;
defparam \cpu|sr2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \cpu|sr2|Mux11~4 (
// Equation(s):
// \cpu|sr2|Mux11~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux11~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux11~3_combout ),
	.datad(\cpu|sr2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux11~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \cpu|sr2|q[4]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \cpu|regfile|q3[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N11
dffeas \cpu|regfile|q1[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \cpu|regfile|q0[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneive_lcell_comb \cpu|sr2|Mux10~2 (
// Equation(s):
// \cpu|sr2|Mux10~2_combout  = (\cpu|ir|q [5] & ((\cpu|regfile|q1 [5]) # ((\cpu|ir|q [6])))) # (!\cpu|ir|q [5] & (((\cpu|regfile|q0 [5] & !\cpu|ir|q [6]))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux10~2 .lut_mask = 16'hCCB8;
defparam \cpu|sr2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \cpu|sr2|Mux10~3 (
// Equation(s):
// \cpu|sr2|Mux10~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux10~2_combout  & ((\cpu|regfile|q3 [5]))) # (!\cpu|sr2|Mux10~2_combout  & (\cpu|regfile|q2 [5])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux10~2_combout ))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|sr2|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux10~3 .lut_mask = 16'hF388;
defparam \cpu|sr2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \cpu|regfile|q7[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \cpu|regfile|q5[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \cpu|regfile|q4[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \cpu|regfile|q6[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~11_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \cpu|sr2|Mux10~0 (
// Equation(s):
// \cpu|sr2|Mux10~0_combout  = (\cpu|ir|q [5] & (\cpu|ir|q [6])) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((\cpu|regfile|q6 [5]))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [5]))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux10~0 .lut_mask = 16'hDC98;
defparam \cpu|sr2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \cpu|sr2|Mux10~1 (
// Equation(s):
// \cpu|sr2|Mux10~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux10~0_combout  & (\cpu|regfile|q7 [5])) # (!\cpu|sr2|Mux10~0_combout  & ((\cpu|regfile|q5 [5]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux10~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q5 [5]),
	.datad(\cpu|sr2|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux10~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \cpu|sr2|Mux10~4 (
// Equation(s):
// \cpu|sr2|Mux10~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux10~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux10~3_combout ),
	.datad(\cpu|sr2|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux10~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \cpu|sr2|q[5]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \cpu|regfile|q3[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \cpu|regfile|q1[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \cpu|regfile|q0[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cycloneive_lcell_comb \cpu|sr2|Mux9~2 (
// Equation(s):
// \cpu|sr2|Mux9~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [6])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [6])))))

	.dataa(\cpu|regfile|q1 [6]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [6]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux9~2 .lut_mask = 16'hEE30;
defparam \cpu|sr2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \cpu|sr2|Mux9~3 (
// Equation(s):
// \cpu|sr2|Mux9~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux9~2_combout  & ((\cpu|regfile|q3 [6]))) # (!\cpu|sr2|Mux9~2_combout  & (\cpu|regfile|q2 [6])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux9~2_combout ))))

	.dataa(\cpu|regfile|q2 [6]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q3 [6]),
	.datad(\cpu|sr2|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux9~3 .lut_mask = 16'hF388;
defparam \cpu|sr2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \cpu|regfile|q4[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \cpu|regfile|q6[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \cpu|sr2|Mux9~0 (
// Equation(s):
// \cpu|sr2|Mux9~0_combout  = (\cpu|ir|q [5] & (\cpu|ir|q [6])) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((\cpu|regfile|q6 [6]))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [6]))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [6]),
	.datad(\cpu|regfile|q6 [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux9~0 .lut_mask = 16'hDC98;
defparam \cpu|sr2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \cpu|regfile|q5[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneive_lcell_comb \cpu|regfile|q7[6]~feeder (
// Equation(s):
// \cpu|regfile|q7[6]~feeder_combout  = \cpu|regfile|q0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q7[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q7[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \cpu|regfile|q7[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \cpu|sr2|Mux9~1 (
// Equation(s):
// \cpu|sr2|Mux9~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux9~0_combout  & ((\cpu|regfile|q7 [6]))) # (!\cpu|sr2|Mux9~0_combout  & (\cpu|regfile|q5 [6])))) # (!\cpu|ir|q [5] & (\cpu|sr2|Mux9~0_combout ))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|sr2|Mux9~0_combout ),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q7 [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux9~1 .lut_mask = 16'hEC64;
defparam \cpu|sr2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \cpu|sr2|Mux9~4 (
// Equation(s):
// \cpu|sr2|Mux9~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux9~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux9~3_combout ))

	.dataa(\cpu|sr2|Mux9~3_combout ),
	.datab(\cpu|ir|q [7]),
	.datac(gnd),
	.datad(\cpu|sr2|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux9~4 .lut_mask = 16'hEE22;
defparam \cpu|sr2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \cpu|sr2|q[6]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr2|Mux9~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \cpu|regfile|q3[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \cpu|regfile|q1[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \cpu|regfile|q0[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cycloneive_lcell_comb \cpu|sr2|Mux8~2 (
// Equation(s):
// \cpu|sr2|Mux8~2_combout  = (\cpu|ir|q [6] & (\cpu|ir|q [5])) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [7])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [7])))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q1 [7]),
	.datad(\cpu|regfile|q0 [7]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux8~2 .lut_mask = 16'hD9C8;
defparam \cpu|sr2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \cpu|sr2|Mux8~3 (
// Equation(s):
// \cpu|sr2|Mux8~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux8~2_combout  & ((\cpu|regfile|q3 [7]))) # (!\cpu|sr2|Mux8~2_combout  & (\cpu|regfile|q2 [7])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux8~2_combout ))))

	.dataa(\cpu|regfile|q2 [7]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q3 [7]),
	.datad(\cpu|sr2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux8~3 .lut_mask = 16'hF388;
defparam \cpu|sr2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \cpu|regfile|q7[7]~feeder (
// Equation(s):
// \cpu|regfile|q7[7]~feeder_combout  = \cpu|regfile|q0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~13_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N5
dffeas \cpu|regfile|q7[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \cpu|regfile|q5[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \cpu|regfile|q6[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \cpu|regfile|q4[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~13_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \cpu|sr2|Mux8~0 (
// Equation(s):
// \cpu|sr2|Mux8~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [7]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [7] & !\cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux8~0 .lut_mask = 16'hCCB8;
defparam \cpu|sr2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \cpu|sr2|Mux8~1 (
// Equation(s):
// \cpu|sr2|Mux8~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux8~0_combout  & (\cpu|regfile|q7 [7])) # (!\cpu|sr2|Mux8~0_combout  & ((\cpu|regfile|q5 [7]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux8~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [7]),
	.datac(\cpu|regfile|q5 [7]),
	.datad(\cpu|sr2|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux8~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \cpu|sr2|Mux8~4 (
// Equation(s):
// \cpu|sr2|Mux8~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux8~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux8~3_combout ),
	.datad(\cpu|sr2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux8~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \cpu|sr2|q[7]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \cpu|regfile|q6[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \cpu|regfile|q4[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cycloneive_lcell_comb \cpu|sr2|Mux7~0 (
// Equation(s):
// \cpu|sr2|Mux7~0_combout  = (\cpu|ir|q [5] & (((\cpu|ir|q [6])))) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & (\cpu|regfile|q6 [8])) # (!\cpu|ir|q [6] & ((\cpu|regfile|q4 [8])))))

	.dataa(\cpu|regfile|q6 [8]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q4 [8]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux7~0 .lut_mask = 16'hEE30;
defparam \cpu|sr2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneive_lcell_comb \cpu|regfile|q7[8]~feeder (
// Equation(s):
// \cpu|regfile|q7[8]~feeder_combout  = \cpu|regfile|q0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q7[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[8]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q7[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \cpu|regfile|q7[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneive_lcell_comb \cpu|sr2|Mux7~1 (
// Equation(s):
// \cpu|sr2|Mux7~1_combout  = (\cpu|sr2|Mux7~0_combout  & ((\cpu|regfile|q7 [8]) # ((!\cpu|ir|q [5])))) # (!\cpu|sr2|Mux7~0_combout  & (((\cpu|regfile|q5 [8] & \cpu|ir|q [5]))))

	.dataa(\cpu|sr2|Mux7~0_combout ),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q5 [8]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux7~1 .lut_mask = 16'hD8AA;
defparam \cpu|sr2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N25
dffeas \cpu|regfile|q2[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \cpu|regfile|q3[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N31
dffeas \cpu|regfile|q1[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \cpu|regfile|q0[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \cpu|sr2|Mux7~2 (
// Equation(s):
// \cpu|sr2|Mux7~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [8])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [8])))))

	.dataa(\cpu|regfile|q1 [8]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [8]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux7~2 .lut_mask = 16'hEE30;
defparam \cpu|sr2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cycloneive_lcell_comb \cpu|sr2|Mux7~3 (
// Equation(s):
// \cpu|sr2|Mux7~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux7~2_combout  & ((\cpu|regfile|q3 [8]))) # (!\cpu|sr2|Mux7~2_combout  & (\cpu|regfile|q2 [8])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux7~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [8]),
	.datac(\cpu|regfile|q3 [8]),
	.datad(\cpu|sr2|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux7~3 .lut_mask = 16'hF588;
defparam \cpu|sr2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneive_lcell_comb \cpu|sr2|Mux7~4 (
// Equation(s):
// \cpu|sr2|Mux7~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux7~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux7~3_combout )))

	.dataa(\cpu|sr2|Mux7~1_combout ),
	.datab(\cpu|ir|q [7]),
	.datac(gnd),
	.datad(\cpu|sr2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux7~4 .lut_mask = 16'hBB88;
defparam \cpu|sr2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cycloneive_lcell_comb \cpu|sr2|q[8]~_Duplicate_1feeder (
// Equation(s):
// \cpu|sr2|q[8]~_Duplicate_1feeder_combout  = \cpu|sr2|Mux7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|sr2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|q[8]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|q[8]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \cpu|sr2|q[8]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N15
dffeas \cpu|sr2|q[8]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|q[8]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \cpu|pc1|q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [9]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[9] .is_wysiwyg = "true";
defparam \cpu|pc1|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \cpu|pc1|q[8]~feeder (
// Equation(s):
// \cpu|pc1|q[8]~feeder_combout  = \cpu|pc|q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|pc|q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|pc1|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc1|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|pc1|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \cpu|pc1|q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc1|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[8] .is_wysiwyg = "true";
defparam \cpu|pc1|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \cpu|alu|Add2~16 (
// Equation(s):
// \cpu|alu|Add2~16_combout  = ((\cpu|irp1|q [13] $ (\cpu|pc1|q [8] $ (!\cpu|alu|Add2~15 )))) # (GND)
// \cpu|alu|Add2~17  = CARRY((\cpu|irp1|q [13] & ((\cpu|pc1|q [8]) # (!\cpu|alu|Add2~15 ))) # (!\cpu|irp1|q [13] & (\cpu|pc1|q [8] & !\cpu|alu|Add2~15 )))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~15 ),
	.combout(\cpu|alu|Add2~16_combout ),
	.cout(\cpu|alu|Add2~17 ));
// synopsys translate_off
defparam \cpu|alu|Add2~16 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \cpu|alu|Add2~18 (
// Equation(s):
// \cpu|alu|Add2~18_combout  = (\cpu|irp1|q [13] & ((\cpu|pc1|q [9] & (\cpu|alu|Add2~17  & VCC)) # (!\cpu|pc1|q [9] & (!\cpu|alu|Add2~17 )))) # (!\cpu|irp1|q [13] & ((\cpu|pc1|q [9] & (!\cpu|alu|Add2~17 )) # (!\cpu|pc1|q [9] & ((\cpu|alu|Add2~17 ) # 
// (GND)))))
// \cpu|alu|Add2~19  = CARRY((\cpu|irp1|q [13] & (!\cpu|pc1|q [9] & !\cpu|alu|Add2~17 )) # (!\cpu|irp1|q [13] & ((!\cpu|alu|Add2~17 ) # (!\cpu|pc1|q [9]))))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~17 ),
	.combout(\cpu|alu|Add2~18_combout ),
	.cout(\cpu|alu|Add2~19 ));
// synopsys translate_off
defparam \cpu|alu|Add2~18 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \cpu|alu|Selector6~1 (
// Equation(s):
// \cpu|alu|Selector6~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~18_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(\cpu|alu|Selector3~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|Add2~18_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector6~1 .lut_mask = 16'hAAFA;
defparam \cpu|alu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \cpu|regfile|q5[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneive_lcell_comb \cpu|regfile|q7[9]~feeder (
// Equation(s):
// \cpu|regfile|q7[9]~feeder_combout  = \cpu|regfile|q0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~7_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N13
dffeas \cpu|regfile|q7[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \cpu|regfile|q4[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneive_lcell_comb \cpu|sr1|Mux6~0 (
// Equation(s):
// \cpu|sr1|Mux6~0_combout  = (\cpu|ir|q [8] & (\cpu|ir|q [9])) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & (\cpu|regfile|q6 [9])) # (!\cpu|ir|q [9] & ((\cpu|regfile|q4 [9])))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q4 [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux6~0 .lut_mask = 16'hD9C8;
defparam \cpu|sr1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneive_lcell_comb \cpu|sr1|Mux6~1 (
// Equation(s):
// \cpu|sr1|Mux6~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux6~0_combout  & ((\cpu|regfile|q7 [9]))) # (!\cpu|sr1|Mux6~0_combout  & (\cpu|regfile|q5 [9])))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux6~0_combout ))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|sr1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux6~1 .lut_mask = 16'hF588;
defparam \cpu|sr1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \cpu|regfile|q3[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \cpu|regfile|q2[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N21
dffeas \cpu|regfile|q1[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \cpu|regfile|q0[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \cpu|sr1|Mux6~2 (
// Equation(s):
// \cpu|sr1|Mux6~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & (\cpu|regfile|q1 [9])) # (!\cpu|ir|q [8] & ((\cpu|regfile|q0 [9])))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q1 [9]),
	.datac(\cpu|regfile|q0 [9]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux6~2 .lut_mask = 16'hEE50;
defparam \cpu|sr1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneive_lcell_comb \cpu|sr1|Mux6~3 (
// Equation(s):
// \cpu|sr1|Mux6~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux6~2_combout  & (\cpu|regfile|q3 [9])) # (!\cpu|sr1|Mux6~2_combout  & ((\cpu|regfile|q2 [9]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux6~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [9]),
	.datac(\cpu|regfile|q2 [9]),
	.datad(\cpu|sr1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux6~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneive_lcell_comb \cpu|sr1|Mux6~4 (
// Equation(s):
// \cpu|sr1|Mux6~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux6~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux6~3_combout )))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux6~1_combout ),
	.datac(gnd),
	.datad(\cpu|sr1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux6~4 .lut_mask = 16'hDD88;
defparam \cpu|sr1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \cpu|pc1|q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [10]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[10] .is_wysiwyg = "true";
defparam \cpu|pc1|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N19
dffeas \cpu|regfile|q7[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \cpu|regfile|q4[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \cpu|regfile|q6[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneive_lcell_comb \cpu|sr2|Mux5~0 (
// Equation(s):
// \cpu|sr2|Mux5~0_combout  = (\cpu|ir|q [6] & (((\cpu|regfile|q6 [10]) # (\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [10] & ((!\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q4 [10]),
	.datac(\cpu|regfile|q6 [10]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux5~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N6
cycloneive_lcell_comb \cpu|sr2|Mux5~1 (
// Equation(s):
// \cpu|sr2|Mux5~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux5~0_combout  & (\cpu|regfile|q7 [10])) # (!\cpu|sr2|Mux5~0_combout  & ((\cpu|regfile|q5 [10]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux5~0_combout ))))

	.dataa(\cpu|regfile|q7 [10]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q5 [10]),
	.datad(\cpu|sr2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux5~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \cpu|regfile|q2[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N31
dffeas \cpu|regfile|q3[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \cpu|regfile|q0[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \cpu|regfile|q1[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \cpu|sr2|Mux5~2 (
// Equation(s):
// \cpu|sr2|Mux5~2_combout  = (\cpu|ir|q [5] & ((\cpu|ir|q [6]) # ((\cpu|regfile|q1 [10])))) # (!\cpu|ir|q [5] & (!\cpu|ir|q [6] & (\cpu|regfile|q0 [10])))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [10]),
	.datad(\cpu|regfile|q1 [10]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux5~2 .lut_mask = 16'hBA98;
defparam \cpu|sr2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneive_lcell_comb \cpu|sr2|Mux5~3 (
// Equation(s):
// \cpu|sr2|Mux5~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux5~2_combout  & ((\cpu|regfile|q3 [10]))) # (!\cpu|sr2|Mux5~2_combout  & (\cpu|regfile|q2 [10])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux5~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [10]),
	.datac(\cpu|regfile|q3 [10]),
	.datad(\cpu|sr2|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux5~3 .lut_mask = 16'hF588;
defparam \cpu|sr2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneive_lcell_comb \cpu|sr2|Mux5~4 (
// Equation(s):
// \cpu|sr2|Mux5~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux5~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux5~3_combout )))

	.dataa(\cpu|ir|q [7]),
	.datab(gnd),
	.datac(\cpu|sr2|Mux5~1_combout ),
	.datad(\cpu|sr2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux5~4 .lut_mask = 16'hF5A0;
defparam \cpu|sr2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cycloneive_lcell_comb \cpu|sr2|q[10]~_Duplicate_1feeder (
// Equation(s):
// \cpu|sr2|q[10]~_Duplicate_1feeder_combout  = \cpu|sr2|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|sr2|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|q[10]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|q[10]~_Duplicate_1feeder .lut_mask = 16'hFF00;
defparam \cpu|sr2|q[10]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N27
dffeas \cpu|sr2|q[10]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|q[10]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \cpu|regfile|q2[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \cpu|regfile|q1[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \cpu|regfile|q0[11]~feeder (
// Equation(s):
// \cpu|regfile|q0[11]~feeder_combout  = \cpu|regfile|q0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0[11]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \cpu|regfile|q0[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \cpu|sr2|Mux4~2 (
// Equation(s):
// \cpu|sr2|Mux4~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [11])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [11])))))

	.dataa(\cpu|regfile|q1 [11]),
	.datab(\cpu|regfile|q0 [11]),
	.datac(\cpu|ir|q [6]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux4~2 .lut_mask = 16'hFA0C;
defparam \cpu|sr2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \cpu|regfile|q3[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cycloneive_lcell_comb \cpu|sr2|Mux4~3 (
// Equation(s):
// \cpu|sr2|Mux4~3_combout  = (\cpu|sr2|Mux4~2_combout  & (((\cpu|regfile|q3 [11]) # (!\cpu|ir|q [6])))) # (!\cpu|sr2|Mux4~2_combout  & (\cpu|regfile|q2 [11] & ((\cpu|ir|q [6]))))

	.dataa(\cpu|regfile|q2 [11]),
	.datab(\cpu|sr2|Mux4~2_combout ),
	.datac(\cpu|regfile|q3 [11]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux4~3 .lut_mask = 16'hE2CC;
defparam \cpu|sr2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \cpu|regfile|q6[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \cpu|regfile|q4[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneive_lcell_comb \cpu|sr2|Mux4~0 (
// Equation(s):
// \cpu|sr2|Mux4~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [11]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [11] & !\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q6 [11]),
	.datac(\cpu|regfile|q4 [11]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux4~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \cpu|regfile|q5[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~9_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneive_lcell_comb \cpu|sr2|Mux4~1 (
// Equation(s):
// \cpu|sr2|Mux4~1_combout  = (\cpu|sr2|Mux4~0_combout  & ((\cpu|regfile|q7 [11]) # ((!\cpu|ir|q [5])))) # (!\cpu|sr2|Mux4~0_combout  & (((\cpu|regfile|q5 [11] & \cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|sr2|Mux4~0_combout ),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux4~1 .lut_mask = 16'hB8CC;
defparam \cpu|sr2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneive_lcell_comb \cpu|sr2|Mux4~4 (
// Equation(s):
// \cpu|sr2|Mux4~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux4~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux4~3_combout ),
	.datad(\cpu|sr2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux4~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \cpu|sr2|q[11]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \cpu|pc1|q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [13]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[13] .is_wysiwyg = "true";
defparam \cpu|pc1|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneive_lcell_comb \cpu|alu|Selector2~1 (
// Equation(s):
// \cpu|alu|Selector2~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|pc1|q [13] & \cpu|alu|q[12]~2_combout ))

	.dataa(\cpu|pc1|q [13]),
	.datab(\cpu|alu|Selector3~1_combout ),
	.datac(gnd),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector2~1 .lut_mask = 16'hEECC;
defparam \cpu|alu|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \cpu|regfile|q6[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneive_lcell_comb \cpu|regfile|q4[12]~feeder (
// Equation(s):
// \cpu|regfile|q4[12]~feeder_combout  = \cpu|regfile|q0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q4[12]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \cpu|regfile|q4[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneive_lcell_comb \cpu|sr1|Mux3~0 (
// Equation(s):
// \cpu|sr1|Mux3~0_combout  = (\cpu|ir|q [9] & ((\cpu|ir|q [8]) # ((\cpu|regfile|q6 [12])))) # (!\cpu|ir|q [9] & (!\cpu|ir|q [8] & ((\cpu|regfile|q4 [12]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q4 [12]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux3~0 .lut_mask = 16'hB9A8;
defparam \cpu|sr1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \cpu|regfile|q5[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneive_lcell_comb \cpu|sr1|Mux3~1 (
// Equation(s):
// \cpu|sr1|Mux3~1_combout  = (\cpu|sr1|Mux3~0_combout  & (((\cpu|regfile|q7 [12])) # (!\cpu|ir|q [8]))) # (!\cpu|sr1|Mux3~0_combout  & (\cpu|ir|q [8] & ((\cpu|regfile|q5 [12]))))

	.dataa(\cpu|sr1|Mux3~0_combout ),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q5 [12]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux3~1 .lut_mask = 16'hE6A2;
defparam \cpu|sr1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N9
dffeas \cpu|regfile|q3[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \cpu|regfile|q2[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \cpu|regfile|q0[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N15
dffeas \cpu|regfile|q1[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N14
cycloneive_lcell_comb \cpu|sr1|Mux3~2 (
// Equation(s):
// \cpu|sr1|Mux3~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [12]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [12]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q0 [12]),
	.datac(\cpu|regfile|q1 [12]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux3~2 .lut_mask = 16'hFA44;
defparam \cpu|sr1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneive_lcell_comb \cpu|sr1|Mux3~3 (
// Equation(s):
// \cpu|sr1|Mux3~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux3~2_combout  & (\cpu|regfile|q3 [12])) # (!\cpu|sr1|Mux3~2_combout  & ((\cpu|regfile|q2 [12]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux3~2_combout ))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q2 [12]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|sr1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux3~3 .lut_mask = 16'hAFC0;
defparam \cpu|sr1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \cpu|sr1|Mux3~4 (
// Equation(s):
// \cpu|sr1|Mux3~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux3~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux3~3_combout )))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux3~1_combout ),
	.datac(gnd),
	.datad(\cpu|sr1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux3~4 .lut_mask = 16'hDD88;
defparam \cpu|sr1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \cpu|regfile|q5[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \cpu|regfile|q4[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \cpu|regfile|q6[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneive_lcell_comb \cpu|sr1|Mux2~0 (
// Equation(s):
// \cpu|sr1|Mux2~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [13]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [13] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q4 [13]),
	.datac(\cpu|regfile|q6 [13]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux2~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneive_lcell_comb \cpu|sr1|Mux2~1 (
// Equation(s):
// \cpu|sr1|Mux2~1_combout  = (\cpu|sr1|Mux2~0_combout  & (((\cpu|regfile|q7 [13]) # (!\cpu|ir|q [8])))) # (!\cpu|sr1|Mux2~0_combout  & (\cpu|regfile|q5 [13] & ((\cpu|ir|q [8]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|sr1|Mux2~0_combout ),
	.datac(\cpu|regfile|q7 [13]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux2~1 .lut_mask = 16'hE2CC;
defparam \cpu|sr1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N7
dffeas \cpu|regfile|q3[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N21
dffeas \cpu|regfile|q0[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N13
dffeas \cpu|regfile|q1[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneive_lcell_comb \cpu|sr1|Mux2~2 (
// Equation(s):
// \cpu|sr1|Mux2~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [13]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [13]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q0 [13]),
	.datac(\cpu|regfile|q1 [13]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux2~2 .lut_mask = 16'hFA44;
defparam \cpu|sr1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \cpu|regfile|q2[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneive_lcell_comb \cpu|sr1|Mux2~3 (
// Equation(s):
// \cpu|sr1|Mux2~3_combout  = (\cpu|sr1|Mux2~2_combout  & ((\cpu|regfile|q3 [13]) # ((!\cpu|ir|q [9])))) # (!\cpu|sr1|Mux2~2_combout  & (((\cpu|regfile|q2 [13] & \cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q3 [13]),
	.datab(\cpu|sr1|Mux2~2_combout ),
	.datac(\cpu|regfile|q2 [13]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux2~3 .lut_mask = 16'hB8CC;
defparam \cpu|sr1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneive_lcell_comb \cpu|sr1|Mux2~4 (
// Equation(s):
// \cpu|sr1|Mux2~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux2~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux2~3_combout )))

	.dataa(\cpu|ir|q [10]),
	.datab(gnd),
	.datac(\cpu|sr1|Mux2~1_combout ),
	.datad(\cpu|sr1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux2~4 .lut_mask = 16'hF5A0;
defparam \cpu|sr1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \cpu|regfile|q2[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N3
dffeas \cpu|regfile|q1[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N11
dffeas \cpu|regfile|q0[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N10
cycloneive_lcell_comb \cpu|sr2|Mux1~2 (
// Equation(s):
// \cpu|sr2|Mux1~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [14])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [14])))))

	.dataa(\cpu|regfile|q1 [14]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [14]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux1~2 .lut_mask = 16'hEE30;
defparam \cpu|sr2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneive_lcell_comb \cpu|sr2|Mux1~3 (
// Equation(s):
// \cpu|sr2|Mux1~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux1~2_combout  & ((\cpu|regfile|q3 [14]))) # (!\cpu|sr2|Mux1~2_combout  & (\cpu|regfile|q2 [14])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux1~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|sr2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux1~3 .lut_mask = 16'hF588;
defparam \cpu|sr2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cycloneive_lcell_comb \cpu|regfile|q7[14]~feeder (
// Equation(s):
// \cpu|regfile|q7[14]~feeder_combout  = \cpu|regfile|q0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~4_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q7[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q7[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N11
dffeas \cpu|regfile|q7[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \cpu|regfile|q5[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \cpu|regfile|q4[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \cpu|regfile|q6[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneive_lcell_comb \cpu|sr2|Mux1~0 (
// Equation(s):
// \cpu|sr2|Mux1~0_combout  = (\cpu|ir|q [5] & (\cpu|ir|q [6])) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((\cpu|regfile|q6 [14]))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [14]))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [14]),
	.datad(\cpu|regfile|q6 [14]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux1~0 .lut_mask = 16'hDC98;
defparam \cpu|sr2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneive_lcell_comb \cpu|sr2|Mux1~1 (
// Equation(s):
// \cpu|sr2|Mux1~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux1~0_combout  & (\cpu|regfile|q7 [14])) # (!\cpu|sr2|Mux1~0_combout  & ((\cpu|regfile|q5 [14]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux1~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [14]),
	.datac(\cpu|regfile|q5 [14]),
	.datad(\cpu|sr2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux1~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \cpu|sr2|Mux1~4 (
// Equation(s):
// \cpu|sr2|Mux1~4_combout  = (\cpu|ir|q [7] & ((\cpu|sr2|Mux1~1_combout ))) # (!\cpu|ir|q [7] & (\cpu|sr2|Mux1~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux1~3_combout ),
	.datad(\cpu|sr2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux1~4 .lut_mask = 16'hFC30;
defparam \cpu|sr2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \cpu|sr2|q[14]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cycloneive_ram_block \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|comb~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLK~inputclkctrl_outclk ),
	.clk1(\CLK~inputclkctrl_outclk ),
	.ena0(vcc),
	.ena1(\cpu|comb~4_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RSTN~input_o ),
	.clr1(gnd),
	.portadatain({gnd,gnd,\cpu|sr2|q[15]~_Duplicate_1_q ,\cpu|sr2|q[14]~_Duplicate_1_q ,\cpu|sr2|q[13]~_Duplicate_1_q ,\cpu|sr2|q[12]~_Duplicate_1_q ,\cpu|sr2|q[11]~_Duplicate_1_q ,\cpu|sr2|q[10]~_Duplicate_1_q ,\cpu|sr2|q[9]~_Duplicate_1_q ,\cpu|sr2|q[8]~_Duplicate_1_q ,
\cpu|sr2|q[7]~_Duplicate_1_q ,\cpu|sr2|q[6]~_Duplicate_1_q ,\cpu|sr2|q[5]~_Duplicate_1_q ,\cpu|sr2|q[4]~_Duplicate_1_q ,\cpu|sr2|q[3]~_Duplicate_1_q ,\cpu|sr2|q[2]~_Duplicate_1_q ,\cpu|sr2|q[1]~_Duplicate_1_q ,\cpu|sr2|q[0]~_Duplicate_1_q }),
	.portaaddr({\cpu|sr1|q[7]~_Duplicate_1_q ,\cpu|sr1|q[6]~_Duplicate_1_q ,\cpu|sr1|q[5]~_Duplicate_1_q ,\cpu|sr1|q[4]~_Duplicate_1_q ,\cpu|sr1|q[3]~_Duplicate_1_q ,\cpu|sr1|q[2]~_Duplicate_1_q ,\cpu|sr1|q[1]~_Duplicate_1_q ,\cpu|sr1|q[0]~_Duplicate_1_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\cpu|dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|dmem:dmem|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated|ALTSYNCRAM";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \cpu|dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X34_Y18_N21
dffeas \cpu|pc1|q[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [14]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[14] .is_wysiwyg = "true";
defparam \cpu|pc1|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \cpu|regfile|q3[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \cpu|regfile|q2[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N5
dffeas \cpu|regfile|q0[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q0[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N25
dffeas \cpu|regfile|q1[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q1[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N18
cycloneive_lcell_comb \cpu|sr1|Mux0~2 (
// Equation(s):
// \cpu|sr1|Mux0~2_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9]) # (\cpu|regfile|q1 [15])))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [15] & (!\cpu|ir|q [9])))

	.dataa(\cpu|regfile|q0 [15]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux0~2 .lut_mask = 16'hCEC2;
defparam \cpu|sr1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneive_lcell_comb \cpu|sr1|Mux0~3 (
// Equation(s):
// \cpu|sr1|Mux0~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux0~2_combout  & (\cpu|regfile|q3 [15])) # (!\cpu|sr1|Mux0~2_combout  & ((\cpu|regfile|q2 [15]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux0~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q2 [15]),
	.datad(\cpu|sr1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux0~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \cpu|regfile|q5[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \cpu|regfile|q4[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q4[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \cpu|regfile|q6[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneive_lcell_comb \cpu|sr1|Mux0~0 (
// Equation(s):
// \cpu|sr1|Mux0~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [15]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [15] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q4 [15]),
	.datac(\cpu|regfile|q6 [15]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux0~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneive_lcell_comb \cpu|sr1|Mux0~1 (
// Equation(s):
// \cpu|sr1|Mux0~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux0~0_combout  & (\cpu|regfile|q7 [15])) # (!\cpu|sr1|Mux0~0_combout  & ((\cpu|regfile|q5 [15]))))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux0~0_combout ))))

	.dataa(\cpu|regfile|q7 [15]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|sr1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux0~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cycloneive_lcell_comb \cpu|sr1|Mux0~4 (
// Equation(s):
// \cpu|sr1|Mux0~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux0~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux0~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(gnd),
	.datac(\cpu|sr1|Mux0~3_combout ),
	.datad(\cpu|sr1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux0~4 .lut_mask = 16'hFA50;
defparam \cpu|sr1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X31_Y22_N0
cycloneive_mac_mult \cpu|alu|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\CLK~inputclkctrl_outclk ),
	.aclr(!\RSTN~input_o ),
	.ena(\cpu|sm|q [1]),
	.dataa({\cpu|sr1|Mux0~4_combout ,\cpu|sr1|Mux1~4_combout ,\cpu|sr1|Mux2~4_combout ,\cpu|sr1|Mux3~4_combout ,\cpu|sr1|Mux4~4_combout ,\cpu|sr1|Mux5~4_combout ,\cpu|sr1|Mux6~4_combout ,\cpu|sr1|Mux7~4_combout ,\cpu|sr1|Mux8~4_combout ,\cpu|sr1|Mux9~4_combout ,
\cpu|sr1|Mux10~4_combout ,\cpu|sr1|Mux11~4_combout ,\cpu|sr1|Mux12~4_combout ,\cpu|sr1|Mux13~4_combout ,\cpu|sr1|Mux14~4_combout ,\cpu|sr1|Mux15~4_combout ,gnd,gnd}),
	.datab({\cpu|sr2|Mux0~4_combout ,\cpu|sr2|Mux1~4_combout ,\cpu|sr2|Mux2~4_combout ,\cpu|sr2|Mux3~4_combout ,\cpu|sr2|Mux4~4_combout ,\cpu|sr2|Mux5~4_combout ,\cpu|sr2|Mux6~4_combout ,\cpu|sr2|Mux7~4_combout ,\cpu|sr2|Mux8~4_combout ,\cpu|sr2|Mux9~4_combout ,
\cpu|sr2|Mux10~4_combout ,\cpu|sr2|Mux11~4_combout ,\cpu|sr2|Mux12~4_combout ,\cpu|sr2|Mux13~4_combout ,\cpu|sr2|Mux14~4_combout ,\cpu|sr2|Mux15~4_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \cpu|alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X31_Y22_N2
cycloneive_mac_out \cpu|alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\cpu|alu|Mult0|auto_generated|mac_mult1~dataout ,\cpu|alu|Mult0|auto_generated|mac_mult1~3 ,\cpu|alu|Mult0|auto_generated|mac_mult1~2 ,\cpu|alu|Mult0|auto_generated|mac_mult1~1 ,
\cpu|alu|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\cpu|alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \cpu|alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \cpu|alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \cpu|alu|Selector1~0 (
// Equation(s):
// \cpu|alu|Selector1~0_combout  = (\cpu|pc1|q [14] & ((\cpu|alu|q[12]~2_combout ) # ((!\cpu|alu|WideNor9~combout  & \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT14 )))) # (!\cpu|pc1|q [14] & (!\cpu|alu|WideNor9~combout  & 
// (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT14 )))

	.dataa(\cpu|pc1|q [14]),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector1~0 .lut_mask = 16'hBA30;
defparam \cpu|alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \cpu|pc1|q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [12]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[12] .is_wysiwyg = "true";
defparam \cpu|pc1|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \cpu|pc1|q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [11]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[11] .is_wysiwyg = "true";
defparam \cpu|pc1|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \cpu|alu|Add2~20 (
// Equation(s):
// \cpu|alu|Add2~20_combout  = ((\cpu|irp1|q [13] $ (\cpu|pc1|q [10] $ (!\cpu|alu|Add2~19 )))) # (GND)
// \cpu|alu|Add2~21  = CARRY((\cpu|irp1|q [13] & ((\cpu|pc1|q [10]) # (!\cpu|alu|Add2~19 ))) # (!\cpu|irp1|q [13] & (\cpu|pc1|q [10] & !\cpu|alu|Add2~19 )))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~19 ),
	.combout(\cpu|alu|Add2~20_combout ),
	.cout(\cpu|alu|Add2~21 ));
// synopsys translate_off
defparam \cpu|alu|Add2~20 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \cpu|alu|Add2~22 (
// Equation(s):
// \cpu|alu|Add2~22_combout  = (\cpu|irp1|q [13] & ((\cpu|pc1|q [11] & (\cpu|alu|Add2~21  & VCC)) # (!\cpu|pc1|q [11] & (!\cpu|alu|Add2~21 )))) # (!\cpu|irp1|q [13] & ((\cpu|pc1|q [11] & (!\cpu|alu|Add2~21 )) # (!\cpu|pc1|q [11] & ((\cpu|alu|Add2~21 ) # 
// (GND)))))
// \cpu|alu|Add2~23  = CARRY((\cpu|irp1|q [13] & (!\cpu|pc1|q [11] & !\cpu|alu|Add2~21 )) # (!\cpu|irp1|q [13] & ((!\cpu|alu|Add2~21 ) # (!\cpu|pc1|q [11]))))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~21 ),
	.combout(\cpu|alu|Add2~22_combout ),
	.cout(\cpu|alu|Add2~23 ));
// synopsys translate_off
defparam \cpu|alu|Add2~22 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \cpu|alu|Add2~24 (
// Equation(s):
// \cpu|alu|Add2~24_combout  = ((\cpu|pc1|q [12] $ (\cpu|irp1|q [13] $ (!\cpu|alu|Add2~23 )))) # (GND)
// \cpu|alu|Add2~25  = CARRY((\cpu|pc1|q [12] & ((\cpu|irp1|q [13]) # (!\cpu|alu|Add2~23 ))) # (!\cpu|pc1|q [12] & (\cpu|irp1|q [13] & !\cpu|alu|Add2~23 )))

	.dataa(\cpu|pc1|q [12]),
	.datab(\cpu|irp1|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~23 ),
	.combout(\cpu|alu|Add2~24_combout ),
	.cout(\cpu|alu|Add2~25 ));
// synopsys translate_off
defparam \cpu|alu|Add2~24 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \cpu|alu|Add2~26 (
// Equation(s):
// \cpu|alu|Add2~26_combout  = (\cpu|irp1|q [13] & ((\cpu|pc1|q [13] & (\cpu|alu|Add2~25  & VCC)) # (!\cpu|pc1|q [13] & (!\cpu|alu|Add2~25 )))) # (!\cpu|irp1|q [13] & ((\cpu|pc1|q [13] & (!\cpu|alu|Add2~25 )) # (!\cpu|pc1|q [13] & ((\cpu|alu|Add2~25 ) # 
// (GND)))))
// \cpu|alu|Add2~27  = CARRY((\cpu|irp1|q [13] & (!\cpu|pc1|q [13] & !\cpu|alu|Add2~25 )) # (!\cpu|irp1|q [13] & ((!\cpu|alu|Add2~25 ) # (!\cpu|pc1|q [13]))))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~25 ),
	.combout(\cpu|alu|Add2~26_combout ),
	.cout(\cpu|alu|Add2~27 ));
// synopsys translate_off
defparam \cpu|alu|Add2~26 .lut_mask = 16'h9617;
defparam \cpu|alu|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \cpu|alu|Add2~28 (
// Equation(s):
// \cpu|alu|Add2~28_combout  = ((\cpu|irp1|q [13] $ (\cpu|pc1|q [14] $ (!\cpu|alu|Add2~27 )))) # (GND)
// \cpu|alu|Add2~29  = CARRY((\cpu|irp1|q [13] & ((\cpu|pc1|q [14]) # (!\cpu|alu|Add2~27 ))) # (!\cpu|irp1|q [13] & (\cpu|pc1|q [14] & !\cpu|alu|Add2~27 )))

	.dataa(\cpu|irp1|q [13]),
	.datab(\cpu|pc1|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add2~27 ),
	.combout(\cpu|alu|Add2~28_combout ),
	.cout(\cpu|alu|Add2~29 ));
// synopsys translate_off
defparam \cpu|alu|Add2~28 .lut_mask = 16'h698E;
defparam \cpu|alu|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cycloneive_lcell_comb \cpu|alu|Selector1~1 (
// Equation(s):
// \cpu|alu|Selector1~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~28_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|Selector3~1_combout ),
	.datac(\cpu|alu|Add2~28_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector1~1 .lut_mask = 16'hCCFC;
defparam \cpu|alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \cpu|alu|Add0~0 (
// Equation(s):
// \cpu|alu|Add0~0_combout  = (\cpu|irp1|q [7] & (!\cpu|alu|WideOr1~8_combout  & \cpu|alu|WideNor3~combout ))

	.dataa(\cpu|irp1|q [7]),
	.datab(gnd),
	.datac(\cpu|alu|WideOr1~8_combout ),
	.datad(\cpu|alu|WideNor3~combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~0 .lut_mask = 16'h0A00;
defparam \cpu|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \cpu|alu|Add0~64 (
// Equation(s):
// \cpu|alu|Add0~64_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[14]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~64 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \cpu|sr1|q[14]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N12
cycloneive_lcell_comb \cpu|alu|Add0~2 (
// Equation(s):
// \cpu|alu|Add0~2_combout  = (\cpu|alu|WideNor3~combout  & (\cpu|alu|WideOr1~0_combout  & !\cpu|alu|WideOr1~8_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|WideNor3~combout ),
	.datac(\cpu|alu|WideOr1~0_combout ),
	.datad(\cpu|alu|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~2 .lut_mask = 16'h00C0;
defparam \cpu|alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \cpu|alu|Add0~63 (
// Equation(s):
// \cpu|alu|Add0~63_combout  = (\cpu|alu|Add0~3_combout  & ((\cpu|sr1|q[14]~_Duplicate_1_q ) # ((\cpu|pc1|q [14] & \cpu|alu|Add0~2_combout )))) # (!\cpu|alu|Add0~3_combout  & (((\cpu|pc1|q [14] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|alu|Add0~3_combout ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|pc1|q [14]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~63 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \cpu|alu|Add0~59 (
// Equation(s):
// \cpu|alu|Add0~59_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[13]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~59 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \cpu|sr1|q[13]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \cpu|alu|Add0~60 (
// Equation(s):
// \cpu|alu|Add0~60_combout  = (\cpu|alu|Add0~3_combout  & ((\cpu|sr1|q[13]~_Duplicate_1_q ) # ((\cpu|pc1|q [13] & \cpu|alu|Add0~2_combout )))) # (!\cpu|alu|Add0~3_combout  & (\cpu|pc1|q [13] & ((\cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|alu|Add0~3_combout ),
	.datab(\cpu|pc1|q [13]),
	.datac(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~60 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \cpu|alu|Add0~1 (
// Equation(s):
// \cpu|alu|Add0~1_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[12]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~1 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \cpu|sr1|q[12]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \cpu|alu|Add0~4 (
// Equation(s):
// \cpu|alu|Add0~4_combout  = (\cpu|pc1|q [12] & ((\cpu|alu|Add0~2_combout ) # ((\cpu|sr1|q[12]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|pc1|q [12] & (\cpu|sr1|q[12]~_Duplicate_1_q  & (\cpu|alu|Add0~3_combout )))

	.dataa(\cpu|pc1|q [12]),
	.datab(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~4 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \cpu|alu|Add0~5 (
// Equation(s):
// \cpu|alu|Add0~5_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[11]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~5 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneive_lcell_comb \cpu|sr1|q[11]~_Duplicate_1feeder (
// Equation(s):
// \cpu|sr1|q[11]~_Duplicate_1feeder_combout  = \cpu|sr1|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|sr1|Mux4~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|sr1|q[11]~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|q[11]~_Duplicate_1feeder .lut_mask = 16'hF0F0;
defparam \cpu|sr1|q[11]~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N13
dffeas \cpu|sr1|q[11]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|q[11]~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cycloneive_lcell_comb \cpu|alu|Add0~6 (
// Equation(s):
// \cpu|alu|Add0~6_combout  = (\cpu|pc1|q [11] & ((\cpu|alu|Add0~2_combout ) # ((\cpu|sr1|q[11]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|pc1|q [11] & (\cpu|sr1|q[11]~_Duplicate_1_q  & (\cpu|alu|Add0~3_combout )))

	.dataa(\cpu|pc1|q [11]),
	.datab(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~6 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \cpu|sr1|q[10]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \cpu|alu|Add0~8 (
// Equation(s):
// \cpu|alu|Add0~8_combout  = (\cpu|alu|Add0~2_combout  & ((\cpu|pc1|q [10]) # ((\cpu|sr1|q[10]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|alu|Add0~2_combout  & (\cpu|sr1|q[10]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ))))

	.dataa(\cpu|alu|Add0~2_combout ),
	.datab(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datac(\cpu|pc1|q [10]),
	.datad(\cpu|alu|Add0~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~8 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \cpu|alu|Add0~7 (
// Equation(s):
// \cpu|alu|Add0~7_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[10]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~7 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \cpu|alu|Add0~9 (
// Equation(s):
// \cpu|alu|Add0~9_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[9]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~9 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \cpu|sr1|q[9]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \cpu|alu|Add0~10 (
// Equation(s):
// \cpu|alu|Add0~10_combout  = (\cpu|sr1|q[9]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|pc1|q [9] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & (\cpu|pc1|q [9] & ((\cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datab(\cpu|pc1|q [9]),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~10 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \cpu|sr1|q[8]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr1|Mux7~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cycloneive_lcell_comb \cpu|alu|Add0~12 (
// Equation(s):
// \cpu|alu|Add0~12_combout  = (\cpu|pc1|q [8] & ((\cpu|alu|Add0~2_combout ) # ((\cpu|sr1|q[8]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|pc1|q [8] & (\cpu|sr1|q[8]~_Duplicate_1_q  & (\cpu|alu|Add0~3_combout )))

	.dataa(\cpu|pc1|q [8]),
	.datab(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~12 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneive_lcell_comb \cpu|alu|Add0~11 (
// Equation(s):
// \cpu|alu|Add0~11_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[8]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~11 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \cpu|alu|Add0~14 (
// Equation(s):
// \cpu|alu|Add0~14_combout  = (\cpu|pc1|q [7] & ((\cpu|alu|Add0~2_combout ) # ((\cpu|sr1|q[7]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|pc1|q [7] & (\cpu|sr1|q[7]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ))))

	.dataa(\cpu|pc1|q [7]),
	.datab(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~2_combout ),
	.datad(\cpu|alu|Add0~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~14 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \cpu|alu|Add0~13 (
// Equation(s):
// \cpu|alu|Add0~13_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[7]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~13 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \cpu|alu|Add0~15 (
// Equation(s):
// \cpu|alu|Add0~15_combout  = (\cpu|sr2|q[6]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|irp1|q [6] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr2|q[6]~_Duplicate_1_q  & (((\cpu|irp1|q [6] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datab(\cpu|alu|Add0~3_combout ),
	.datac(\cpu|irp1|q [6]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~15 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \cpu|alu|Add0~16 (
// Equation(s):
// \cpu|alu|Add0~16_combout  = (\cpu|sr1|q[6]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|pc1|q [6] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr1|q[6]~_Duplicate_1_q  & (((\cpu|pc1|q [6] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.datab(\cpu|alu|Add0~3_combout ),
	.datac(\cpu|pc1|q [6]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~16 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \cpu|alu|Add0~17 (
// Equation(s):
// \cpu|alu|Add0~17_combout  = (\cpu|irp1|q [5] & ((\cpu|alu|Add0~2_combout ) # ((\cpu|sr2|q[5]~_Duplicate_1_q  & \cpu|alu|Add0~3_combout )))) # (!\cpu|irp1|q [5] & (\cpu|sr2|q[5]~_Duplicate_1_q  & (\cpu|alu|Add0~3_combout )))

	.dataa(\cpu|irp1|q [5]),
	.datab(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~17 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \cpu|alu|Add0~18 (
// Equation(s):
// \cpu|alu|Add0~18_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|pc1|q [5] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & (\cpu|pc1|q [5] & (\cpu|alu|Add0~2_combout )))

	.dataa(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datab(\cpu|pc1|q [5]),
	.datac(\cpu|alu|Add0~2_combout ),
	.datad(\cpu|alu|Add0~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~18 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N22
cycloneive_lcell_comb \cpu|alu|Add0~20 (
// Equation(s):
// \cpu|alu|Add0~20_combout  = (\cpu|sr2|q[4]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|irp1|q [4] & \cpu|alu|Add0~19_combout )))) # (!\cpu|sr2|q[4]~_Duplicate_1_q  & (\cpu|irp1|q [4] & ((\cpu|alu|Add0~19_combout ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|irp1|q [4]),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~19_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~20 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \cpu|alu|Add0~21 (
// Equation(s):
// \cpu|alu|Add0~21_combout  = (\cpu|sr1|q[4]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|pc1|q [4] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr1|q[4]~_Duplicate_1_q  & (((\cpu|pc1|q [4] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|alu|Add0~3_combout ),
	.datac(\cpu|pc1|q [4]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~21 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \cpu|alu|Add0~22 (
// Equation(s):
// \cpu|alu|Add0~22_combout  = (\cpu|irp1|q [3] & ((\cpu|alu|Add0~19_combout ) # ((\cpu|alu|Add0~3_combout  & \cpu|sr2|q[3]~_Duplicate_1_q )))) # (!\cpu|irp1|q [3] & (\cpu|alu|Add0~3_combout  & (\cpu|sr2|q[3]~_Duplicate_1_q )))

	.dataa(\cpu|irp1|q [3]),
	.datab(\cpu|alu|Add0~3_combout ),
	.datac(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datad(\cpu|alu|Add0~19_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~22 .lut_mask = 16'hEAC0;
defparam \cpu|alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \cpu|alu|Add0~23 (
// Equation(s):
// \cpu|alu|Add0~23_combout  = (\cpu|sr1|q[3]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|pc1|q [3] & \cpu|alu|Add0~2_combout )))) # (!\cpu|sr1|q[3]~_Duplicate_1_q  & (\cpu|pc1|q [3] & ((\cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datab(\cpu|pc1|q [3]),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~23 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneive_lcell_comb \cpu|alu|Add0~25 (
// Equation(s):
// \cpu|alu|Add0~25_combout  = (\cpu|alu|Add0~3_combout  & ((\cpu|sr1|q[2]~_Duplicate_1_q ) # ((\cpu|pc1|q [2] & \cpu|alu|Add0~2_combout )))) # (!\cpu|alu|Add0~3_combout  & (((\cpu|pc1|q [2] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|alu|Add0~3_combout ),
	.datab(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datac(\cpu|pc1|q [2]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~25 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N0
cycloneive_lcell_comb \cpu|alu|Add0~24 (
// Equation(s):
// \cpu|alu|Add0~24_combout  = (\cpu|sr2|q[2]~_Duplicate_1_q  & ((\cpu|alu|Add0~3_combout ) # ((\cpu|irp1|q [2] & \cpu|alu|Add0~19_combout )))) # (!\cpu|sr2|q[2]~_Duplicate_1_q  & (\cpu|irp1|q [2] & ((\cpu|alu|Add0~19_combout ))))

	.dataa(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.datab(\cpu|irp1|q [2]),
	.datac(\cpu|alu|Add0~3_combout ),
	.datad(\cpu|alu|Add0~19_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~24 .lut_mask = 16'hECA0;
defparam \cpu|alu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \cpu|alu|Add0~37 (
// Equation(s):
// \cpu|alu|Add0~37_combout  = ((\cpu|alu|Add0~25_combout  $ (\cpu|alu|Add0~24_combout  $ (!\cpu|alu|Add0~36 )))) # (GND)
// \cpu|alu|Add0~38  = CARRY((\cpu|alu|Add0~25_combout  & ((\cpu|alu|Add0~24_combout ) # (!\cpu|alu|Add0~36 ))) # (!\cpu|alu|Add0~25_combout  & (\cpu|alu|Add0~24_combout  & !\cpu|alu|Add0~36 )))

	.dataa(\cpu|alu|Add0~25_combout ),
	.datab(\cpu|alu|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~36 ),
	.combout(\cpu|alu|Add0~37_combout ),
	.cout(\cpu|alu|Add0~38 ));
// synopsys translate_off
defparam \cpu|alu|Add0~37 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \cpu|alu|Add0~39 (
// Equation(s):
// \cpu|alu|Add0~39_combout  = (\cpu|alu|Add0~22_combout  & ((\cpu|alu|Add0~23_combout  & (\cpu|alu|Add0~38  & VCC)) # (!\cpu|alu|Add0~23_combout  & (!\cpu|alu|Add0~38 )))) # (!\cpu|alu|Add0~22_combout  & ((\cpu|alu|Add0~23_combout  & (!\cpu|alu|Add0~38 )) # 
// (!\cpu|alu|Add0~23_combout  & ((\cpu|alu|Add0~38 ) # (GND)))))
// \cpu|alu|Add0~40  = CARRY((\cpu|alu|Add0~22_combout  & (!\cpu|alu|Add0~23_combout  & !\cpu|alu|Add0~38 )) # (!\cpu|alu|Add0~22_combout  & ((!\cpu|alu|Add0~38 ) # (!\cpu|alu|Add0~23_combout ))))

	.dataa(\cpu|alu|Add0~22_combout ),
	.datab(\cpu|alu|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~38 ),
	.combout(\cpu|alu|Add0~39_combout ),
	.cout(\cpu|alu|Add0~40 ));
// synopsys translate_off
defparam \cpu|alu|Add0~39 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \cpu|alu|Add0~41 (
// Equation(s):
// \cpu|alu|Add0~41_combout  = ((\cpu|alu|Add0~20_combout  $ (\cpu|alu|Add0~21_combout  $ (!\cpu|alu|Add0~40 )))) # (GND)
// \cpu|alu|Add0~42  = CARRY((\cpu|alu|Add0~20_combout  & ((\cpu|alu|Add0~21_combout ) # (!\cpu|alu|Add0~40 ))) # (!\cpu|alu|Add0~20_combout  & (\cpu|alu|Add0~21_combout  & !\cpu|alu|Add0~40 )))

	.dataa(\cpu|alu|Add0~20_combout ),
	.datab(\cpu|alu|Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~40 ),
	.combout(\cpu|alu|Add0~41_combout ),
	.cout(\cpu|alu|Add0~42 ));
// synopsys translate_off
defparam \cpu|alu|Add0~41 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \cpu|alu|Add0~43 (
// Equation(s):
// \cpu|alu|Add0~43_combout  = (\cpu|alu|Add0~17_combout  & ((\cpu|alu|Add0~18_combout  & (\cpu|alu|Add0~42  & VCC)) # (!\cpu|alu|Add0~18_combout  & (!\cpu|alu|Add0~42 )))) # (!\cpu|alu|Add0~17_combout  & ((\cpu|alu|Add0~18_combout  & (!\cpu|alu|Add0~42 )) # 
// (!\cpu|alu|Add0~18_combout  & ((\cpu|alu|Add0~42 ) # (GND)))))
// \cpu|alu|Add0~44  = CARRY((\cpu|alu|Add0~17_combout  & (!\cpu|alu|Add0~18_combout  & !\cpu|alu|Add0~42 )) # (!\cpu|alu|Add0~17_combout  & ((!\cpu|alu|Add0~42 ) # (!\cpu|alu|Add0~18_combout ))))

	.dataa(\cpu|alu|Add0~17_combout ),
	.datab(\cpu|alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~42 ),
	.combout(\cpu|alu|Add0~43_combout ),
	.cout(\cpu|alu|Add0~44 ));
// synopsys translate_off
defparam \cpu|alu|Add0~43 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneive_lcell_comb \cpu|alu|Add0~45 (
// Equation(s):
// \cpu|alu|Add0~45_combout  = ((\cpu|alu|Add0~15_combout  $ (\cpu|alu|Add0~16_combout  $ (!\cpu|alu|Add0~44 )))) # (GND)
// \cpu|alu|Add0~46  = CARRY((\cpu|alu|Add0~15_combout  & ((\cpu|alu|Add0~16_combout ) # (!\cpu|alu|Add0~44 ))) # (!\cpu|alu|Add0~15_combout  & (\cpu|alu|Add0~16_combout  & !\cpu|alu|Add0~44 )))

	.dataa(\cpu|alu|Add0~15_combout ),
	.datab(\cpu|alu|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~44 ),
	.combout(\cpu|alu|Add0~45_combout ),
	.cout(\cpu|alu|Add0~46 ));
// synopsys translate_off
defparam \cpu|alu|Add0~45 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \cpu|alu|Add0~47 (
// Equation(s):
// \cpu|alu|Add0~47_combout  = (\cpu|alu|Add0~14_combout  & ((\cpu|alu|Add0~13_combout  & (\cpu|alu|Add0~46  & VCC)) # (!\cpu|alu|Add0~13_combout  & (!\cpu|alu|Add0~46 )))) # (!\cpu|alu|Add0~14_combout  & ((\cpu|alu|Add0~13_combout  & (!\cpu|alu|Add0~46 )) # 
// (!\cpu|alu|Add0~13_combout  & ((\cpu|alu|Add0~46 ) # (GND)))))
// \cpu|alu|Add0~48  = CARRY((\cpu|alu|Add0~14_combout  & (!\cpu|alu|Add0~13_combout  & !\cpu|alu|Add0~46 )) # (!\cpu|alu|Add0~14_combout  & ((!\cpu|alu|Add0~46 ) # (!\cpu|alu|Add0~13_combout ))))

	.dataa(\cpu|alu|Add0~14_combout ),
	.datab(\cpu|alu|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~46 ),
	.combout(\cpu|alu|Add0~47_combout ),
	.cout(\cpu|alu|Add0~48 ));
// synopsys translate_off
defparam \cpu|alu|Add0~47 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \cpu|alu|Add0~49 (
// Equation(s):
// \cpu|alu|Add0~49_combout  = ((\cpu|alu|Add0~12_combout  $ (\cpu|alu|Add0~11_combout  $ (!\cpu|alu|Add0~48 )))) # (GND)
// \cpu|alu|Add0~50  = CARRY((\cpu|alu|Add0~12_combout  & ((\cpu|alu|Add0~11_combout ) # (!\cpu|alu|Add0~48 ))) # (!\cpu|alu|Add0~12_combout  & (\cpu|alu|Add0~11_combout  & !\cpu|alu|Add0~48 )))

	.dataa(\cpu|alu|Add0~12_combout ),
	.datab(\cpu|alu|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~48 ),
	.combout(\cpu|alu|Add0~49_combout ),
	.cout(\cpu|alu|Add0~50 ));
// synopsys translate_off
defparam \cpu|alu|Add0~49 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \cpu|alu|Add0~51 (
// Equation(s):
// \cpu|alu|Add0~51_combout  = (\cpu|alu|Add0~9_combout  & ((\cpu|alu|Add0~10_combout  & (\cpu|alu|Add0~50  & VCC)) # (!\cpu|alu|Add0~10_combout  & (!\cpu|alu|Add0~50 )))) # (!\cpu|alu|Add0~9_combout  & ((\cpu|alu|Add0~10_combout  & (!\cpu|alu|Add0~50 )) # 
// (!\cpu|alu|Add0~10_combout  & ((\cpu|alu|Add0~50 ) # (GND)))))
// \cpu|alu|Add0~52  = CARRY((\cpu|alu|Add0~9_combout  & (!\cpu|alu|Add0~10_combout  & !\cpu|alu|Add0~50 )) # (!\cpu|alu|Add0~9_combout  & ((!\cpu|alu|Add0~50 ) # (!\cpu|alu|Add0~10_combout ))))

	.dataa(\cpu|alu|Add0~9_combout ),
	.datab(\cpu|alu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~50 ),
	.combout(\cpu|alu|Add0~51_combout ),
	.cout(\cpu|alu|Add0~52 ));
// synopsys translate_off
defparam \cpu|alu|Add0~51 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \cpu|alu|Add0~53 (
// Equation(s):
// \cpu|alu|Add0~53_combout  = ((\cpu|alu|Add0~8_combout  $ (\cpu|alu|Add0~7_combout  $ (!\cpu|alu|Add0~52 )))) # (GND)
// \cpu|alu|Add0~54  = CARRY((\cpu|alu|Add0~8_combout  & ((\cpu|alu|Add0~7_combout ) # (!\cpu|alu|Add0~52 ))) # (!\cpu|alu|Add0~8_combout  & (\cpu|alu|Add0~7_combout  & !\cpu|alu|Add0~52 )))

	.dataa(\cpu|alu|Add0~8_combout ),
	.datab(\cpu|alu|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~52 ),
	.combout(\cpu|alu|Add0~53_combout ),
	.cout(\cpu|alu|Add0~54 ));
// synopsys translate_off
defparam \cpu|alu|Add0~53 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \cpu|alu|Add0~55 (
// Equation(s):
// \cpu|alu|Add0~55_combout  = (\cpu|alu|Add0~5_combout  & ((\cpu|alu|Add0~6_combout  & (\cpu|alu|Add0~54  & VCC)) # (!\cpu|alu|Add0~6_combout  & (!\cpu|alu|Add0~54 )))) # (!\cpu|alu|Add0~5_combout  & ((\cpu|alu|Add0~6_combout  & (!\cpu|alu|Add0~54 )) # 
// (!\cpu|alu|Add0~6_combout  & ((\cpu|alu|Add0~54 ) # (GND)))))
// \cpu|alu|Add0~56  = CARRY((\cpu|alu|Add0~5_combout  & (!\cpu|alu|Add0~6_combout  & !\cpu|alu|Add0~54 )) # (!\cpu|alu|Add0~5_combout  & ((!\cpu|alu|Add0~54 ) # (!\cpu|alu|Add0~6_combout ))))

	.dataa(\cpu|alu|Add0~5_combout ),
	.datab(\cpu|alu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~54 ),
	.combout(\cpu|alu|Add0~55_combout ),
	.cout(\cpu|alu|Add0~56 ));
// synopsys translate_off
defparam \cpu|alu|Add0~55 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \cpu|alu|Add0~57 (
// Equation(s):
// \cpu|alu|Add0~57_combout  = ((\cpu|alu|Add0~1_combout  $ (\cpu|alu|Add0~4_combout  $ (!\cpu|alu|Add0~56 )))) # (GND)
// \cpu|alu|Add0~58  = CARRY((\cpu|alu|Add0~1_combout  & ((\cpu|alu|Add0~4_combout ) # (!\cpu|alu|Add0~56 ))) # (!\cpu|alu|Add0~1_combout  & (\cpu|alu|Add0~4_combout  & !\cpu|alu|Add0~56 )))

	.dataa(\cpu|alu|Add0~1_combout ),
	.datab(\cpu|alu|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~56 ),
	.combout(\cpu|alu|Add0~57_combout ),
	.cout(\cpu|alu|Add0~58 ));
// synopsys translate_off
defparam \cpu|alu|Add0~57 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \cpu|alu|Add0~61 (
// Equation(s):
// \cpu|alu|Add0~61_combout  = (\cpu|alu|Add0~59_combout  & ((\cpu|alu|Add0~60_combout  & (\cpu|alu|Add0~58  & VCC)) # (!\cpu|alu|Add0~60_combout  & (!\cpu|alu|Add0~58 )))) # (!\cpu|alu|Add0~59_combout  & ((\cpu|alu|Add0~60_combout  & (!\cpu|alu|Add0~58 )) # 
// (!\cpu|alu|Add0~60_combout  & ((\cpu|alu|Add0~58 ) # (GND)))))
// \cpu|alu|Add0~62  = CARRY((\cpu|alu|Add0~59_combout  & (!\cpu|alu|Add0~60_combout  & !\cpu|alu|Add0~58 )) # (!\cpu|alu|Add0~59_combout  & ((!\cpu|alu|Add0~58 ) # (!\cpu|alu|Add0~60_combout ))))

	.dataa(\cpu|alu|Add0~59_combout ),
	.datab(\cpu|alu|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~58 ),
	.combout(\cpu|alu|Add0~61_combout ),
	.cout(\cpu|alu|Add0~62 ));
// synopsys translate_off
defparam \cpu|alu|Add0~61 .lut_mask = 16'h9617;
defparam \cpu|alu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneive_lcell_comb \cpu|alu|Add0~65 (
// Equation(s):
// \cpu|alu|Add0~65_combout  = ((\cpu|alu|Add0~64_combout  $ (\cpu|alu|Add0~63_combout  $ (!\cpu|alu|Add0~62 )))) # (GND)
// \cpu|alu|Add0~66  = CARRY((\cpu|alu|Add0~64_combout  & ((\cpu|alu|Add0~63_combout ) # (!\cpu|alu|Add0~62 ))) # (!\cpu|alu|Add0~64_combout  & (\cpu|alu|Add0~63_combout  & !\cpu|alu|Add0~62 )))

	.dataa(\cpu|alu|Add0~64_combout ),
	.datab(\cpu|alu|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|Add0~62 ),
	.combout(\cpu|alu|Add0~65_combout ),
	.cout(\cpu|alu|Add0~66 ));
// synopsys translate_off
defparam \cpu|alu|Add0~65 .lut_mask = 16'h698E;
defparam \cpu|alu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \cpu|alu|Selector1~2 (
// Equation(s):
// \cpu|alu|Selector1~2_combout  = (\cpu|alu|Selector1~0_combout ) # ((\cpu|alu|Selector1~1_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~65_combout )))

	.dataa(\cpu|alu|Selector1~0_combout ),
	.datab(\cpu|alu|q[12]~1_combout ),
	.datac(\cpu|alu|Selector1~1_combout ),
	.datad(\cpu|alu|Add0~65_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector1~2 .lut_mask = 16'hFEFA;
defparam \cpu|alu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N28
cycloneive_lcell_comb \cpu|alu|q[12]~4 (
// Equation(s):
// \cpu|alu|q[12]~4_combout  = (\cpu|sm|q [2] & !\cpu|alu|WideOr1~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|sm|q [2]),
	.datad(\cpu|alu|WideOr1~8_combout ),
	.cin(gnd),
	.combout(\cpu|alu|q[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|q[12]~4 .lut_mask = 16'h00F0;
defparam \cpu|alu|q[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \cpu|alu|q[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[14] .is_wysiwyg = "true";
defparam \cpu|alu|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneive_lcell_comb \cpu|regfile|q0~4 (
// Equation(s):
// \cpu|regfile|q0~4_combout  = (\cpu|regfile|always0~1_combout  & (\cpu|dr|q [14])) # (!\cpu|regfile|always0~1_combout  & ((\cpu|alu|q [14])))

	.dataa(\cpu|dr|q [14]),
	.datab(gnd),
	.datac(\cpu|alu|q [14]),
	.datad(\cpu|regfile|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~4 .lut_mask = 16'hAAF0;
defparam \cpu|regfile|q0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N5
dffeas \cpu|regfile|q3[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[14] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N2
cycloneive_lcell_comb \cpu|sr1|Mux1~2 (
// Equation(s):
// \cpu|sr1|Mux1~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [14]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [14]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q0 [14]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux1~2 .lut_mask = 16'hFA44;
defparam \cpu|sr1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneive_lcell_comb \cpu|sr1|Mux1~3 (
// Equation(s):
// \cpu|sr1|Mux1~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux1~2_combout  & (\cpu|regfile|q3 [14])) # (!\cpu|sr1|Mux1~2_combout  & ((\cpu|regfile|q2 [14]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux1~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [14]),
	.datac(\cpu|regfile|q2 [14]),
	.datad(\cpu|sr1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux1~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneive_lcell_comb \cpu|sr1|Mux1~0 (
// Equation(s):
// \cpu|sr1|Mux1~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [14]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [14] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q4 [14]),
	.datac(\cpu|regfile|q6 [14]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux1~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N22
cycloneive_lcell_comb \cpu|sr1|Mux1~1 (
// Equation(s):
// \cpu|sr1|Mux1~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux1~0_combout  & ((\cpu|regfile|q7 [14]))) # (!\cpu|sr1|Mux1~0_combout  & (\cpu|regfile|q5 [14])))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux1~0_combout ))))

	.dataa(\cpu|regfile|q5 [14]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q7 [14]),
	.datad(\cpu|sr1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux1~1 .lut_mask = 16'hF388;
defparam \cpu|sr1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cycloneive_lcell_comb \cpu|sr1|Mux1~4 (
// Equation(s):
// \cpu|sr1|Mux1~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux1~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux1~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux1~3_combout ),
	.datac(\cpu|sr1|Mux1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|sr1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux1~4 .lut_mask = 16'hE4E4;
defparam \cpu|sr1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \cpu|alu|Selector2~0 (
// Equation(s):
// \cpu|alu|Selector2~0_combout  = (\cpu|alu|WideNor9~combout  & (((\cpu|alu|Add2~26_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ) # ((\cpu|alu|Add2~26_combout  & 
// !\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(\cpu|alu|Add2~26_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector2~0 .lut_mask = 16'h44F4;
defparam \cpu|alu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \cpu|alu|Selector2~2 (
// Equation(s):
// \cpu|alu|Selector2~2_combout  = (\cpu|alu|Selector2~1_combout ) # ((\cpu|alu|Selector2~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~61_combout )))

	.dataa(\cpu|alu|Selector2~1_combout ),
	.datab(\cpu|alu|q[12]~1_combout ),
	.datac(\cpu|alu|Selector2~0_combout ),
	.datad(\cpu|alu|Add0~61_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector2~2 .lut_mask = 16'hFEFA;
defparam \cpu|alu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \cpu|alu|q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[13] .is_wysiwyg = "true";
defparam \cpu|alu|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \cpu|regfile|q0~3 (
// Equation(s):
// \cpu|regfile|q0~3_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [13]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [13]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|q [13]),
	.datad(\cpu|dr|q [13]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~3 .lut_mask = 16'hFA50;
defparam \cpu|regfile|q0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \cpu|regfile|q7[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~3_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[13] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneive_lcell_comb \cpu|sr2|Mux2~0 (
// Equation(s):
// \cpu|sr2|Mux2~0_combout  = (\cpu|ir|q [5] & (\cpu|ir|q [6])) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((\cpu|regfile|q6 [13]))) # (!\cpu|ir|q [6] & (\cpu|regfile|q4 [13]))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [13]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux2~0 .lut_mask = 16'hDC98;
defparam \cpu|sr2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneive_lcell_comb \cpu|sr2|Mux2~1 (
// Equation(s):
// \cpu|sr2|Mux2~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux2~0_combout  & (\cpu|regfile|q7 [13])) # (!\cpu|sr2|Mux2~0_combout  & ((\cpu|regfile|q5 [13]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux2~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [13]),
	.datac(\cpu|regfile|q5 [13]),
	.datad(\cpu|sr2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux2~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N20
cycloneive_lcell_comb \cpu|sr2|Mux2~2 (
// Equation(s):
// \cpu|sr2|Mux2~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & (\cpu|regfile|q1 [13])) # (!\cpu|ir|q [5] & ((\cpu|regfile|q0 [13])))))

	.dataa(\cpu|regfile|q1 [13]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [13]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux2~2 .lut_mask = 16'hEE30;
defparam \cpu|sr2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N6
cycloneive_lcell_comb \cpu|sr2|Mux2~3 (
// Equation(s):
// \cpu|sr2|Mux2~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux2~2_combout  & ((\cpu|regfile|q3 [13]))) # (!\cpu|sr2|Mux2~2_combout  & (\cpu|regfile|q2 [13])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux2~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [13]),
	.datac(\cpu|regfile|q3 [13]),
	.datad(\cpu|sr2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux2~3 .lut_mask = 16'hF588;
defparam \cpu|sr2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \cpu|sr2|Mux2~4 (
// Equation(s):
// \cpu|sr2|Mux2~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux2~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux2~1_combout ),
	.datad(\cpu|sr2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux2~4 .lut_mask = 16'hF3C0;
defparam \cpu|sr2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \cpu|sr2|q[13]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \cpu|alu|Selector3~0 (
// Equation(s):
// \cpu|alu|Selector3~0_combout  = (\cpu|alu|WideNor9~combout  & (\cpu|pc1|q [12] & ((\cpu|alu|q[12]~2_combout )))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ) # ((\cpu|pc1|q [12] & \cpu|alu|q[12]~2_combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|pc1|q [12]),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector3~0 .lut_mask = 16'hDC50;
defparam \cpu|alu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \cpu|alu|Selector3~2 (
// Equation(s):
// \cpu|alu|Selector3~2_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~24_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|Selector3~1_combout ),
	.datac(\cpu|alu|Add2~24_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector3~2 .lut_mask = 16'hCCFC;
defparam \cpu|alu|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \cpu|alu|Selector3~3 (
// Equation(s):
// \cpu|alu|Selector3~3_combout  = (\cpu|alu|Selector3~0_combout ) # ((\cpu|alu|Selector3~2_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~57_combout )))

	.dataa(\cpu|alu|Selector3~0_combout ),
	.datab(\cpu|alu|q[12]~1_combout ),
	.datac(\cpu|alu|Selector3~2_combout ),
	.datad(\cpu|alu|Add0~57_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector3~3 .lut_mask = 16'hFEFA;
defparam \cpu|alu|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \cpu|alu|q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[12] .is_wysiwyg = "true";
defparam \cpu|alu|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cycloneive_lcell_comb \cpu|regfile|q0~0 (
// Equation(s):
// \cpu|regfile|q0~0_combout  = (\cpu|regfile|always0~1_combout  & (\cpu|dr|q [12])) # (!\cpu|regfile|always0~1_combout  & ((\cpu|alu|q [12])))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(\cpu|dr|q [12]),
	.datac(gnd),
	.datad(\cpu|alu|q [12]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~0 .lut_mask = 16'hDD88;
defparam \cpu|regfile|q0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \cpu|regfile|q7[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~0_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[12] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneive_lcell_comb \cpu|sr2|Mux3~0 (
// Equation(s):
// \cpu|sr2|Mux3~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [12]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [12] & !\cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q6 [12]),
	.datab(\cpu|regfile|q4 [12]),
	.datac(\cpu|ir|q [6]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux3~0 .lut_mask = 16'hF0AC;
defparam \cpu|sr2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneive_lcell_comb \cpu|sr2|Mux3~1 (
// Equation(s):
// \cpu|sr2|Mux3~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux3~0_combout  & (\cpu|regfile|q7 [12])) # (!\cpu|sr2|Mux3~0_combout  & ((\cpu|regfile|q5 [12]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux3~0_combout ))))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|regfile|q7 [12]),
	.datac(\cpu|regfile|q5 [12]),
	.datad(\cpu|sr2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux3~1 .lut_mask = 16'hDDA0;
defparam \cpu|sr2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N0
cycloneive_lcell_comb \cpu|sr2|Mux3~2 (
// Equation(s):
// \cpu|sr2|Mux3~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & ((\cpu|regfile|q1 [12]))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [12]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q0 [12]),
	.datac(\cpu|regfile|q1 [12]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux3~2 .lut_mask = 16'hFA44;
defparam \cpu|sr2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneive_lcell_comb \cpu|sr2|Mux3~3 (
// Equation(s):
// \cpu|sr2|Mux3~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux3~2_combout  & (\cpu|regfile|q3 [12])) # (!\cpu|sr2|Mux3~2_combout  & ((\cpu|regfile|q2 [12]))))) # (!\cpu|ir|q [6] & (\cpu|sr2|Mux3~2_combout ))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|sr2|Mux3~2_combout ),
	.datac(\cpu|regfile|q3 [12]),
	.datad(\cpu|regfile|q2 [12]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux3~3 .lut_mask = 16'hE6C4;
defparam \cpu|sr2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \cpu|sr2|Mux3~4 (
// Equation(s):
// \cpu|sr2|Mux3~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux3~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux3~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux3~1_combout ),
	.datad(\cpu|sr2|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux3~4 .lut_mask = 16'hF3C0;
defparam \cpu|sr2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \cpu|sr2|q[12]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \cpu|alu|Selector4~1 (
// Equation(s):
// \cpu|alu|Selector4~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [11]) # ((\cpu|alu|Add2~22_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|q[12]~2_combout  & (((\cpu|alu|Add2~22_combout  & !\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|pc1|q [11]),
	.datac(\cpu|alu|Add2~22_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector4~1 .lut_mask = 16'h88F8;
defparam \cpu|alu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \cpu|alu|Selector4~0 (
// Equation(s):
// \cpu|alu|Selector4~0_combout  = (\cpu|alu|Selector3~1_combout ) # ((!\cpu|alu|WideNor9~combout  & \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|alu|Selector3~1_combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|alu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector4~0 .lut_mask = 16'hDCDC;
defparam \cpu|alu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \cpu|alu|Selector4~2 (
// Equation(s):
// \cpu|alu|Selector4~2_combout  = (\cpu|alu|Selector4~1_combout ) # ((\cpu|alu|Selector4~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~55_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector4~1_combout ),
	.datac(\cpu|alu|Selector4~0_combout ),
	.datad(\cpu|alu|Add0~55_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector4~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \cpu|alu|q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[11] .is_wysiwyg = "true";
defparam \cpu|alu|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cycloneive_lcell_comb \cpu|regfile|q0~9 (
// Equation(s):
// \cpu|regfile|q0~9_combout  = (\cpu|regfile|always0~1_combout  & (\cpu|dr|q [11])) # (!\cpu|regfile|always0~1_combout  & ((\cpu|alu|q [11])))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(\cpu|dr|q [11]),
	.datac(gnd),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~9 .lut_mask = 16'hDD88;
defparam \cpu|regfile|q0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N3
dffeas \cpu|regfile|q7[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q0~9_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[11] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneive_lcell_comb \cpu|sr1|Mux4~0 (
// Equation(s):
// \cpu|sr1|Mux4~0_combout  = (\cpu|ir|q [8] & (\cpu|ir|q [9])) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & (\cpu|regfile|q6 [11])) # (!\cpu|ir|q [9] & ((\cpu|regfile|q4 [11])))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|regfile|q6 [11]),
	.datad(\cpu|regfile|q4 [11]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux4~0 .lut_mask = 16'hD9C8;
defparam \cpu|sr1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneive_lcell_comb \cpu|sr1|Mux4~1 (
// Equation(s):
// \cpu|sr1|Mux4~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux4~0_combout  & (\cpu|regfile|q7 [11])) # (!\cpu|sr1|Mux4~0_combout  & ((\cpu|regfile|q5 [11]))))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux4~0_combout ))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q5 [11]),
	.datac(\cpu|ir|q [8]),
	.datad(\cpu|sr1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux4~1 .lut_mask = 16'hAFC0;
defparam \cpu|sr1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \cpu|sr1|Mux4~2 (
// Equation(s):
// \cpu|sr1|Mux4~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & (\cpu|regfile|q1 [11])) # (!\cpu|ir|q [8] & ((\cpu|regfile|q0 [11])))))

	.dataa(\cpu|regfile|q1 [11]),
	.datab(\cpu|regfile|q0 [11]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux4~2 .lut_mask = 16'hFA0C;
defparam \cpu|sr1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneive_lcell_comb \cpu|sr1|Mux4~3 (
// Equation(s):
// \cpu|sr1|Mux4~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux4~2_combout  & (\cpu|regfile|q3 [11])) # (!\cpu|sr1|Mux4~2_combout  & ((\cpu|regfile|q2 [11]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux4~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [11]),
	.datac(\cpu|regfile|q2 [11]),
	.datad(\cpu|sr1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux4~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneive_lcell_comb \cpu|sr1|Mux4~4 (
// Equation(s):
// \cpu|sr1|Mux4~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux4~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux4~3_combout )))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux4~1_combout ),
	.datac(gnd),
	.datad(\cpu|sr1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux4~4 .lut_mask = 16'hDD88;
defparam \cpu|sr1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \cpu|alu|Selector5~0 (
// Equation(s):
// \cpu|alu|Selector5~0_combout  = (\cpu|alu|WideNor9~combout  & (\cpu|pc1|q [10] & ((\cpu|alu|q[12]~2_combout )))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ) # ((\cpu|pc1|q [10] & \cpu|alu|q[12]~2_combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|pc1|q [10]),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector5~0 .lut_mask = 16'hDC50;
defparam \cpu|alu|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \cpu|alu|Selector5~1 (
// Equation(s):
// \cpu|alu|Selector5~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((!\cpu|alu|q[12]~3_combout  & \cpu|alu|Add2~20_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|q[12]~3_combout ),
	.datac(\cpu|alu|Selector3~1_combout ),
	.datad(\cpu|alu|Add2~20_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector5~1 .lut_mask = 16'hF3F0;
defparam \cpu|alu|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \cpu|alu|Selector5~2 (
// Equation(s):
// \cpu|alu|Selector5~2_combout  = (\cpu|alu|Selector5~0_combout ) # ((\cpu|alu|Selector5~1_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~53_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector5~0_combout ),
	.datac(\cpu|alu|Add0~53_combout ),
	.datad(\cpu|alu|Selector5~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector5~2 .lut_mask = 16'hFFEC;
defparam \cpu|alu|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \cpu|alu|q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[10] .is_wysiwyg = "true";
defparam \cpu|alu|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cycloneive_lcell_comb \cpu|regfile|q0~8 (
// Equation(s):
// \cpu|regfile|q0~8_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [10]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [10]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(\cpu|alu|q [10]),
	.datac(\cpu|dr|q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~8 .lut_mask = 16'hE4E4;
defparam \cpu|regfile|q0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \cpu|regfile|q5[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~8_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[10] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneive_lcell_comb \cpu|sr1|Mux5~0 (
// Equation(s):
// \cpu|sr1|Mux5~0_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & (\cpu|regfile|q6 [10])) # (!\cpu|ir|q [9] & ((\cpu|regfile|q4 [10])))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q4 [10]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux5~0 .lut_mask = 16'hEE50;
defparam \cpu|sr1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneive_lcell_comb \cpu|sr1|Mux5~1 (
// Equation(s):
// \cpu|sr1|Mux5~1_combout  = (\cpu|sr1|Mux5~0_combout  & (((\cpu|regfile|q7 [10]) # (!\cpu|ir|q [8])))) # (!\cpu|sr1|Mux5~0_combout  & (\cpu|regfile|q5 [10] & (\cpu|ir|q [8])))

	.dataa(\cpu|regfile|q5 [10]),
	.datab(\cpu|sr1|Mux5~0_combout ),
	.datac(\cpu|ir|q [8]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux5~1 .lut_mask = 16'hEC2C;
defparam \cpu|sr1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \cpu|sr1|Mux5~2 (
// Equation(s):
// \cpu|sr1|Mux5~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [10]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [10]))))

	.dataa(\cpu|regfile|q0 [10]),
	.datab(\cpu|regfile|q1 [10]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux5~2 .lut_mask = 16'hFC0A;
defparam \cpu|sr1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneive_lcell_comb \cpu|sr1|Mux5~3 (
// Equation(s):
// \cpu|sr1|Mux5~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux5~2_combout  & (\cpu|regfile|q3 [10])) # (!\cpu|sr1|Mux5~2_combout  & ((\cpu|regfile|q2 [10]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux5~2_combout ))))

	.dataa(\cpu|regfile|q3 [10]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|sr1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux5~3 .lut_mask = 16'hBBC0;
defparam \cpu|sr1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneive_lcell_comb \cpu|sr1|Mux5~4 (
// Equation(s):
// \cpu|sr1|Mux5~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux5~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux5~3_combout )))

	.dataa(\cpu|sr1|Mux5~1_combout ),
	.datab(gnd),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|sr1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux5~4 .lut_mask = 16'hAFA0;
defparam \cpu|sr1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \cpu|alu|Selector6~0 (
// Equation(s):
// \cpu|alu|Selector6~0_combout  = (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT9  & (((\cpu|pc1|q [9] & \cpu|alu|q[12]~2_combout )) # (!\cpu|alu|WideNor9~combout ))) # (!\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT9  & (\cpu|pc1|q [9] & 
// ((\cpu|alu|q[12]~2_combout ))))

	.dataa(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\cpu|pc1|q [9]),
	.datac(\cpu|alu|WideNor9~combout ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector6~0 .lut_mask = 16'hCE0A;
defparam \cpu|alu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \cpu|alu|Selector6~2 (
// Equation(s):
// \cpu|alu|Selector6~2_combout  = (\cpu|alu|Selector6~1_combout ) # ((\cpu|alu|Selector6~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~51_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector6~1_combout ),
	.datac(\cpu|alu|Selector6~0_combout ),
	.datad(\cpu|alu|Add0~51_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector6~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \cpu|alu|q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[9] .is_wysiwyg = "true";
defparam \cpu|alu|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cycloneive_lcell_comb \cpu|regfile|q0~7 (
// Equation(s):
// \cpu|regfile|q0~7_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [9]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [9]))

	.dataa(gnd),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|regfile|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~7 .lut_mask = 16'hF0CC;
defparam \cpu|regfile|q0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \cpu|regfile|q6[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~7_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q6[9] .is_wysiwyg = "true";
defparam \cpu|regfile|q6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneive_lcell_comb \cpu|sr2|Mux6~0 (
// Equation(s):
// \cpu|sr2|Mux6~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [9]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [9] & !\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q6 [9]),
	.datac(\cpu|regfile|q4 [9]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux6~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneive_lcell_comb \cpu|sr2|Mux6~1 (
// Equation(s):
// \cpu|sr2|Mux6~1_combout  = (\cpu|sr2|Mux6~0_combout  & (((\cpu|regfile|q7 [9]) # (!\cpu|ir|q [5])))) # (!\cpu|sr2|Mux6~0_combout  & (\cpu|regfile|q5 [9] & ((\cpu|ir|q [5]))))

	.dataa(\cpu|sr2|Mux6~0_combout ),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux6~1 .lut_mask = 16'hE4AA;
defparam \cpu|sr2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \cpu|sr2|Mux6~2 (
// Equation(s):
// \cpu|sr2|Mux6~2_combout  = (\cpu|ir|q [5] & ((\cpu|ir|q [6]) # ((\cpu|regfile|q1 [9])))) # (!\cpu|ir|q [5] & (!\cpu|ir|q [6] & (\cpu|regfile|q0 [9])))

	.dataa(\cpu|ir|q [5]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q0 [9]),
	.datad(\cpu|regfile|q1 [9]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux6~2 .lut_mask = 16'hBA98;
defparam \cpu|sr2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cycloneive_lcell_comb \cpu|sr2|Mux6~3 (
// Equation(s):
// \cpu|sr2|Mux6~3_combout  = (\cpu|sr2|Mux6~2_combout  & (((\cpu|regfile|q3 [9]) # (!\cpu|ir|q [6])))) # (!\cpu|sr2|Mux6~2_combout  & (\cpu|regfile|q2 [9] & ((\cpu|ir|q [6]))))

	.dataa(\cpu|sr2|Mux6~2_combout ),
	.datab(\cpu|regfile|q2 [9]),
	.datac(\cpu|regfile|q3 [9]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux6~3 .lut_mask = 16'hE4AA;
defparam \cpu|sr2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneive_lcell_comb \cpu|sr2|Mux6~4 (
// Equation(s):
// \cpu|sr2|Mux6~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux6~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux6~3_combout )))

	.dataa(\cpu|sr2|Mux6~1_combout ),
	.datab(gnd),
	.datac(\cpu|sr2|Mux6~3_combout ),
	.datad(\cpu|ir|q [7]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux6~4 .lut_mask = 16'hAAF0;
defparam \cpu|sr2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \cpu|sr2|q[9]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr2|Mux6~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \cpu|alu|Selector7~1 (
// Equation(s):
// \cpu|alu|Selector7~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~16_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(\cpu|alu|Add2~16_combout ),
	.datab(gnd),
	.datac(\cpu|alu|Selector3~1_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector7~1 .lut_mask = 16'hF0FA;
defparam \cpu|alu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \cpu|alu|Selector7~0 (
// Equation(s):
// \cpu|alu|Selector7~0_combout  = (\cpu|alu|WideNor9~combout  & (((\cpu|pc1|q [8] & \cpu|alu|q[12]~2_combout )))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ) # ((\cpu|pc1|q [8] & \cpu|alu|q[12]~2_combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(\cpu|pc1|q [8]),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector7~0 .lut_mask = 16'hF444;
defparam \cpu|alu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \cpu|alu|Selector7~2 (
// Equation(s):
// \cpu|alu|Selector7~2_combout  = (\cpu|alu|Selector7~1_combout ) # ((\cpu|alu|Selector7~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~49_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector7~1_combout ),
	.datac(\cpu|alu|Selector7~0_combout ),
	.datad(\cpu|alu|Add0~49_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector7~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \cpu|alu|q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[8] .is_wysiwyg = "true";
defparam \cpu|alu|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cycloneive_lcell_comb \cpu|regfile|q0~6 (
// Equation(s):
// \cpu|regfile|q0~6_combout  = (\cpu|regfile|always0~1_combout  & (\cpu|dr|q [8])) # (!\cpu|regfile|always0~1_combout  & ((\cpu|alu|q [8])))

	.dataa(gnd),
	.datab(\cpu|dr|q [8]),
	.datac(\cpu|alu|q [8]),
	.datad(\cpu|regfile|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~6 .lut_mask = 16'hCCF0;
defparam \cpu|regfile|q0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \cpu|regfile|q5[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~6_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q5[8] .is_wysiwyg = "true";
defparam \cpu|regfile|q5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneive_lcell_comb \cpu|sr1|Mux7~0 (
// Equation(s):
// \cpu|sr1|Mux7~0_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & ((\cpu|regfile|q6 [8]))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [8]))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q4 [8]),
	.datac(\cpu|regfile|q6 [8]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux7~0 .lut_mask = 16'hFA44;
defparam \cpu|sr1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneive_lcell_comb \cpu|sr1|Mux7~1 (
// Equation(s):
// \cpu|sr1|Mux7~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux7~0_combout  & ((\cpu|regfile|q7 [8]))) # (!\cpu|sr1|Mux7~0_combout  & (\cpu|regfile|q5 [8])))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux7~0_combout ))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|ir|q [8]),
	.datad(\cpu|sr1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux7~1 .lut_mask = 16'hCFA0;
defparam \cpu|sr1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \cpu|sr1|Mux7~2 (
// Equation(s):
// \cpu|sr1|Mux7~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & (\cpu|regfile|q1 [8])) # (!\cpu|ir|q [8] & ((\cpu|regfile|q0 [8])))))

	.dataa(\cpu|regfile|q1 [8]),
	.datab(\cpu|regfile|q0 [8]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux7~2 .lut_mask = 16'hFA0C;
defparam \cpu|sr1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneive_lcell_comb \cpu|sr1|Mux7~3 (
// Equation(s):
// \cpu|sr1|Mux7~3_combout  = (\cpu|sr1|Mux7~2_combout  & ((\cpu|regfile|q3 [8]) # ((!\cpu|ir|q [9])))) # (!\cpu|sr1|Mux7~2_combout  & (((\cpu|regfile|q2 [8] & \cpu|ir|q [9]))))

	.dataa(\cpu|sr1|Mux7~2_combout ),
	.datab(\cpu|regfile|q3 [8]),
	.datac(\cpu|regfile|q2 [8]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux7~3 .lut_mask = 16'hD8AA;
defparam \cpu|sr1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \cpu|sr1|Mux7~4 (
// Equation(s):
// \cpu|sr1|Mux7~4_combout  = (\cpu|ir|q [10] & (\cpu|sr1|Mux7~1_combout )) # (!\cpu|ir|q [10] & ((\cpu|sr1|Mux7~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir|q [10]),
	.datac(\cpu|sr1|Mux7~1_combout ),
	.datad(\cpu|sr1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux7~4 .lut_mask = 16'hF3C0;
defparam \cpu|sr1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \cpu|alu|Selector9~0 (
// Equation(s):
// \cpu|alu|Selector9~0_combout  = (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT6  & (((\cpu|irp1|q [6] & !\cpu|alu|WideNor4~combout )) # (!\cpu|alu|WideNor9~combout ))) # (!\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT6  & (\cpu|irp1|q [6] & 
// ((!\cpu|alu|WideNor4~combout ))))

	.dataa(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\cpu|irp1|q [6]),
	.datac(\cpu|alu|WideNor9~combout ),
	.datad(\cpu|alu|WideNor4~combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector9~0 .lut_mask = 16'h0ACE;
defparam \cpu|alu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \cpu|alu|Selector9~1 (
// Equation(s):
// \cpu|alu|Selector9~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [6]) # ((\cpu|alu|Add2~12_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|q[12]~2_combout  & (((\cpu|alu|Add2~12_combout  & !\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|pc1|q [6]),
	.datac(\cpu|alu|Add2~12_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector9~1 .lut_mask = 16'h88F8;
defparam \cpu|alu|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \cpu|alu|Selector9~2 (
// Equation(s):
// \cpu|alu|Selector9~2_combout  = (\cpu|alu|Selector9~0_combout ) # ((\cpu|alu|Selector9~1_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~45_combout )))

	.dataa(\cpu|alu|Selector9~0_combout ),
	.datab(\cpu|alu|q[12]~1_combout ),
	.datac(\cpu|alu|Add0~45_combout ),
	.datad(\cpu|alu|Selector9~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector9~2 .lut_mask = 16'hFFEA;
defparam \cpu|alu|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \cpu|alu|q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[6] .is_wysiwyg = "true";
defparam \cpu|alu|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneive_lcell_comb \cpu|regfile|q0~12 (
// Equation(s):
// \cpu|regfile|q0~12_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [6]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [6]))

	.dataa(\cpu|alu|q [6]),
	.datab(gnd),
	.datac(\cpu|dr|q [6]),
	.datad(\cpu|regfile|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~12 .lut_mask = 16'hF0AA;
defparam \cpu|regfile|q0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \cpu|regfile|q2[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~12_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[6] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \cpu|sr1|Mux9~2 (
// Equation(s):
// \cpu|sr1|Mux9~2_combout  = (\cpu|ir|q [8] & (((\cpu|regfile|q1 [6]) # (\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [6] & ((!\cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q0 [6]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux9~2 .lut_mask = 16'hCCE2;
defparam \cpu|sr1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneive_lcell_comb \cpu|sr1|Mux9~3 (
// Equation(s):
// \cpu|sr1|Mux9~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux9~2_combout  & ((\cpu|regfile|q3 [6]))) # (!\cpu|sr1|Mux9~2_combout  & (\cpu|regfile|q2 [6])))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux9~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q2 [6]),
	.datac(\cpu|regfile|q3 [6]),
	.datad(\cpu|sr1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux9~3 .lut_mask = 16'hF588;
defparam \cpu|sr1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \cpu|sr1|Mux9~0 (
// Equation(s):
// \cpu|sr1|Mux9~0_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & (\cpu|regfile|q6 [6])) # (!\cpu|ir|q [9] & ((\cpu|regfile|q4 [6])))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|regfile|q4 [6]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux9~0 .lut_mask = 16'hE5E0;
defparam \cpu|sr1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \cpu|sr1|Mux9~1 (
// Equation(s):
// \cpu|sr1|Mux9~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux9~0_combout  & (\cpu|regfile|q7 [6])) # (!\cpu|sr1|Mux9~0_combout  & ((\cpu|regfile|q5 [6]))))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux9~0_combout ))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|sr1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux9~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneive_lcell_comb \cpu|sr1|Mux9~4 (
// Equation(s):
// \cpu|sr1|Mux9~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux9~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux9~3_combout ))

	.dataa(gnd),
	.datab(\cpu|sr1|Mux9~3_combout ),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|sr1|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux9~4 .lut_mask = 16'hFC0C;
defparam \cpu|sr1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \cpu|alu|Selector10~0 (
// Equation(s):
// \cpu|alu|Selector10~0_combout  = (\cpu|alu|WideNor4~combout  & (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT5 )))) # (!\cpu|alu|WideNor4~combout  & ((\cpu|irp1|q [5]) # ((!\cpu|alu|WideNor9~combout  & 
// \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\cpu|alu|WideNor4~combout ),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|irp1|q [5]),
	.datad(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.cin(gnd),
	.combout(\cpu|alu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector10~0 .lut_mask = 16'h7350;
defparam \cpu|alu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \cpu|alu|Selector10~1 (
// Equation(s):
// \cpu|alu|Selector10~1_combout  = (\cpu|alu|Add2~10_combout  & (((\cpu|pc1|q [5] & \cpu|alu|q[12]~2_combout )) # (!\cpu|alu|q[12]~3_combout ))) # (!\cpu|alu|Add2~10_combout  & (((\cpu|pc1|q [5] & \cpu|alu|q[12]~2_combout ))))

	.dataa(\cpu|alu|Add2~10_combout ),
	.datab(\cpu|alu|q[12]~3_combout ),
	.datac(\cpu|pc1|q [5]),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector10~1 .lut_mask = 16'hF222;
defparam \cpu|alu|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \cpu|alu|Selector10~2 (
// Equation(s):
// \cpu|alu|Selector10~2_combout  = (\cpu|alu|Selector10~0_combout ) # ((\cpu|alu|Selector10~1_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~43_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector10~0_combout ),
	.datac(\cpu|alu|Add0~43_combout ),
	.datad(\cpu|alu|Selector10~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector10~2 .lut_mask = 16'hFFEC;
defparam \cpu|alu|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \cpu|alu|q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[5] .is_wysiwyg = "true";
defparam \cpu|alu|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneive_lcell_comb \cpu|regfile|q0~11 (
// Equation(s):
// \cpu|regfile|q0~11_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [5]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [5]))

	.dataa(\cpu|alu|q [5]),
	.datab(\cpu|regfile|always0~1_combout ),
	.datac(gnd),
	.datad(\cpu|dr|q [5]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~11 .lut_mask = 16'hEE22;
defparam \cpu|regfile|q0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \cpu|regfile|q2[5]~feeder (
// Equation(s):
// \cpu|regfile|q2[5]~feeder_combout  = \cpu|regfile|q0~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q2[5]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \cpu|regfile|q2[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[5] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \cpu|sr1|Mux10~2 (
// Equation(s):
// \cpu|sr1|Mux10~2_combout  = (\cpu|ir|q [8] & (((\cpu|regfile|q1 [5]) # (\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [5] & ((!\cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(\cpu|regfile|q1 [5]),
	.datac(\cpu|ir|q [8]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux10~2 .lut_mask = 16'hF0CA;
defparam \cpu|sr1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \cpu|sr1|Mux10~3 (
// Equation(s):
// \cpu|sr1|Mux10~3_combout  = (\cpu|sr1|Mux10~2_combout  & (((\cpu|regfile|q3 [5]) # (!\cpu|ir|q [9])))) # (!\cpu|sr1|Mux10~2_combout  & (\cpu|regfile|q2 [5] & ((\cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|sr1|Mux10~2_combout ),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux10~3 .lut_mask = 16'hE2CC;
defparam \cpu|sr1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \cpu|sr1|Mux10~0 (
// Equation(s):
// \cpu|sr1|Mux10~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [5]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [5] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|regfile|q4 [5]),
	.datab(\cpu|regfile|q6 [5]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux10~0 .lut_mask = 16'hF0CA;
defparam \cpu|sr1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cycloneive_lcell_comb \cpu|sr1|Mux10~1 (
// Equation(s):
// \cpu|sr1|Mux10~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux10~0_combout  & ((\cpu|regfile|q7 [5]))) # (!\cpu|sr1|Mux10~0_combout  & (\cpu|regfile|q5 [5])))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux10~0_combout ))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q5 [5]),
	.datac(\cpu|sr1|Mux10~0_combout ),
	.datad(\cpu|regfile|q7 [5]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux10~1 .lut_mask = 16'hF858;
defparam \cpu|sr1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \cpu|sr1|Mux10~4 (
// Equation(s):
// \cpu|sr1|Mux10~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux10~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [10]),
	.datac(\cpu|sr1|Mux10~3_combout ),
	.datad(\cpu|sr1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux10~4 .lut_mask = 16'hFC30;
defparam \cpu|sr1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \cpu|alu|Selector11~0 (
// Equation(s):
// \cpu|alu|Selector11~0_combout  = (\cpu|irp1|q [4] & (((!\cpu|alu|WideNor9~combout  & \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT4 )) # (!\cpu|alu|WideNor4~combout ))) # (!\cpu|irp1|q [4] & (!\cpu|alu|WideNor9~combout  & 
// (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT4 )))

	.dataa(\cpu|irp1|q [4]),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datad(\cpu|alu|WideNor4~combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector11~0 .lut_mask = 16'h30BA;
defparam \cpu|alu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \cpu|alu|Selector11~1 (
// Equation(s):
// \cpu|alu|Selector11~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [4]) # ((\cpu|alu|Add2~8_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|q[12]~2_combout  & (\cpu|alu|Add2~8_combout  & ((!\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|alu|Add2~8_combout ),
	.datac(\cpu|pc1|q [4]),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector11~1 .lut_mask = 16'hA0EC;
defparam \cpu|alu|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \cpu|alu|Selector11~2 (
// Equation(s):
// \cpu|alu|Selector11~2_combout  = (\cpu|alu|Selector11~0_combout ) # ((\cpu|alu|Selector11~1_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~41_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector11~0_combout ),
	.datac(\cpu|alu|Selector11~1_combout ),
	.datad(\cpu|alu|Add0~41_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector11~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \cpu|alu|q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[4] .is_wysiwyg = "true";
defparam \cpu|alu|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \cpu|regfile|q0~10 (
// Equation(s):
// \cpu|regfile|q0~10_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [4]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [4]))

	.dataa(\cpu|alu|q [4]),
	.datab(\cpu|regfile|always0~1_combout ),
	.datac(gnd),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~10 .lut_mask = 16'hEE22;
defparam \cpu|regfile|q0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \cpu|regfile|q3[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~10_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[4] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneive_lcell_comb \cpu|sr1|Mux11~2 (
// Equation(s):
// \cpu|sr1|Mux11~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [4]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [4]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|regfile|q1 [4]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux11~2 .lut_mask = 16'hFC22;
defparam \cpu|sr1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \cpu|sr1|Mux11~3 (
// Equation(s):
// \cpu|sr1|Mux11~3_combout  = (\cpu|sr1|Mux11~2_combout  & ((\cpu|regfile|q3 [4]) # ((!\cpu|ir|q [9])))) # (!\cpu|sr1|Mux11~2_combout  & (((\cpu|regfile|q2 [4] & \cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q3 [4]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|sr1|Mux11~2_combout ),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux11~3 .lut_mask = 16'hACF0;
defparam \cpu|sr1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \cpu|sr1|Mux11~0 (
// Equation(s):
// \cpu|sr1|Mux11~0_combout  = (\cpu|ir|q [9] & ((\cpu|regfile|q6 [4]) # ((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (((\cpu|regfile|q4 [4] & !\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q6 [4]),
	.datac(\cpu|regfile|q4 [4]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux11~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \cpu|sr1|Mux11~1 (
// Equation(s):
// \cpu|sr1|Mux11~1_combout  = (\cpu|ir|q [8] & ((\cpu|sr1|Mux11~0_combout  & (\cpu|regfile|q7 [4])) # (!\cpu|sr1|Mux11~0_combout  & ((\cpu|regfile|q5 [4]))))) # (!\cpu|ir|q [8] & (((\cpu|sr1|Mux11~0_combout ))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q7 [4]),
	.datac(\cpu|sr1|Mux11~0_combout ),
	.datad(\cpu|regfile|q5 [4]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux11~1 .lut_mask = 16'hDAD0;
defparam \cpu|sr1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cycloneive_lcell_comb \cpu|sr1|Mux11~4 (
// Equation(s):
// \cpu|sr1|Mux11~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux11~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux11~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(gnd),
	.datac(\cpu|sr1|Mux11~3_combout ),
	.datad(\cpu|sr1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux11~4 .lut_mask = 16'hFA50;
defparam \cpu|sr1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneive_lcell_comb \cpu|alu|Selector12~0 (
// Equation(s):
// \cpu|alu|Selector12~0_combout  = (\cpu|alu|WideNor9~combout  & (\cpu|irp1|q [3] & (!\cpu|alu|WideNor4~combout ))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ) # ((\cpu|irp1|q [3] & !\cpu|alu|WideNor4~combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|irp1|q [3]),
	.datac(\cpu|alu|WideNor4~combout ),
	.datad(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\cpu|alu|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector12~0 .lut_mask = 16'h5D0C;
defparam \cpu|alu|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneive_lcell_comb \cpu|alu|Selector12~2 (
// Equation(s):
// \cpu|alu|Selector12~2_combout  = (\cpu|alu|Selector12~1_combout ) # ((\cpu|alu|Selector12~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~39_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector12~1_combout ),
	.datac(\cpu|alu|Selector12~0_combout ),
	.datad(\cpu|alu|Add0~39_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector12~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N15
dffeas \cpu|alu|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[3] .is_wysiwyg = "true";
defparam \cpu|alu|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneive_lcell_comb \cpu|regfile|q0~17 (
// Equation(s):
// \cpu|regfile|q0~17_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [3]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [3]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|dr|q [3]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~17 .lut_mask = 16'hFA50;
defparam \cpu|regfile|q0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cycloneive_lcell_comb \cpu|regfile|q3[3]~feeder (
// Equation(s):
// \cpu|regfile|q3[3]~feeder_combout  = \cpu|regfile|q0~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q3[3]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \cpu|regfile|q3[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[3] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneive_lcell_comb \cpu|sr1|Mux12~2 (
// Equation(s):
// \cpu|sr1|Mux12~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & ((\cpu|regfile|q1 [3]))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [3]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q0 [3]),
	.datac(\cpu|regfile|q1 [3]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux12~2 .lut_mask = 16'hFA44;
defparam \cpu|sr1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneive_lcell_comb \cpu|sr1|Mux12~3 (
// Equation(s):
// \cpu|sr1|Mux12~3_combout  = (\cpu|sr1|Mux12~2_combout  & ((\cpu|regfile|q3 [3]) # ((!\cpu|ir|q [9])))) # (!\cpu|sr1|Mux12~2_combout  & (((\cpu|regfile|q2 [3] & \cpu|ir|q [9]))))

	.dataa(\cpu|regfile|q3 [3]),
	.datab(\cpu|sr1|Mux12~2_combout ),
	.datac(\cpu|regfile|q2 [3]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux12~3 .lut_mask = 16'hB8CC;
defparam \cpu|sr1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneive_lcell_comb \cpu|sr1|Mux12~0 (
// Equation(s):
// \cpu|sr1|Mux12~0_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & (\cpu|regfile|q6 [3])) # (!\cpu|ir|q [9] & ((\cpu|regfile|q4 [3])))))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q4 [3]),
	.datac(\cpu|ir|q [8]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux12~0 .lut_mask = 16'hFA0C;
defparam \cpu|sr1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneive_lcell_comb \cpu|sr1|Mux12~1 (
// Equation(s):
// \cpu|sr1|Mux12~1_combout  = (\cpu|sr1|Mux12~0_combout  & (((\cpu|regfile|q7 [3])) # (!\cpu|ir|q [8]))) # (!\cpu|sr1|Mux12~0_combout  & (\cpu|ir|q [8] & ((\cpu|regfile|q5 [3]))))

	.dataa(\cpu|sr1|Mux12~0_combout ),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q5 [3]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux12~1 .lut_mask = 16'hE6A2;
defparam \cpu|sr1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneive_lcell_comb \cpu|sr1|Mux12~4 (
// Equation(s):
// \cpu|sr1|Mux12~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux12~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux12~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(gnd),
	.datac(\cpu|sr1|Mux12~3_combout ),
	.datad(\cpu|sr1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux12~4 .lut_mask = 16'hFA50;
defparam \cpu|sr1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneive_lcell_comb \cpu|alu|Selector13~0 (
// Equation(s):
// \cpu|alu|Selector13~0_combout  = (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT2  & (((\cpu|irp1|q [2] & !\cpu|alu|WideNor4~combout )) # (!\cpu|alu|WideNor9~combout ))) # (!\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT2  & (\cpu|irp1|q [2] & 
// (!\cpu|alu|WideNor4~combout )))

	.dataa(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\cpu|irp1|q [2]),
	.datac(\cpu|alu|WideNor4~combout ),
	.datad(\cpu|alu|WideNor9~combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector13~0 .lut_mask = 16'h0CAE;
defparam \cpu|alu|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \cpu|alu|Selector13~2 (
// Equation(s):
// \cpu|alu|Selector13~2_combout  = (\cpu|alu|Selector13~1_combout ) # ((\cpu|alu|Selector13~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~37_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector13~1_combout ),
	.datac(\cpu|alu|Selector13~0_combout ),
	.datad(\cpu|alu|Add0~37_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector13~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \cpu|alu|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[2] .is_wysiwyg = "true";
defparam \cpu|alu|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \cpu|regfile|q0~16 (
// Equation(s):
// \cpu|regfile|q0~16_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [2]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [2]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|q [2]),
	.datad(\cpu|dr|q [2]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~16 .lut_mask = 16'hFA50;
defparam \cpu|regfile|q0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \cpu|regfile|q3[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~16_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[2] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cycloneive_lcell_comb \cpu|sr1|Mux13~2 (
// Equation(s):
// \cpu|sr1|Mux13~2_combout  = (\cpu|ir|q [9] & (((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [8] & (\cpu|regfile|q1 [2])) # (!\cpu|ir|q [8] & ((\cpu|regfile|q0 [2])))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux13~2 .lut_mask = 16'hEE50;
defparam \cpu|sr1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneive_lcell_comb \cpu|sr1|Mux13~3 (
// Equation(s):
// \cpu|sr1|Mux13~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux13~2_combout  & (\cpu|regfile|q3 [2])) # (!\cpu|sr1|Mux13~2_combout  & ((\cpu|regfile|q2 [2]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux13~2_combout ))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q2 [2]),
	.datad(\cpu|sr1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux13~3 .lut_mask = 16'hDDA0;
defparam \cpu|sr1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneive_lcell_comb \cpu|sr1|Mux13~0 (
// Equation(s):
// \cpu|sr1|Mux13~0_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & ((\cpu|ir|q [9] & ((\cpu|regfile|q6 [2]))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [2]))))

	.dataa(\cpu|regfile|q4 [2]),
	.datab(\cpu|ir|q [8]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|ir|q [9]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux13~0 .lut_mask = 16'hFC22;
defparam \cpu|sr1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneive_lcell_comb \cpu|sr1|Mux13~1 (
// Equation(s):
// \cpu|sr1|Mux13~1_combout  = (\cpu|sr1|Mux13~0_combout  & (((\cpu|regfile|q7 [2]) # (!\cpu|ir|q [8])))) # (!\cpu|sr1|Mux13~0_combout  & (\cpu|regfile|q5 [2] & ((\cpu|ir|q [8]))))

	.dataa(\cpu|regfile|q5 [2]),
	.datab(\cpu|regfile|q7 [2]),
	.datac(\cpu|sr1|Mux13~0_combout ),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux13~1 .lut_mask = 16'hCAF0;
defparam \cpu|sr1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneive_lcell_comb \cpu|sr1|Mux13~4 (
// Equation(s):
// \cpu|sr1|Mux13~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux13~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux13~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(\cpu|sr1|Mux13~3_combout ),
	.datac(gnd),
	.datad(\cpu|sr1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux13~4 .lut_mask = 16'hEE44;
defparam \cpu|sr1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N2
cycloneive_lcell_comb \cpu|alu|Selector14~0 (
// Equation(s):
// \cpu|alu|Selector14~0_combout  = (\cpu|alu|WideNor9~combout  & (\cpu|irp1|q [1] & (!\cpu|alu|WideNor4~combout ))) # (!\cpu|alu|WideNor9~combout  & ((\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ) # ((\cpu|irp1|q [1] & !\cpu|alu|WideNor4~combout ))))

	.dataa(\cpu|alu|WideNor9~combout ),
	.datab(\cpu|irp1|q [1]),
	.datac(\cpu|alu|WideNor4~combout ),
	.datad(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.cin(gnd),
	.combout(\cpu|alu|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector14~0 .lut_mask = 16'h5D0C;
defparam \cpu|alu|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneive_lcell_comb \cpu|alu|Selector14~2 (
// Equation(s):
// \cpu|alu|Selector14~2_combout  = (\cpu|alu|Selector14~1_combout ) # ((\cpu|alu|Selector14~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~35_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector14~1_combout ),
	.datac(\cpu|alu|Add0~35_combout ),
	.datad(\cpu|alu|Selector14~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector14~2 .lut_mask = 16'hFFEC;
defparam \cpu|alu|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N27
dffeas \cpu|alu|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[1] .is_wysiwyg = "true";
defparam \cpu|alu|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneive_lcell_comb \cpu|regfile|q0~15 (
// Equation(s):
// \cpu|regfile|q0~15_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [1]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [1]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|q [1]),
	.datad(\cpu|dr|q [1]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~15 .lut_mask = 16'hFA50;
defparam \cpu|regfile|q0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cycloneive_lcell_comb \cpu|regfile|q3[1]~feeder (
// Equation(s):
// \cpu|regfile|q3[1]~feeder_combout  = \cpu|regfile|q0~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~15_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q3[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \cpu|regfile|q3[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q3[1] .is_wysiwyg = "true";
defparam \cpu|regfile|q3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneive_lcell_comb \cpu|sr1|Mux14~2 (
// Equation(s):
// \cpu|sr1|Mux14~2_combout  = (\cpu|ir|q [8] & (((\cpu|ir|q [9]) # (\cpu|regfile|q1 [1])))) # (!\cpu|ir|q [8] & (\cpu|regfile|q0 [1] & (!\cpu|ir|q [9])))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|regfile|q1 [1]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux14~2 .lut_mask = 16'hAEA4;
defparam \cpu|sr1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneive_lcell_comb \cpu|sr1|Mux14~3 (
// Equation(s):
// \cpu|sr1|Mux14~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux14~2_combout  & (\cpu|regfile|q3 [1])) # (!\cpu|sr1|Mux14~2_combout  & ((\cpu|regfile|q2 [1]))))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux14~2_combout ))))

	.dataa(\cpu|regfile|q3 [1]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|sr1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux14~3 .lut_mask = 16'hBBC0;
defparam \cpu|sr1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneive_lcell_comb \cpu|sr1|Mux14~0 (
// Equation(s):
// \cpu|sr1|Mux14~0_combout  = (\cpu|ir|q [9] & ((\cpu|regfile|q6 [1]) # ((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (((\cpu|regfile|q4 [1] & !\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q4 [1]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux14~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneive_lcell_comb \cpu|sr1|Mux14~1 (
// Equation(s):
// \cpu|sr1|Mux14~1_combout  = (\cpu|sr1|Mux14~0_combout  & ((\cpu|regfile|q7 [1]) # ((!\cpu|ir|q [8])))) # (!\cpu|sr1|Mux14~0_combout  & (((\cpu|regfile|q5 [1] & \cpu|ir|q [8]))))

	.dataa(\cpu|regfile|q7 [1]),
	.datab(\cpu|sr1|Mux14~0_combout ),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux14~1 .lut_mask = 16'hB8CC;
defparam \cpu|sr1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneive_lcell_comb \cpu|sr1|Mux14~4 (
// Equation(s):
// \cpu|sr1|Mux14~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux14~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux14~3_combout ))

	.dataa(\cpu|ir|q [10]),
	.datab(gnd),
	.datac(\cpu|sr1|Mux14~3_combout ),
	.datad(\cpu|sr1|Mux14~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux14~4 .lut_mask = 16'hFA50;
defparam \cpu|sr1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \cpu|sr1|q[1]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \cpu|regfile|q0~14 (
// Equation(s):
// \cpu|regfile|q0~14_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [0]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [0]))

	.dataa(\cpu|regfile|always0~1_combout ),
	.datab(gnd),
	.datac(\cpu|alu|q [0]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~14 .lut_mask = 16'hFA50;
defparam \cpu|regfile|q0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \cpu|regfile|q7[0]~feeder (
// Equation(s):
// \cpu|regfile|q7[0]~feeder_combout  = \cpu|regfile|q0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0~14_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q7[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|regfile|q7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N25
dffeas \cpu|regfile|q7[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[0] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneive_lcell_comb \cpu|sr2|Mux15~0 (
// Equation(s):
// \cpu|sr2|Mux15~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [0]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [0] & !\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q6 [0]),
	.datac(\cpu|regfile|q4 [0]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux15~0 .lut_mask = 16'hAAD8;
defparam \cpu|sr2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cycloneive_lcell_comb \cpu|sr2|Mux15~1 (
// Equation(s):
// \cpu|sr2|Mux15~1_combout  = (\cpu|ir|q [5] & ((\cpu|sr2|Mux15~0_combout  & (\cpu|regfile|q7 [0])) # (!\cpu|sr2|Mux15~0_combout  & ((\cpu|regfile|q5 [0]))))) # (!\cpu|ir|q [5] & (((\cpu|sr2|Mux15~0_combout ))))

	.dataa(\cpu|regfile|q7 [0]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|regfile|q5 [0]),
	.datad(\cpu|sr2|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux15~1 .lut_mask = 16'hBBC0;
defparam \cpu|sr2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cycloneive_lcell_comb \cpu|sr2|Mux15~2 (
// Equation(s):
// \cpu|sr2|Mux15~2_combout  = (\cpu|ir|q [6] & (((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5] & ((\cpu|regfile|q1 [0]))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [0]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q1 [0]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux15~2 .lut_mask = 16'hFA44;
defparam \cpu|sr2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneive_lcell_comb \cpu|sr2|Mux15~3 (
// Equation(s):
// \cpu|sr2|Mux15~3_combout  = (\cpu|ir|q [6] & ((\cpu|sr2|Mux15~2_combout  & ((\cpu|regfile|q3 [0]))) # (!\cpu|sr2|Mux15~2_combout  & (\cpu|regfile|q2 [0])))) # (!\cpu|ir|q [6] & (((\cpu|sr2|Mux15~2_combout ))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q3 [0]),
	.datad(\cpu|sr2|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux15~3 .lut_mask = 16'hF588;
defparam \cpu|sr2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \cpu|sr2|Mux15~4 (
// Equation(s):
// \cpu|sr2|Mux15~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux15~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux15~3_combout )))

	.dataa(gnd),
	.datab(\cpu|ir|q [7]),
	.datac(\cpu|sr2|Mux15~1_combout ),
	.datad(\cpu|sr2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux15~4 .lut_mask = 16'hF3C0;
defparam \cpu|sr2|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \cpu|sr2|q[0]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr2|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \cpu|pc1|q[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|pc|q [15]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc1|q[15] .is_wysiwyg = "true";
defparam \cpu|pc1|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \cpu|alu|Add2~30 (
// Equation(s):
// \cpu|alu|Add2~30_combout  = \cpu|irp1|q [13] $ (\cpu|alu|Add2~29  $ (\cpu|pc1|q [15]))

	.dataa(\cpu|irp1|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|pc1|q [15]),
	.cin(\cpu|alu|Add2~29 ),
	.combout(\cpu|alu|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add2~30 .lut_mask = 16'hA55A;
defparam \cpu|alu|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \cpu|alu|Selector0~1 (
// Equation(s):
// \cpu|alu|Selector0~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~30_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|Selector3~1_combout ),
	.datac(\cpu|alu|Add2~30_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector0~1 .lut_mask = 16'hCCFC;
defparam \cpu|alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
cycloneive_lcell_comb \cpu|alu|Selector0~0 (
// Equation(s):
// \cpu|alu|Selector0~0_combout  = (\cpu|pc1|q [15] & ((\cpu|alu|q[12]~2_combout ) # ((!\cpu|alu|WideNor9~combout  & \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT15 )))) # (!\cpu|pc1|q [15] & (!\cpu|alu|WideNor9~combout  & 
// (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT15 )))

	.dataa(\cpu|pc1|q [15]),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector0~0 .lut_mask = 16'hBA30;
defparam \cpu|alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \cpu|alu|Add0~68 (
// Equation(s):
// \cpu|alu|Add0~68_combout  = (\cpu|alu|WideOr1~0_combout  & ((\cpu|alu|Add0~0_combout ) # ((!\cpu|alu|WideNor3~combout  & \cpu|sr2|q[15]~_Duplicate_1_q ))))

	.dataa(\cpu|alu|WideNor3~combout ),
	.datab(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datac(\cpu|alu|Add0~0_combout ),
	.datad(\cpu|alu|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~68 .lut_mask = 16'hF400;
defparam \cpu|alu|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N15
dffeas \cpu|sr1|q[15]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \cpu|alu|Add0~67 (
// Equation(s):
// \cpu|alu|Add0~67_combout  = (\cpu|alu|Add0~3_combout  & ((\cpu|sr1|q[15]~_Duplicate_1_q ) # ((\cpu|pc1|q [15] & \cpu|alu|Add0~2_combout )))) # (!\cpu|alu|Add0~3_combout  & (((\cpu|pc1|q [15] & \cpu|alu|Add0~2_combout ))))

	.dataa(\cpu|alu|Add0~3_combout ),
	.datab(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.datac(\cpu|pc1|q [15]),
	.datad(\cpu|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~67 .lut_mask = 16'hF888;
defparam \cpu|alu|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneive_lcell_comb \cpu|alu|Add0~69 (
// Equation(s):
// \cpu|alu|Add0~69_combout  = \cpu|alu|Add0~68_combout  $ (\cpu|alu|Add0~66  $ (\cpu|alu|Add0~67_combout ))

	.dataa(gnd),
	.datab(\cpu|alu|Add0~68_combout ),
	.datac(gnd),
	.datad(\cpu|alu|Add0~67_combout ),
	.cin(\cpu|alu|Add0~66 ),
	.combout(\cpu|alu|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Add0~69 .lut_mask = 16'hC33C;
defparam \cpu|alu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \cpu|alu|Selector0~2 (
// Equation(s):
// \cpu|alu|Selector0~2_combout  = (\cpu|alu|Selector0~1_combout ) # ((\cpu|alu|Selector0~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~69_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Selector0~1_combout ),
	.datac(\cpu|alu|Selector0~0_combout ),
	.datad(\cpu|alu|Add0~69_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector0~2 .lut_mask = 16'hFEFC;
defparam \cpu|alu|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \cpu|alu|q[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[15] .is_wysiwyg = "true";
defparam \cpu|alu|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneive_lcell_comb \cpu|regfile|q0~5 (
// Equation(s):
// \cpu|regfile|q0~5_combout  = (\cpu|regfile|always0~1_combout  & (\cpu|dr|q [15])) # (!\cpu|regfile|always0~1_combout  & ((\cpu|alu|q [15])))

	.dataa(\cpu|dr|q [15]),
	.datab(gnd),
	.datac(\cpu|alu|q [15]),
	.datad(\cpu|regfile|always0~1_combout ),
	.cin(gnd),
	.combout(\cpu|regfile|q0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~5 .lut_mask = 16'hAAF0;
defparam \cpu|regfile|q0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \cpu|regfile|q7[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|regfile|q0~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q7[15] .is_wysiwyg = "true";
defparam \cpu|regfile|q7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneive_lcell_comb \cpu|sr2|Mux0~0 (
// Equation(s):
// \cpu|sr2|Mux0~0_combout  = (\cpu|ir|q [6] & ((\cpu|regfile|q6 [15]) # ((\cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (((\cpu|regfile|q4 [15] & !\cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q6 [15]),
	.datab(\cpu|ir|q [6]),
	.datac(\cpu|regfile|q4 [15]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux0~0 .lut_mask = 16'hCCB8;
defparam \cpu|sr2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneive_lcell_comb \cpu|sr2|Mux0~1 (
// Equation(s):
// \cpu|sr2|Mux0~1_combout  = (\cpu|sr2|Mux0~0_combout  & ((\cpu|regfile|q7 [15]) # ((!\cpu|ir|q [5])))) # (!\cpu|sr2|Mux0~0_combout  & (((\cpu|regfile|q5 [15] & \cpu|ir|q [5]))))

	.dataa(\cpu|regfile|q7 [15]),
	.datab(\cpu|sr2|Mux0~0_combout ),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux0~1 .lut_mask = 16'hB8CC;
defparam \cpu|sr2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N30
cycloneive_lcell_comb \cpu|sr2|Mux0~2 (
// Equation(s):
// \cpu|sr2|Mux0~2_combout  = (\cpu|ir|q [5] & (((\cpu|ir|q [6]) # (\cpu|regfile|q1 [15])))) # (!\cpu|ir|q [5] & (\cpu|regfile|q0 [15] & (!\cpu|ir|q [6])))

	.dataa(\cpu|regfile|q0 [15]),
	.datab(\cpu|ir|q [5]),
	.datac(\cpu|ir|q [6]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux0~2 .lut_mask = 16'hCEC2;
defparam \cpu|sr2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneive_lcell_comb \cpu|sr2|Mux0~3 (
// Equation(s):
// \cpu|sr2|Mux0~3_combout  = (\cpu|sr2|Mux0~2_combout  & (((\cpu|regfile|q3 [15]) # (!\cpu|ir|q [6])))) # (!\cpu|sr2|Mux0~2_combout  & (\cpu|regfile|q2 [15] & ((\cpu|ir|q [6]))))

	.dataa(\cpu|sr2|Mux0~2_combout ),
	.datab(\cpu|regfile|q2 [15]),
	.datac(\cpu|regfile|q3 [15]),
	.datad(\cpu|ir|q [6]),
	.cin(gnd),
	.combout(\cpu|sr2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux0~3 .lut_mask = 16'hE4AA;
defparam \cpu|sr2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneive_lcell_comb \cpu|sr2|Mux0~4 (
// Equation(s):
// \cpu|sr2|Mux0~4_combout  = (\cpu|ir|q [7] & (\cpu|sr2|Mux0~1_combout )) # (!\cpu|ir|q [7] & ((\cpu|sr2|Mux0~3_combout )))

	.dataa(\cpu|sr2|Mux0~1_combout ),
	.datab(\cpu|ir|q [7]),
	.datac(gnd),
	.datad(\cpu|sr2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu|sr2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr2|Mux0~4 .lut_mask = 16'hBB88;
defparam \cpu|sr2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \cpu|sr2|q[15]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|sr2|Mux0~4_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr2|q[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr2|q[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneive_lcell_comb \cpu|alu|LessThan0~1 (
// Equation(s):
// \cpu|alu|LessThan0~1_cout  = CARRY((!\cpu|sr1|q[0]~_Duplicate_1_q  & \cpu|sr2|q[0]~_Duplicate_1_q ))

	.dataa(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~1 .lut_mask = 16'h0044;
defparam \cpu|alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneive_lcell_comb \cpu|alu|LessThan0~3 (
// Equation(s):
// \cpu|alu|LessThan0~3_cout  = CARRY((\cpu|sr2|q[1]~_Duplicate_1_q  & (\cpu|sr1|q[1]~_Duplicate_1_q  & !\cpu|alu|LessThan0~1_cout )) # (!\cpu|sr2|q[1]~_Duplicate_1_q  & ((\cpu|sr1|q[1]~_Duplicate_1_q ) # (!\cpu|alu|LessThan0~1_cout ))))

	.dataa(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~1_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \cpu|alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneive_lcell_comb \cpu|alu|LessThan0~5 (
// Equation(s):
// \cpu|alu|LessThan0~5_cout  = CARRY((\cpu|sr2|q[2]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~3_cout ) # (!\cpu|sr1|q[2]~_Duplicate_1_q ))) # (!\cpu|sr2|q[2]~_Duplicate_1_q  & (!\cpu|sr1|q[2]~_Duplicate_1_q  & !\cpu|alu|LessThan0~3_cout )))

	.dataa(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~3_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~5 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N6
cycloneive_lcell_comb \cpu|alu|LessThan0~7 (
// Equation(s):
// \cpu|alu|LessThan0~7_cout  = CARRY((\cpu|sr1|q[3]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~5_cout ) # (!\cpu|sr2|q[3]~_Duplicate_1_q ))) # (!\cpu|sr1|q[3]~_Duplicate_1_q  & (!\cpu|sr2|q[3]~_Duplicate_1_q  & !\cpu|alu|LessThan0~5_cout )))

	.dataa(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~5_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N8
cycloneive_lcell_comb \cpu|alu|LessThan0~9 (
// Equation(s):
// \cpu|alu|LessThan0~9_cout  = CARRY((\cpu|sr2|q[4]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~7_cout ) # (!\cpu|sr1|q[4]~_Duplicate_1_q ))) # (!\cpu|sr2|q[4]~_Duplicate_1_q  & (!\cpu|sr1|q[4]~_Duplicate_1_q  & !\cpu|alu|LessThan0~7_cout )))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~7_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~9 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N10
cycloneive_lcell_comb \cpu|alu|LessThan0~11 (
// Equation(s):
// \cpu|alu|LessThan0~11_cout  = CARRY((\cpu|sr1|q[5]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~9_cout ) # (!\cpu|sr2|q[5]~_Duplicate_1_q ))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & (!\cpu|sr2|q[5]~_Duplicate_1_q  & !\cpu|alu|LessThan0~9_cout )))

	.dataa(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~9_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~11 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N12
cycloneive_lcell_comb \cpu|alu|LessThan0~13 (
// Equation(s):
// \cpu|alu|LessThan0~13_cout  = CARRY((\cpu|sr2|q[6]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~11_cout ) # (!\cpu|sr1|q[6]~_Duplicate_1_q ))) # (!\cpu|sr2|q[6]~_Duplicate_1_q  & (!\cpu|sr1|q[6]~_Duplicate_1_q  & !\cpu|alu|LessThan0~11_cout )))

	.dataa(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~11_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N14
cycloneive_lcell_comb \cpu|alu|LessThan0~15 (
// Equation(s):
// \cpu|alu|LessThan0~15_cout  = CARRY((\cpu|sr1|q[7]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~13_cout ) # (!\cpu|sr2|q[7]~_Duplicate_1_q ))) # (!\cpu|sr1|q[7]~_Duplicate_1_q  & (!\cpu|sr2|q[7]~_Duplicate_1_q  & !\cpu|alu|LessThan0~13_cout )))

	.dataa(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~13_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N16
cycloneive_lcell_comb \cpu|alu|LessThan0~17 (
// Equation(s):
// \cpu|alu|LessThan0~17_cout  = CARRY((\cpu|sr2|q[8]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~15_cout ) # (!\cpu|sr1|q[8]~_Duplicate_1_q ))) # (!\cpu|sr2|q[8]~_Duplicate_1_q  & (!\cpu|sr1|q[8]~_Duplicate_1_q  & !\cpu|alu|LessThan0~15_cout )))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~15_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~17 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneive_lcell_comb \cpu|alu|LessThan0~19 (
// Equation(s):
// \cpu|alu|LessThan0~19_cout  = CARRY((\cpu|sr1|q[9]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~17_cout ) # (!\cpu|sr2|q[9]~_Duplicate_1_q ))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & (!\cpu|sr2|q[9]~_Duplicate_1_q  & !\cpu|alu|LessThan0~17_cout )))

	.dataa(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~17_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~19 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneive_lcell_comb \cpu|alu|LessThan0~21 (
// Equation(s):
// \cpu|alu|LessThan0~21_cout  = CARRY((\cpu|sr1|q[10]~_Duplicate_1_q  & (\cpu|sr2|q[10]~_Duplicate_1_q  & !\cpu|alu|LessThan0~19_cout )) # (!\cpu|sr1|q[10]~_Duplicate_1_q  & ((\cpu|sr2|q[10]~_Duplicate_1_q ) # (!\cpu|alu|LessThan0~19_cout ))))

	.dataa(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~19_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~21 .lut_mask = 16'h004D;
defparam \cpu|alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneive_lcell_comb \cpu|alu|LessThan0~23 (
// Equation(s):
// \cpu|alu|LessThan0~23_cout  = CARRY((\cpu|sr1|q[11]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~21_cout ) # (!\cpu|sr2|q[11]~_Duplicate_1_q ))) # (!\cpu|sr1|q[11]~_Duplicate_1_q  & (!\cpu|sr2|q[11]~_Duplicate_1_q  & !\cpu|alu|LessThan0~21_cout )))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~21_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~23 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneive_lcell_comb \cpu|alu|LessThan0~25 (
// Equation(s):
// \cpu|alu|LessThan0~25_cout  = CARRY((\cpu|sr2|q[12]~_Duplicate_1_q  & ((!\cpu|alu|LessThan0~23_cout ) # (!\cpu|sr1|q[12]~_Duplicate_1_q ))) # (!\cpu|sr2|q[12]~_Duplicate_1_q  & (!\cpu|sr1|q[12]~_Duplicate_1_q  & !\cpu|alu|LessThan0~23_cout )))

	.dataa(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~23_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~25 .lut_mask = 16'h002B;
defparam \cpu|alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneive_lcell_comb \cpu|alu|LessThan0~27 (
// Equation(s):
// \cpu|alu|LessThan0~27_cout  = CARRY((\cpu|sr2|q[13]~_Duplicate_1_q  & (\cpu|sr1|q[13]~_Duplicate_1_q  & !\cpu|alu|LessThan0~25_cout )) # (!\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr1|q[13]~_Duplicate_1_q ) # (!\cpu|alu|LessThan0~25_cout ))))

	.dataa(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~25_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \cpu|alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N28
cycloneive_lcell_comb \cpu|alu|LessThan0~29 (
// Equation(s):
// \cpu|alu|LessThan0~29_cout  = CARRY((\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr2|q[14]~_Duplicate_1_q  & !\cpu|alu|LessThan0~27_cout )) # (!\cpu|sr1|q[14]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q ) # (!\cpu|alu|LessThan0~27_cout ))))

	.dataa(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|alu|LessThan0~27_cout ),
	.combout(),
	.cout(\cpu|alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \cpu|alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \cpu|alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneive_lcell_comb \cpu|alu|LessThan0~30 (
// Equation(s):
// \cpu|alu|LessThan0~30_combout  = (\cpu|sr2|q[15]~_Duplicate_1_q  & ((\cpu|alu|LessThan0~29_cout ) # (!\cpu|sr1|q[15]~_Duplicate_1_q ))) # (!\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|alu|LessThan0~29_cout  & !\cpu|sr1|q[15]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(\cpu|alu|LessThan0~29_cout ),
	.combout(\cpu|alu|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \cpu|alu|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \cpu|alu|q[12]~3 (
// Equation(s):
// \cpu|alu|q[12]~3_combout  = ((\cpu|alu|LessThan0~30_combout ) # (!\cpu|irp1|q [15])) # (!\cpu|irp1|q [14])

	.dataa(\cpu|irp1|q [14]),
	.datab(\cpu|irp1|q [15]),
	.datac(gnd),
	.datad(\cpu|alu|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\cpu|alu|q[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|q[12]~3 .lut_mask = 16'hFF77;
defparam \cpu|alu|q[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \cpu|alu|Selector8~1 (
// Equation(s):
// \cpu|alu|Selector8~1_combout  = (\cpu|alu|Selector3~1_combout ) # ((\cpu|alu|Add2~14_combout  & !\cpu|alu|q[12]~3_combout ))

	.dataa(\cpu|alu|Add2~14_combout ),
	.datab(gnd),
	.datac(\cpu|alu|Selector3~1_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector8~1 .lut_mask = 16'hF0FA;
defparam \cpu|alu|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \cpu|alu|Selector8~0 (
// Equation(s):
// \cpu|alu|Selector8~0_combout  = (\cpu|pc1|q [7] & ((\cpu|alu|q[12]~2_combout ) # ((!\cpu|alu|WideNor9~combout  & \cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT7 )))) # (!\cpu|pc1|q [7] & (!\cpu|alu|WideNor9~combout  & 
// (\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT7 )))

	.dataa(\cpu|pc1|q [7]),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\cpu|alu|q[12]~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector8~0 .lut_mask = 16'hBA30;
defparam \cpu|alu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \cpu|alu|Selector8~2 (
// Equation(s):
// \cpu|alu|Selector8~2_combout  = (\cpu|alu|Selector8~1_combout ) # ((\cpu|alu|Selector8~0_combout ) # ((\cpu|alu|Add0~47_combout  & \cpu|alu|q[12]~1_combout )))

	.dataa(\cpu|alu|Selector8~1_combout ),
	.datab(\cpu|alu|Selector8~0_combout ),
	.datac(\cpu|alu|Add0~47_combout ),
	.datad(\cpu|alu|q[12]~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector8~2 .lut_mask = 16'hFEEE;
defparam \cpu|alu|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \cpu|alu|q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[7] .is_wysiwyg = "true";
defparam \cpu|alu|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \cpu|regfile|q0~13 (
// Equation(s):
// \cpu|regfile|q0~13_combout  = (\cpu|regfile|always0~1_combout  & ((\cpu|dr|q [7]))) # (!\cpu|regfile|always0~1_combout  & (\cpu|alu|q [7]))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|regfile|always0~1_combout ),
	.datac(gnd),
	.datad(\cpu|dr|q [7]),
	.cin(gnd),
	.combout(\cpu|regfile|q0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q0~13 .lut_mask = 16'hEE22;
defparam \cpu|regfile|q0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \cpu|regfile|q2[7]~feeder (
// Equation(s):
// \cpu|regfile|q2[7]~feeder_combout  = \cpu|regfile|q0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|regfile|q2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|regfile|q2[7]~feeder .lut_mask = 16'hF0F0;
defparam \cpu|regfile|q2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \cpu|regfile|q2[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|regfile|q2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|regfile|q2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|regfile|q2[7] .is_wysiwyg = "true";
defparam \cpu|regfile|q2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneive_lcell_comb \cpu|sr1|Mux8~2 (
// Equation(s):
// \cpu|sr1|Mux8~2_combout  = (\cpu|ir|q [8] & ((\cpu|regfile|q1 [7]) # ((\cpu|ir|q [9])))) # (!\cpu|ir|q [8] & (((!\cpu|ir|q [9] & \cpu|regfile|q0 [7]))))

	.dataa(\cpu|ir|q [8]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|ir|q [9]),
	.datad(\cpu|regfile|q0 [7]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux8~2 .lut_mask = 16'hADA8;
defparam \cpu|sr1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \cpu|sr1|Mux8~3 (
// Equation(s):
// \cpu|sr1|Mux8~3_combout  = (\cpu|ir|q [9] & ((\cpu|sr1|Mux8~2_combout  & ((\cpu|regfile|q3 [7]))) # (!\cpu|sr1|Mux8~2_combout  & (\cpu|regfile|q2 [7])))) # (!\cpu|ir|q [9] & (((\cpu|sr1|Mux8~2_combout ))))

	.dataa(\cpu|regfile|q2 [7]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|sr1|Mux8~2_combout ),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux8~3 .lut_mask = 16'hF838;
defparam \cpu|sr1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \cpu|sr1|Mux8~0 (
// Equation(s):
// \cpu|sr1|Mux8~0_combout  = (\cpu|ir|q [9] & (((\cpu|regfile|q6 [7]) # (\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (\cpu|regfile|q4 [7] & ((!\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [9]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q6 [7]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux8~0 .lut_mask = 16'hAAE4;
defparam \cpu|sr1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \cpu|sr1|Mux8~1 (
// Equation(s):
// \cpu|sr1|Mux8~1_combout  = (\cpu|sr1|Mux8~0_combout  & (((\cpu|regfile|q7 [7]) # (!\cpu|ir|q [8])))) # (!\cpu|sr1|Mux8~0_combout  & (\cpu|regfile|q5 [7] & ((\cpu|ir|q [8]))))

	.dataa(\cpu|regfile|q5 [7]),
	.datab(\cpu|regfile|q7 [7]),
	.datac(\cpu|sr1|Mux8~0_combout ),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\cpu|sr1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux8~1 .lut_mask = 16'hCAF0;
defparam \cpu|sr1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneive_lcell_comb \cpu|sr1|Mux8~4 (
// Equation(s):
// \cpu|sr1|Mux8~4_combout  = (\cpu|ir|q [10] & ((\cpu|sr1|Mux8~1_combout ))) # (!\cpu|ir|q [10] & (\cpu|sr1|Mux8~3_combout ))

	.dataa(gnd),
	.datab(\cpu|ir|q [10]),
	.datac(\cpu|sr1|Mux8~3_combout ),
	.datad(\cpu|sr1|Mux8~1_combout ),
	.cin(gnd),
	.combout(\cpu|sr1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|sr1|Mux8~4 .lut_mask = 16'hFC30;
defparam \cpu|sr1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \cpu|sr1|q[7]~_Duplicate_1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|sr1|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|sm|q [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sr1|q[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cpu|sr1|q[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cycloneive_lcell_comb \cpu|alu|WideNor0~2 (
// Equation(s):
// \cpu|alu|WideNor0~2_combout  = (\cpu|sr1|q[7]~_Duplicate_1_q ) # ((\cpu|sr1|q[6]~_Duplicate_1_q ) # ((\cpu|sr1|q[5]~_Duplicate_1_q ) # (\cpu|sr1|q[8]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \cpu|alu|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cycloneive_lcell_comb \cpu|alu|WideNor0~0 (
// Equation(s):
// \cpu|alu|WideNor0~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q ) # ((\cpu|sr1|q[15]~_Duplicate_1_q ) # ((\cpu|sr1|q[14]~_Duplicate_1_q ) # (\cpu|sr1|q[0]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \cpu|alu|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneive_lcell_comb \cpu|alu|WideNor0~3 (
// Equation(s):
// \cpu|alu|WideNor0~3_combout  = (\cpu|sr1|q[4]~_Duplicate_1_q ) # ((\cpu|sr1|q[1]~_Duplicate_1_q ) # ((\cpu|sr1|q[2]~_Duplicate_1_q ) # (\cpu|sr1|q[3]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \cpu|alu|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cycloneive_lcell_comb \cpu|alu|WideNor0~1 (
// Equation(s):
// \cpu|alu|WideNor0~1_combout  = (\cpu|sr1|q[10]~_Duplicate_1_q ) # ((\cpu|sr1|q[11]~_Duplicate_1_q ) # ((\cpu|sr1|q[12]~_Duplicate_1_q ) # (\cpu|sr1|q[9]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \cpu|alu|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cycloneive_lcell_comb \cpu|alu|WideNor0~4 (
// Equation(s):
// \cpu|alu|WideNor0~4_combout  = (\cpu|alu|WideNor0~2_combout ) # ((\cpu|alu|WideNor0~0_combout ) # ((\cpu|alu|WideNor0~3_combout ) # (\cpu|alu|WideNor0~1_combout )))

	.dataa(\cpu|alu|WideNor0~2_combout ),
	.datab(\cpu|alu|WideNor0~0_combout ),
	.datac(\cpu|alu|WideNor0~3_combout ),
	.datad(\cpu|alu|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|WideNor0~4 .lut_mask = 16'hFFFE;
defparam \cpu|alu|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \cpu|alu|q[12]~0 (
// Equation(s):
// \cpu|alu|q[12]~0_combout  = \cpu|alu|WideNor0~4_combout  $ (((!\cpu|alu|WideNor5~0_combout ) # (!\cpu|irp1|q [12])))

	.dataa(\cpu|alu|WideNor0~4_combout ),
	.datab(\cpu|irp1|q [12]),
	.datac(gnd),
	.datad(\cpu|alu|WideNor5~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|q[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|q[12]~0 .lut_mask = 16'h9955;
defparam \cpu|alu|q[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \cpu|alu|q[12]~1 (
// Equation(s):
// \cpu|alu|q[12]~1_combout  = ((!\cpu|alu|q[12]~0_combout  & !\cpu|alu|WideOr1~2_combout )) # (!\cpu|alu|WideOr1~9_combout )

	.dataa(\cpu|alu|q[12]~0_combout ),
	.datab(\cpu|alu|WideOr1~2_combout ),
	.datac(gnd),
	.datad(\cpu|alu|WideOr1~9_combout ),
	.cin(gnd),
	.combout(\cpu|alu|q[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|q[12]~1 .lut_mask = 16'h11FF;
defparam \cpu|alu|q[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \cpu|alu|Selector15~1 (
// Equation(s):
// \cpu|alu|Selector15~1_combout  = (\cpu|alu|q[12]~2_combout  & ((\cpu|pc1|q [0]) # ((\cpu|alu|Add2~0_combout  & !\cpu|alu|q[12]~3_combout )))) # (!\cpu|alu|q[12]~2_combout  & (((\cpu|alu|Add2~0_combout  & !\cpu|alu|q[12]~3_combout ))))

	.dataa(\cpu|alu|q[12]~2_combout ),
	.datab(\cpu|pc1|q [0]),
	.datac(\cpu|alu|Add2~0_combout ),
	.datad(\cpu|alu|q[12]~3_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector15~1 .lut_mask = 16'h88F8;
defparam \cpu|alu|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \cpu|alu|Selector15~0 (
// Equation(s):
// \cpu|alu|Selector15~0_combout  = (\cpu|alu|WideNor4~combout  & (!\cpu|alu|WideNor9~combout  & (\cpu|alu|Mult0|auto_generated|mac_out2~dataout ))) # (!\cpu|alu|WideNor4~combout  & ((\cpu|irp1|q [0]) # ((!\cpu|alu|WideNor9~combout  & 
// \cpu|alu|Mult0|auto_generated|mac_out2~dataout ))))

	.dataa(\cpu|alu|WideNor4~combout ),
	.datab(\cpu|alu|WideNor9~combout ),
	.datac(\cpu|alu|Mult0|auto_generated|mac_out2~dataout ),
	.datad(\cpu|irp1|q [0]),
	.cin(gnd),
	.combout(\cpu|alu|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector15~0 .lut_mask = 16'h7530;
defparam \cpu|alu|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneive_lcell_comb \cpu|alu|Selector15~2 (
// Equation(s):
// \cpu|alu|Selector15~2_combout  = (\cpu|alu|Selector15~1_combout ) # ((\cpu|alu|Selector15~0_combout ) # ((\cpu|alu|q[12]~1_combout  & \cpu|alu|Add0~33_combout )))

	.dataa(\cpu|alu|q[12]~1_combout ),
	.datab(\cpu|alu|Add0~33_combout ),
	.datac(\cpu|alu|Selector15~1_combout ),
	.datad(\cpu|alu|Selector15~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu|Selector15~2 .lut_mask = 16'hFFF8;
defparam \cpu|alu|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N5
dffeas \cpu|alu|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|alu|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|alu|q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|alu|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|alu|q[0] .is_wysiwyg = "true";
defparam \cpu|alu|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \cpu|comb~0 (
// Equation(s):
// \cpu|comb~0_combout  = (\cpu|irp2|q [14]) # ((!\cpu|irp2|q [13] & ((!\cpu|irp2|q [12]) # (!\cpu|irp2|q [11]))))

	.dataa(\cpu|irp2|q [13]),
	.datab(\cpu|irp2|q [11]),
	.datac(\cpu|irp2|q [12]),
	.datad(\cpu|irp2|q [14]),
	.cin(gnd),
	.combout(\cpu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~0 .lut_mask = 16'hFF15;
defparam \cpu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \cpu|comb~1 (
// Equation(s):
// \cpu|comb~1_combout  = (\cpu|comb~0_combout  & (\cpu|irp2|q [15] & \cpu|sm|q [3]))

	.dataa(\cpu|comb~0_combout ),
	.datab(gnd),
	.datac(\cpu|irp2|q [15]),
	.datad(\cpu|sm|q [3]),
	.cin(gnd),
	.combout(\cpu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|comb~1 .lut_mask = 16'hA000;
defparam \cpu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \cpu|pc|q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[0]~16_combout ),
	.asdata(\cpu|alu|q [0]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[0] .is_wysiwyg = "true";
defparam \cpu|pc|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \cpu|pc|q[1]~18 (
// Equation(s):
// \cpu|pc|q[1]~18_combout  = (\cpu|pc|q [1] & (!\cpu|pc|q[0]~17 )) # (!\cpu|pc|q [1] & ((\cpu|pc|q[0]~17 ) # (GND)))
// \cpu|pc|q[1]~19  = CARRY((!\cpu|pc|q[0]~17 ) # (!\cpu|pc|q [1]))

	.dataa(gnd),
	.datab(\cpu|pc|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[0]~17 ),
	.combout(\cpu|pc|q[1]~18_combout ),
	.cout(\cpu|pc|q[1]~19 ));
// synopsys translate_off
defparam \cpu|pc|q[1]~18 .lut_mask = 16'h3C3F;
defparam \cpu|pc|q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \cpu|pc|q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[1]~18_combout ),
	.asdata(\cpu|alu|q [1]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[1] .is_wysiwyg = "true";
defparam \cpu|pc|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \cpu|pc|q[2]~20 (
// Equation(s):
// \cpu|pc|q[2]~20_combout  = (\cpu|pc|q [2] & (\cpu|pc|q[1]~19  $ (GND))) # (!\cpu|pc|q [2] & (!\cpu|pc|q[1]~19  & VCC))
// \cpu|pc|q[2]~21  = CARRY((\cpu|pc|q [2] & !\cpu|pc|q[1]~19 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[1]~19 ),
	.combout(\cpu|pc|q[2]~20_combout ),
	.cout(\cpu|pc|q[2]~21 ));
// synopsys translate_off
defparam \cpu|pc|q[2]~20 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \cpu|pc|q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[2]~20_combout ),
	.asdata(\cpu|alu|q [2]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[2] .is_wysiwyg = "true";
defparam \cpu|pc|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \cpu|pc|q[3]~22 (
// Equation(s):
// \cpu|pc|q[3]~22_combout  = (\cpu|pc|q [3] & (!\cpu|pc|q[2]~21 )) # (!\cpu|pc|q [3] & ((\cpu|pc|q[2]~21 ) # (GND)))
// \cpu|pc|q[3]~23  = CARRY((!\cpu|pc|q[2]~21 ) # (!\cpu|pc|q [3]))

	.dataa(\cpu|pc|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[2]~21 ),
	.combout(\cpu|pc|q[3]~22_combout ),
	.cout(\cpu|pc|q[3]~23 ));
// synopsys translate_off
defparam \cpu|pc|q[3]~22 .lut_mask = 16'h5A5F;
defparam \cpu|pc|q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \cpu|pc|q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[3]~22_combout ),
	.asdata(\cpu|alu|q [3]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[3] .is_wysiwyg = "true";
defparam \cpu|pc|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \cpu|pc|q[4]~24 (
// Equation(s):
// \cpu|pc|q[4]~24_combout  = (\cpu|pc|q [4] & (\cpu|pc|q[3]~23  $ (GND))) # (!\cpu|pc|q [4] & (!\cpu|pc|q[3]~23  & VCC))
// \cpu|pc|q[4]~25  = CARRY((\cpu|pc|q [4] & !\cpu|pc|q[3]~23 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[3]~23 ),
	.combout(\cpu|pc|q[4]~24_combout ),
	.cout(\cpu|pc|q[4]~25 ));
// synopsys translate_off
defparam \cpu|pc|q[4]~24 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \cpu|pc|q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[4]~24_combout ),
	.asdata(\cpu|alu|q [4]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[4] .is_wysiwyg = "true";
defparam \cpu|pc|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneive_lcell_comb \cpu|pc|q[5]~26 (
// Equation(s):
// \cpu|pc|q[5]~26_combout  = (\cpu|pc|q [5] & (!\cpu|pc|q[4]~25 )) # (!\cpu|pc|q [5] & ((\cpu|pc|q[4]~25 ) # (GND)))
// \cpu|pc|q[5]~27  = CARRY((!\cpu|pc|q[4]~25 ) # (!\cpu|pc|q [5]))

	.dataa(\cpu|pc|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[4]~25 ),
	.combout(\cpu|pc|q[5]~26_combout ),
	.cout(\cpu|pc|q[5]~27 ));
// synopsys translate_off
defparam \cpu|pc|q[5]~26 .lut_mask = 16'h5A5F;
defparam \cpu|pc|q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \cpu|pc|q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[5]~26_combout ),
	.asdata(\cpu|alu|q [5]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[5] .is_wysiwyg = "true";
defparam \cpu|pc|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \cpu|pc|q[6]~28 (
// Equation(s):
// \cpu|pc|q[6]~28_combout  = (\cpu|pc|q [6] & (\cpu|pc|q[5]~27  $ (GND))) # (!\cpu|pc|q [6] & (!\cpu|pc|q[5]~27  & VCC))
// \cpu|pc|q[6]~29  = CARRY((\cpu|pc|q [6] & !\cpu|pc|q[5]~27 ))

	.dataa(\cpu|pc|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[5]~27 ),
	.combout(\cpu|pc|q[6]~28_combout ),
	.cout(\cpu|pc|q[6]~29 ));
// synopsys translate_off
defparam \cpu|pc|q[6]~28 .lut_mask = 16'hA50A;
defparam \cpu|pc|q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \cpu|pc|q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[6]~28_combout ),
	.asdata(\cpu|alu|q [6]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[6] .is_wysiwyg = "true";
defparam \cpu|pc|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \cpu|pc|q[7]~30 (
// Equation(s):
// \cpu|pc|q[7]~30_combout  = (\cpu|pc|q [7] & (!\cpu|pc|q[6]~29 )) # (!\cpu|pc|q [7] & ((\cpu|pc|q[6]~29 ) # (GND)))
// \cpu|pc|q[7]~31  = CARRY((!\cpu|pc|q[6]~29 ) # (!\cpu|pc|q [7]))

	.dataa(gnd),
	.datab(\cpu|pc|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[6]~29 ),
	.combout(\cpu|pc|q[7]~30_combout ),
	.cout(\cpu|pc|q[7]~31 ));
// synopsys translate_off
defparam \cpu|pc|q[7]~30 .lut_mask = 16'h3C3F;
defparam \cpu|pc|q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \cpu|pc|q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[7]~30_combout ),
	.asdata(\cpu|alu|q [7]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[7] .is_wysiwyg = "true";
defparam \cpu|pc|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \cpu|pc|q[8]~32 (
// Equation(s):
// \cpu|pc|q[8]~32_combout  = (\cpu|pc|q [8] & (\cpu|pc|q[7]~31  $ (GND))) # (!\cpu|pc|q [8] & (!\cpu|pc|q[7]~31  & VCC))
// \cpu|pc|q[8]~33  = CARRY((\cpu|pc|q [8] & !\cpu|pc|q[7]~31 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[7]~31 ),
	.combout(\cpu|pc|q[8]~32_combout ),
	.cout(\cpu|pc|q[8]~33 ));
// synopsys translate_off
defparam \cpu|pc|q[8]~32 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \cpu|pc|q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[8]~32_combout ),
	.asdata(\cpu|alu|q [8]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[8] .is_wysiwyg = "true";
defparam \cpu|pc|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \cpu|pc|q[9]~34 (
// Equation(s):
// \cpu|pc|q[9]~34_combout  = (\cpu|pc|q [9] & (!\cpu|pc|q[8]~33 )) # (!\cpu|pc|q [9] & ((\cpu|pc|q[8]~33 ) # (GND)))
// \cpu|pc|q[9]~35  = CARRY((!\cpu|pc|q[8]~33 ) # (!\cpu|pc|q [9]))

	.dataa(gnd),
	.datab(\cpu|pc|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[8]~33 ),
	.combout(\cpu|pc|q[9]~34_combout ),
	.cout(\cpu|pc|q[9]~35 ));
// synopsys translate_off
defparam \cpu|pc|q[9]~34 .lut_mask = 16'h3C3F;
defparam \cpu|pc|q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \cpu|pc|q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[9]~34_combout ),
	.asdata(\cpu|alu|q [9]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[9] .is_wysiwyg = "true";
defparam \cpu|pc|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \cpu|pc|q[10]~36 (
// Equation(s):
// \cpu|pc|q[10]~36_combout  = (\cpu|pc|q [10] & (\cpu|pc|q[9]~35  $ (GND))) # (!\cpu|pc|q [10] & (!\cpu|pc|q[9]~35  & VCC))
// \cpu|pc|q[10]~37  = CARRY((\cpu|pc|q [10] & !\cpu|pc|q[9]~35 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[9]~35 ),
	.combout(\cpu|pc|q[10]~36_combout ),
	.cout(\cpu|pc|q[10]~37 ));
// synopsys translate_off
defparam \cpu|pc|q[10]~36 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \cpu|pc|q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[10]~36_combout ),
	.asdata(\cpu|alu|q [10]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[10] .is_wysiwyg = "true";
defparam \cpu|pc|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \cpu|pc|q[11]~38 (
// Equation(s):
// \cpu|pc|q[11]~38_combout  = (\cpu|pc|q [11] & (!\cpu|pc|q[10]~37 )) # (!\cpu|pc|q [11] & ((\cpu|pc|q[10]~37 ) # (GND)))
// \cpu|pc|q[11]~39  = CARRY((!\cpu|pc|q[10]~37 ) # (!\cpu|pc|q [11]))

	.dataa(\cpu|pc|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[10]~37 ),
	.combout(\cpu|pc|q[11]~38_combout ),
	.cout(\cpu|pc|q[11]~39 ));
// synopsys translate_off
defparam \cpu|pc|q[11]~38 .lut_mask = 16'h5A5F;
defparam \cpu|pc|q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \cpu|pc|q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[11]~38_combout ),
	.asdata(\cpu|alu|q [11]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[11] .is_wysiwyg = "true";
defparam \cpu|pc|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \cpu|pc|q[12]~40 (
// Equation(s):
// \cpu|pc|q[12]~40_combout  = (\cpu|pc|q [12] & (\cpu|pc|q[11]~39  $ (GND))) # (!\cpu|pc|q [12] & (!\cpu|pc|q[11]~39  & VCC))
// \cpu|pc|q[12]~41  = CARRY((\cpu|pc|q [12] & !\cpu|pc|q[11]~39 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[11]~39 ),
	.combout(\cpu|pc|q[12]~40_combout ),
	.cout(\cpu|pc|q[12]~41 ));
// synopsys translate_off
defparam \cpu|pc|q[12]~40 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \cpu|pc|q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[12]~40_combout ),
	.asdata(\cpu|alu|q [12]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[12] .is_wysiwyg = "true";
defparam \cpu|pc|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \cpu|pc|q[13]~42 (
// Equation(s):
// \cpu|pc|q[13]~42_combout  = (\cpu|pc|q [13] & (!\cpu|pc|q[12]~41 )) # (!\cpu|pc|q [13] & ((\cpu|pc|q[12]~41 ) # (GND)))
// \cpu|pc|q[13]~43  = CARRY((!\cpu|pc|q[12]~41 ) # (!\cpu|pc|q [13]))

	.dataa(\cpu|pc|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[12]~41 ),
	.combout(\cpu|pc|q[13]~42_combout ),
	.cout(\cpu|pc|q[13]~43 ));
// synopsys translate_off
defparam \cpu|pc|q[13]~42 .lut_mask = 16'h5A5F;
defparam \cpu|pc|q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \cpu|pc|q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[13]~42_combout ),
	.asdata(\cpu|alu|q [13]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[13] .is_wysiwyg = "true";
defparam \cpu|pc|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \cpu|pc|q[14]~44 (
// Equation(s):
// \cpu|pc|q[14]~44_combout  = (\cpu|pc|q [14] & (\cpu|pc|q[13]~43  $ (GND))) # (!\cpu|pc|q [14] & (!\cpu|pc|q[13]~43  & VCC))
// \cpu|pc|q[14]~45  = CARRY((\cpu|pc|q [14] & !\cpu|pc|q[13]~43 ))

	.dataa(gnd),
	.datab(\cpu|pc|q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|pc|q[13]~43 ),
	.combout(\cpu|pc|q[14]~44_combout ),
	.cout(\cpu|pc|q[14]~45 ));
// synopsys translate_off
defparam \cpu|pc|q[14]~44 .lut_mask = 16'hC30C;
defparam \cpu|pc|q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \cpu|pc|q[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[14]~44_combout ),
	.asdata(\cpu|alu|q [14]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[14] .is_wysiwyg = "true";
defparam \cpu|pc|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \cpu|pc|q[15]~46 (
// Equation(s):
// \cpu|pc|q[15]~46_combout  = \cpu|pc|q [15] $ (\cpu|pc|q[14]~45 )

	.dataa(\cpu|pc|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|pc|q[14]~45 ),
	.combout(\cpu|pc|q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pc|q[15]~46 .lut_mask = 16'h5A5A;
defparam \cpu|pc|q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \cpu|pc|q[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu|pc|q[15]~46_combout ),
	.asdata(\cpu|alu|q [15]),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pc|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pc|q[15] .is_wysiwyg = "true";
defparam \cpu|pc|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_lcell_comb \sevenseg|WideOr34~0 (
// Equation(s):
// \sevenseg|WideOr34~0_combout  = (\cpu|pc|q [15]) # ((\cpu|pc|q [13] & ((!\cpu|pc|q [12]) # (!\cpu|pc|q [14]))) # (!\cpu|pc|q [13] & (\cpu|pc|q [14])))

	.dataa(\cpu|pc|q [15]),
	.datab(\cpu|pc|q [13]),
	.datac(\cpu|pc|q [14]),
	.datad(\cpu|pc|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr34~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr34~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \sevenseg|WideOr41~0 (
// Equation(s):
// \sevenseg|WideOr41~0_combout  = (\cpu|sr1|q[15]~_Duplicate_1_q ) # ((\cpu|sr1|q[13]~_Duplicate_1_q  & ((!\cpu|sr1|q[12]~_Duplicate_1_q ) # (!\cpu|sr1|q[14]~_Duplicate_1_q ))) # (!\cpu|sr1|q[13]~_Duplicate_1_q  & (\cpu|sr1|q[14]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr41~0 .lut_mask = 16'hFF6E;
defparam \sevenseg|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \sevenseg|Mux6~3 (
// Equation(s):
// \sevenseg|Mux6~3_combout  = ((!\sevenseg|count1 [0] & \sevenseg|count1 [1])) # (!\sevenseg|count1 [2])

	.dataa(\sevenseg|count1 [0]),
	.datab(gnd),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [2]),
	.cin(gnd),
	.combout(\sevenseg|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~3 .lut_mask = 16'h50FF;
defparam \sevenseg|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cycloneive_lcell_comb \sevenseg|WideOr48~0 (
// Equation(s):
// \sevenseg|WideOr48~0_combout  = (\cpu|alu|q [15]) # ((\cpu|alu|q [13] & ((!\cpu|alu|q [14]) # (!\cpu|alu|q [12]))) # (!\cpu|alu|q [13] & ((\cpu|alu|q [14]))))

	.dataa(\cpu|alu|q [15]),
	.datab(\cpu|alu|q [12]),
	.datac(\cpu|alu|q [13]),
	.datad(\cpu|alu|q [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr48~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \sevenseg|Mux6~4 (
// Equation(s):
// \sevenseg|Mux6~4_combout  = (\sevenseg|count1 [2] & ((\sevenseg|count1 [0]) # (\sevenseg|count1 [1])))

	.dataa(\sevenseg|count1 [0]),
	.datab(gnd),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [2]),
	.cin(gnd),
	.combout(\sevenseg|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~4 .lut_mask = 16'hFA00;
defparam \sevenseg|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneive_lcell_comb \sevenseg|WideOr27~0 (
// Equation(s):
// \sevenseg|WideOr27~0_combout  = (\cpu|regfile|q6 [15]) # ((\cpu|regfile|q6 [14] & ((!\cpu|regfile|q6 [13]) # (!\cpu|regfile|q6 [12]))) # (!\cpu|regfile|q6 [14] & ((\cpu|regfile|q6 [13]))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr27~0 .lut_mask = 16'hDFEE;
defparam \sevenseg|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \sevenseg|WideOr6~0 (
// Equation(s):
// \sevenseg|WideOr6~0_combout  = (\cpu|regfile|q0 [15]) # ((\cpu|regfile|q0 [14] & ((!\cpu|regfile|q0 [13]) # (!\cpu|regfile|q0 [12]))) # (!\cpu|regfile|q0 [14] & ((\cpu|regfile|q0 [13]))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr6~0 .lut_mask = 16'hDFEE;
defparam \sevenseg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneive_lcell_comb \sevenseg|WideOr13~0 (
// Equation(s):
// \sevenseg|WideOr13~0_combout  = (\cpu|regfile|q2 [15]) # ((\cpu|regfile|q2 [13] & ((!\cpu|regfile|q2 [14]) # (!\cpu|regfile|q2 [12]))) # (!\cpu|regfile|q2 [13] & ((\cpu|regfile|q2 [14]))))

	.dataa(\cpu|regfile|q2 [13]),
	.datab(\cpu|regfile|q2 [15]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr13~0 .lut_mask = 16'hDFEE;
defparam \sevenseg|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \sevenseg|Mux6~1 (
// Equation(s):
// \sevenseg|Mux6~1_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((\sevenseg|WideOr13~0_combout ))) # (!\sevenseg|count1 [0] & (\sevenseg|WideOr6~0_combout ))))

	.dataa(\sevenseg|WideOr6~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~1 .lut_mask = 16'hF2C2;
defparam \sevenseg|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneive_lcell_comb \sevenseg|WideOr20~0 (
// Equation(s):
// \sevenseg|WideOr20~0_combout  = (\cpu|regfile|q4 [15]) # ((\cpu|regfile|q4 [13] & ((!\cpu|regfile|q4 [14]) # (!\cpu|regfile|q4 [12]))) # (!\cpu|regfile|q4 [13] & ((\cpu|regfile|q4 [14]))))

	.dataa(\cpu|regfile|q4 [12]),
	.datab(\cpu|regfile|q4 [13]),
	.datac(\cpu|regfile|q4 [15]),
	.datad(\cpu|regfile|q4 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr20~0 .lut_mask = 16'hF7FC;
defparam \sevenseg|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \sevenseg|Mux6~2 (
// Equation(s):
// \sevenseg|Mux6~2_combout  = (\sevenseg|Mux6~1_combout  & ((\sevenseg|WideOr27~0_combout ) # ((!\sevenseg|count1 [1])))) # (!\sevenseg|Mux6~1_combout  & (((\sevenseg|count1 [1] & \sevenseg|WideOr20~0_combout ))))

	.dataa(\sevenseg|WideOr27~0_combout ),
	.datab(\sevenseg|Mux6~1_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr20~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~2 .lut_mask = 16'hBC8C;
defparam \sevenseg|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \sevenseg|Mux6~5 (
// Equation(s):
// \sevenseg|Mux6~5_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (\sevenseg|WideOr48~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux6~2_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((!\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr48~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux6~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~5 .lut_mask = 16'h8F85;
defparam \sevenseg|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \sevenseg|Mux6~6 (
// Equation(s):
// \sevenseg|Mux6~6_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux6~5_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux6~5_combout  & (\sevenseg|WideOr34~0_combout )) # (!\sevenseg|Mux6~5_combout  & ((\sevenseg|WideOr41~0_combout )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr34~0_combout ),
	.datac(\sevenseg|WideOr41~0_combout ),
	.datad(\sevenseg|Mux6~5_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~6 .lut_mask = 16'hEE50;
defparam \sevenseg|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \sevenseg|Mux6~7 (
// Equation(s):
// \sevenseg|Mux6~7_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux6~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux6~6_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux6~7 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \sevenseg|WideOr40~0 (
// Equation(s):
// \sevenseg|WideOr40~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q  & (!\cpu|sr1|q[15]~_Duplicate_1_q  & ((\cpu|sr1|q[12]~_Duplicate_1_q ) # (!\cpu|sr1|q[14]~_Duplicate_1_q )))) # (!\cpu|sr1|q[13]~_Duplicate_1_q  & ((\cpu|sr1|q[14]~_Duplicate_1_q  & 
// ((\cpu|sr1|q[15]~_Duplicate_1_q ))) # (!\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[12]~_Duplicate_1_q  & !\cpu|sr1|q[15]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr40~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr40~0 .lut_mask = 16'h44B2;
defparam \sevenseg|WideOr40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneive_lcell_comb \sevenseg|WideOr19~0 (
// Equation(s):
// \sevenseg|WideOr19~0_combout  = (\cpu|regfile|q4 [13] & (!\cpu|regfile|q4 [15] & ((\cpu|regfile|q4 [12]) # (!\cpu|regfile|q4 [14])))) # (!\cpu|regfile|q4 [13] & ((\cpu|regfile|q4 [14] & ((\cpu|regfile|q4 [15]))) # (!\cpu|regfile|q4 [14] & (\cpu|regfile|q4 
// [12] & !\cpu|regfile|q4 [15]))))

	.dataa(\cpu|regfile|q4 [13]),
	.datab(\cpu|regfile|q4 [14]),
	.datac(\cpu|regfile|q4 [12]),
	.datad(\cpu|regfile|q4 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr19~0 .lut_mask = 16'h44B2;
defparam \sevenseg|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneive_lcell_comb \sevenseg|WideOr26~0 (
// Equation(s):
// \sevenseg|WideOr26~0_combout  = (\cpu|regfile|q6 [14] & ((\cpu|regfile|q6 [15] & ((!\cpu|regfile|q6 [13]))) # (!\cpu|regfile|q6 [15] & (\cpu|regfile|q6 [12] & \cpu|regfile|q6 [13])))) # (!\cpu|regfile|q6 [14] & (!\cpu|regfile|q6 [15] & ((\cpu|regfile|q6 
// [12]) # (\cpu|regfile|q6 [13]))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr26~0 .lut_mask = 16'h3198;
defparam \sevenseg|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr12~0 (
// Equation(s):
// \sevenseg|WideOr12~0_combout  = (\cpu|regfile|q2 [15] & (\cpu|regfile|q2 [14] & ((!\cpu|regfile|q2 [13])))) # (!\cpu|regfile|q2 [15] & ((\cpu|regfile|q2 [14] & (\cpu|regfile|q2 [12] & \cpu|regfile|q2 [13])) # (!\cpu|regfile|q2 [14] & ((\cpu|regfile|q2 
// [12]) # (\cpu|regfile|q2 [13])))))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr12~0 .lut_mask = 16'h5198;
defparam \sevenseg|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N4
cycloneive_lcell_comb \sevenseg|WideOr5~0 (
// Equation(s):
// \sevenseg|WideOr5~0_combout  = (\cpu|regfile|q0 [14] & ((\cpu|regfile|q0 [15] & ((!\cpu|regfile|q0 [13]))) # (!\cpu|regfile|q0 [15] & (\cpu|regfile|q0 [12] & \cpu|regfile|q0 [13])))) # (!\cpu|regfile|q0 [14] & (!\cpu|regfile|q0 [15] & ((\cpu|regfile|q0 
// [12]) # (\cpu|regfile|q0 [13]))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [12]),
	.datac(\cpu|regfile|q0 [15]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr5~0 .lut_mask = 16'h0DA4;
defparam \sevenseg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \sevenseg|Mux5~0 (
// Equation(s):
// \sevenseg|Mux5~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr12~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|WideOr5~0_combout  & !\sevenseg|count1 [1]))))

	.dataa(\sevenseg|WideOr12~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr5~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux5~0 .lut_mask = 16'hCC47;
defparam \sevenseg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \sevenseg|Mux5~1 (
// Equation(s):
// \sevenseg|Mux5~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux5~0_combout  & ((!\sevenseg|WideOr26~0_combout ))) # (!\sevenseg|Mux5~0_combout  & (!\sevenseg|WideOr19~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux5~0_combout ))))

	.dataa(\sevenseg|WideOr19~0_combout ),
	.datab(\sevenseg|WideOr26~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux5~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux5~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneive_lcell_comb \sevenseg|WideOr47~0 (
// Equation(s):
// \sevenseg|WideOr47~0_combout  = (\cpu|alu|q [15] & (((!\cpu|alu|q [13] & \cpu|alu|q [14])))) # (!\cpu|alu|q [15] & ((\cpu|alu|q [12] & ((\cpu|alu|q [13]) # (!\cpu|alu|q [14]))) # (!\cpu|alu|q [12] & (\cpu|alu|q [13] & !\cpu|alu|q [14]))))

	.dataa(\cpu|alu|q [15]),
	.datab(\cpu|alu|q [12]),
	.datac(\cpu|alu|q [13]),
	.datad(\cpu|alu|q [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr47~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr47~0 .lut_mask = 16'h4A54;
defparam \sevenseg|WideOr47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \sevenseg|Mux5~2 (
// Equation(s):
// \sevenseg|Mux5~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr47~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux5~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux5~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr47~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux5~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_lcell_comb \sevenseg|WideOr33~0 (
// Equation(s):
// \sevenseg|WideOr33~0_combout  = (\cpu|pc|q [15] & (!\cpu|pc|q [13] & (\cpu|pc|q [14]))) # (!\cpu|pc|q [15] & ((\cpu|pc|q [13] & ((\cpu|pc|q [12]) # (!\cpu|pc|q [14]))) # (!\cpu|pc|q [13] & (!\cpu|pc|q [14] & \cpu|pc|q [12]))))

	.dataa(\cpu|pc|q [15]),
	.datab(\cpu|pc|q [13]),
	.datac(\cpu|pc|q [14]),
	.datad(\cpu|pc|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr33~0 .lut_mask = 16'h6524;
defparam \sevenseg|WideOr33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux5~3 (
// Equation(s):
// \sevenseg|Mux5~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux5~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux5~2_combout  & (!\sevenseg|WideOr40~0_combout )) # (!\sevenseg|Mux5~2_combout  & ((!\sevenseg|WideOr33~0_combout )))))

	.dataa(\sevenseg|WideOr40~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux5~2_combout ),
	.datad(\sevenseg|WideOr33~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux5~3 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \sevenseg|Mux5~4 (
// Equation(s):
// \sevenseg|Mux5~4_combout  = (\sevenseg|Mux5~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux5~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux5~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \sevenseg|WideOr32~0 (
// Equation(s):
// \sevenseg|WideOr32~0_combout  = (\cpu|pc|q [13] & (!\cpu|pc|q [15] & ((\cpu|pc|q [12])))) # (!\cpu|pc|q [13] & ((\cpu|pc|q [14] & (!\cpu|pc|q [15])) # (!\cpu|pc|q [14] & ((\cpu|pc|q [12])))))

	.dataa(\cpu|pc|q [15]),
	.datab(\cpu|pc|q [14]),
	.datac(\cpu|pc|q [12]),
	.datad(\cpu|pc|q [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr32~0 .lut_mask = 16'h5074;
defparam \sevenseg|WideOr32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr39~0 (
// Equation(s):
// \sevenseg|WideOr39~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q  & (((\cpu|sr1|q[12]~_Duplicate_1_q  & !\cpu|sr1|q[15]~_Duplicate_1_q )))) # (!\cpu|sr1|q[13]~_Duplicate_1_q  & ((\cpu|sr1|q[14]~_Duplicate_1_q  & ((!\cpu|sr1|q[15]~_Duplicate_1_q ))) # 
// (!\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[12]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr39~0 .lut_mask = 16'h10F4;
defparam \sevenseg|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \sevenseg|WideOr46~0 (
// Equation(s):
// \sevenseg|WideOr46~0_combout  = (\cpu|alu|q [13] & (((!\cpu|alu|q [15] & \cpu|alu|q [12])))) # (!\cpu|alu|q [13] & ((\cpu|alu|q [14] & (!\cpu|alu|q [15])) # (!\cpu|alu|q [14] & ((\cpu|alu|q [12])))))

	.dataa(\cpu|alu|q [13]),
	.datab(\cpu|alu|q [14]),
	.datac(\cpu|alu|q [15]),
	.datad(\cpu|alu|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr46~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr46~0 .lut_mask = 16'h1F04;
defparam \sevenseg|WideOr46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr18~0 (
// Equation(s):
// \sevenseg|WideOr18~0_combout  = (\cpu|regfile|q4 [13] & (\cpu|regfile|q4 [12] & (!\cpu|regfile|q4 [15]))) # (!\cpu|regfile|q4 [13] & ((\cpu|regfile|q4 [14] & ((!\cpu|regfile|q4 [15]))) # (!\cpu|regfile|q4 [14] & (\cpu|regfile|q4 [12]))))

	.dataa(\cpu|regfile|q4 [12]),
	.datab(\cpu|regfile|q4 [13]),
	.datac(\cpu|regfile|q4 [15]),
	.datad(\cpu|regfile|q4 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr18~0 .lut_mask = 16'h0B2A;
defparam \sevenseg|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \sevenseg|WideOr4~0 (
// Equation(s):
// \sevenseg|WideOr4~0_combout  = (\cpu|regfile|q0 [13] & (((!\cpu|regfile|q0 [15] & \cpu|regfile|q0 [12])))) # (!\cpu|regfile|q0 [13] & ((\cpu|regfile|q0 [14] & (!\cpu|regfile|q0 [15])) # (!\cpu|regfile|q0 [14] & ((\cpu|regfile|q0 [12])))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr4~0 .lut_mask = 16'h3072;
defparam \sevenseg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneive_lcell_comb \sevenseg|WideOr11~0 (
// Equation(s):
// \sevenseg|WideOr11~0_combout  = (\cpu|regfile|q2 [13] & (!\cpu|regfile|q2 [15] & ((\cpu|regfile|q2 [12])))) # (!\cpu|regfile|q2 [13] & ((\cpu|regfile|q2 [14] & (!\cpu|regfile|q2 [15])) # (!\cpu|regfile|q2 [14] & ((\cpu|regfile|q2 [12])))))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr11~0 .lut_mask = 16'h5074;
defparam \sevenseg|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \sevenseg|Mux4~0 (
// Equation(s):
// \sevenseg|Mux4~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr11~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr4~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr4~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux4~0 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneive_lcell_comb \sevenseg|WideOr25~0 (
// Equation(s):
// \sevenseg|WideOr25~0_combout  = (\cpu|regfile|q6 [13] & (((!\cpu|regfile|q6 [15] & \cpu|regfile|q6 [12])))) # (!\cpu|regfile|q6 [13] & ((\cpu|regfile|q6 [14] & (!\cpu|regfile|q6 [15])) # (!\cpu|regfile|q6 [14] & ((\cpu|regfile|q6 [12])))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr25~0 .lut_mask = 16'h3072;
defparam \sevenseg|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \sevenseg|Mux4~1 (
// Equation(s):
// \sevenseg|Mux4~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux4~0_combout  & ((!\sevenseg|WideOr25~0_combout ))) # (!\sevenseg|Mux4~0_combout  & (!\sevenseg|WideOr18~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux4~0_combout ))))

	.dataa(\sevenseg|WideOr18~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|Mux4~0_combout ),
	.datad(\sevenseg|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux4~1 .lut_mask = 16'h34F4;
defparam \sevenseg|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \sevenseg|Mux4~2 (
// Equation(s):
// \sevenseg|Mux4~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr46~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux4~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|WideOr46~0_combout ),
	.datad(\sevenseg|Mux4~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux4~2 .lut_mask = 16'h6E4C;
defparam \sevenseg|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux4~3 (
// Equation(s):
// \sevenseg|Mux4~3_combout  = (\sevenseg|Mux4~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr39~0_combout )))) # (!\sevenseg|Mux4~2_combout  & (!\sevenseg|WideOr32~0_combout  & ((!\sevenseg|Mux6~0_combout ))))

	.dataa(\sevenseg|WideOr32~0_combout ),
	.datab(\sevenseg|WideOr39~0_combout ),
	.datac(\sevenseg|Mux4~2_combout ),
	.datad(\sevenseg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux4~3 .lut_mask = 16'hF035;
defparam \sevenseg|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \sevenseg|Mux4~4 (
// Equation(s):
// \sevenseg|Mux4~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux4~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux4~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux4~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneive_lcell_comb \sevenseg|WideOr10~0 (
// Equation(s):
// \sevenseg|WideOr10~0_combout  = (\cpu|regfile|q2 [13] & ((\cpu|regfile|q2 [14] & ((\cpu|regfile|q2 [12]))) # (!\cpu|regfile|q2 [14] & (\cpu|regfile|q2 [15] & !\cpu|regfile|q2 [12])))) # (!\cpu|regfile|q2 [13] & (!\cpu|regfile|q2 [15] & (\cpu|regfile|q2 
// [14] $ (\cpu|regfile|q2 [12]))))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr10~0 .lut_mask = 16'hC214;
defparam \sevenseg|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \sevenseg|WideOr3~0 (
// Equation(s):
// \sevenseg|WideOr3~0_combout  = (\cpu|regfile|q0 [13] & ((\cpu|regfile|q0 [14] & ((\cpu|regfile|q0 [12]))) # (!\cpu|regfile|q0 [14] & (\cpu|regfile|q0 [15] & !\cpu|regfile|q0 [12])))) # (!\cpu|regfile|q0 [13] & (!\cpu|regfile|q0 [15] & (\cpu|regfile|q0 
// [14] $ (\cpu|regfile|q0 [12]))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr3~0 .lut_mask = 16'hA412;
defparam \sevenseg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneive_lcell_comb \sevenseg|WideOr17~0 (
// Equation(s):
// \sevenseg|WideOr17~0_combout  = (\cpu|regfile|q4 [13] & ((\cpu|regfile|q4 [14] & (\cpu|regfile|q4 [12])) # (!\cpu|regfile|q4 [14] & (!\cpu|regfile|q4 [12] & \cpu|regfile|q4 [15])))) # (!\cpu|regfile|q4 [13] & (!\cpu|regfile|q4 [15] & (\cpu|regfile|q4 [14] 
// $ (\cpu|regfile|q4 [12]))))

	.dataa(\cpu|regfile|q4 [13]),
	.datab(\cpu|regfile|q4 [14]),
	.datac(\cpu|regfile|q4 [12]),
	.datad(\cpu|regfile|q4 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr17~0 .lut_mask = 16'h8294;
defparam \sevenseg|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N14
cycloneive_lcell_comb \sevenseg|Mux3~0 (
// Equation(s):
// \sevenseg|Mux3~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|count1 [0]) # ((!\sevenseg|WideOr17~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|count1 [0] & (!\sevenseg|WideOr3~0_combout )))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr3~0_combout ),
	.datad(\sevenseg|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux3~0 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneive_lcell_comb \sevenseg|WideOr24~0 (
// Equation(s):
// \sevenseg|WideOr24~0_combout  = (\cpu|regfile|q6 [13] & ((\cpu|regfile|q6 [14] & ((\cpu|regfile|q6 [12]))) # (!\cpu|regfile|q6 [14] & (\cpu|regfile|q6 [15] & !\cpu|regfile|q6 [12])))) # (!\cpu|regfile|q6 [13] & (!\cpu|regfile|q6 [15] & (\cpu|regfile|q6 
// [14] $ (\cpu|regfile|q6 [12]))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr24~0 .lut_mask = 16'hA412;
defparam \sevenseg|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneive_lcell_comb \sevenseg|Mux3~1 (
// Equation(s):
// \sevenseg|Mux3~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux3~0_combout  & ((!\sevenseg|WideOr24~0_combout ))) # (!\sevenseg|Mux3~0_combout  & (!\sevenseg|WideOr10~0_combout )))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux3~0_combout ))))

	.dataa(\sevenseg|WideOr10~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|Mux3~0_combout ),
	.datad(\sevenseg|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux3~1 .lut_mask = 16'h34F4;
defparam \sevenseg|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cycloneive_lcell_comb \sevenseg|WideOr45~0 (
// Equation(s):
// \sevenseg|WideOr45~0_combout  = (\cpu|alu|q [13] & ((\cpu|alu|q [12] & ((\cpu|alu|q [14]))) # (!\cpu|alu|q [12] & (\cpu|alu|q [15] & !\cpu|alu|q [14])))) # (!\cpu|alu|q [13] & (!\cpu|alu|q [15] & (\cpu|alu|q [12] $ (\cpu|alu|q [14]))))

	.dataa(\cpu|alu|q [15]),
	.datab(\cpu|alu|q [12]),
	.datac(\cpu|alu|q [13]),
	.datad(\cpu|alu|q [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr45~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr45~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux3~2 (
// Equation(s):
// \sevenseg|Mux3~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr45~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux3~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux3~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr45~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux3~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \sevenseg|WideOr38~0 (
// Equation(s):
// \sevenseg|WideOr38~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q  & ((\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[12]~_Duplicate_1_q )) # (!\cpu|sr1|q[14]~_Duplicate_1_q  & (!\cpu|sr1|q[12]~_Duplicate_1_q  & \cpu|sr1|q[15]~_Duplicate_1_q )))) # 
// (!\cpu|sr1|q[13]~_Duplicate_1_q  & (!\cpu|sr1|q[15]~_Duplicate_1_q  & (\cpu|sr1|q[14]~_Duplicate_1_q  $ (\cpu|sr1|q[12]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr38~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr38~0 .lut_mask = 16'h8294;
defparam \sevenseg|WideOr38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \sevenseg|WideOr31~0 (
// Equation(s):
// \sevenseg|WideOr31~0_combout  = (\cpu|pc|q [13] & ((\cpu|pc|q [14] & ((\cpu|pc|q [12]))) # (!\cpu|pc|q [14] & (\cpu|pc|q [15] & !\cpu|pc|q [12])))) # (!\cpu|pc|q [13] & (!\cpu|pc|q [15] & (\cpu|pc|q [14] $ (\cpu|pc|q [12]))))

	.dataa(\cpu|pc|q [14]),
	.datab(\cpu|pc|q [13]),
	.datac(\cpu|pc|q [15]),
	.datad(\cpu|pc|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr31~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneive_lcell_comb \sevenseg|Mux3~3 (
// Equation(s):
// \sevenseg|Mux3~3_combout  = (\sevenseg|Mux6~0_combout  & (\sevenseg|Mux3~2_combout )) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux3~2_combout  & (!\sevenseg|WideOr38~0_combout )) # (!\sevenseg|Mux3~2_combout  & ((!\sevenseg|WideOr31~0_combout )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|Mux3~2_combout ),
	.datac(\sevenseg|WideOr38~0_combout ),
	.datad(\sevenseg|WideOr31~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux3~3 .lut_mask = 16'h8C9D;
defparam \sevenseg|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \sevenseg|Mux3~4 (
// Equation(s):
// \sevenseg|Mux3~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux3~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux3~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneive_lcell_comb \sevenseg|WideOr30~0 (
// Equation(s):
// \sevenseg|WideOr30~0_combout  = (\cpu|pc|q [15] & (\cpu|pc|q [14] & ((\cpu|pc|q [13]) # (!\cpu|pc|q [12])))) # (!\cpu|pc|q [15] & (\cpu|pc|q [13] & (!\cpu|pc|q [14] & !\cpu|pc|q [12])))

	.dataa(\cpu|pc|q [15]),
	.datab(\cpu|pc|q [13]),
	.datac(\cpu|pc|q [14]),
	.datad(\cpu|pc|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr30~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneive_lcell_comb \sevenseg|WideOr44~0 (
// Equation(s):
// \sevenseg|WideOr44~0_combout  = (\cpu|alu|q [15] & (\cpu|alu|q [14] & ((\cpu|alu|q [13]) # (!\cpu|alu|q [12])))) # (!\cpu|alu|q [15] & (!\cpu|alu|q [12] & (\cpu|alu|q [13] & !\cpu|alu|q [14])))

	.dataa(\cpu|alu|q [12]),
	.datab(\cpu|alu|q [13]),
	.datac(\cpu|alu|q [15]),
	.datad(\cpu|alu|q [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr44~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr44~0 .lut_mask = 16'hD004;
defparam \sevenseg|WideOr44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneive_lcell_comb \sevenseg|WideOr16~0 (
// Equation(s):
// \sevenseg|WideOr16~0_combout  = (\cpu|regfile|q4 [15] & (\cpu|regfile|q4 [14] & ((\cpu|regfile|q4 [13]) # (!\cpu|regfile|q4 [12])))) # (!\cpu|regfile|q4 [15] & (!\cpu|regfile|q4 [12] & (\cpu|regfile|q4 [13] & !\cpu|regfile|q4 [14])))

	.dataa(\cpu|regfile|q4 [12]),
	.datab(\cpu|regfile|q4 [13]),
	.datac(\cpu|regfile|q4 [15]),
	.datad(\cpu|regfile|q4 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr16~0 .lut_mask = 16'hD004;
defparam \sevenseg|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneive_lcell_comb \sevenseg|WideOr9~0 (
// Equation(s):
// \sevenseg|WideOr9~0_combout  = (\cpu|regfile|q2 [15] & (\cpu|regfile|q2 [14] & ((\cpu|regfile|q2 [13]) # (!\cpu|regfile|q2 [12])))) # (!\cpu|regfile|q2 [15] & (!\cpu|regfile|q2 [14] & (!\cpu|regfile|q2 [12] & \cpu|regfile|q2 [13])))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr9~0 .lut_mask = 16'h8908;
defparam \sevenseg|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \sevenseg|WideOr2~0 (
// Equation(s):
// \sevenseg|WideOr2~0_combout  = (\cpu|regfile|q0 [14] & (\cpu|regfile|q0 [15] & ((\cpu|regfile|q0 [13]) # (!\cpu|regfile|q0 [12])))) # (!\cpu|regfile|q0 [14] & (!\cpu|regfile|q0 [15] & (!\cpu|regfile|q0 [12] & \cpu|regfile|q0 [13])))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr2~0 .lut_mask = 16'h8908;
defparam \sevenseg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \sevenseg|Mux2~0 (
// Equation(s):
// \sevenseg|Mux2~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr9~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|count1 [1] & !\sevenseg|WideOr2~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr9~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux2~0 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneive_lcell_comb \sevenseg|WideOr23~0 (
// Equation(s):
// \sevenseg|WideOr23~0_combout  = (\cpu|regfile|q6 [14] & (\cpu|regfile|q6 [15] & ((\cpu|regfile|q6 [13]) # (!\cpu|regfile|q6 [12])))) # (!\cpu|regfile|q6 [14] & (!\cpu|regfile|q6 [15] & (!\cpu|regfile|q6 [12] & \cpu|regfile|q6 [13])))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr23~0 .lut_mask = 16'h8908;
defparam \sevenseg|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneive_lcell_comb \sevenseg|Mux2~1 (
// Equation(s):
// \sevenseg|Mux2~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux2~0_combout  & ((!\sevenseg|WideOr23~0_combout ))) # (!\sevenseg|Mux2~0_combout  & (!\sevenseg|WideOr16~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux2~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr16~0_combout ),
	.datac(\sevenseg|Mux2~0_combout ),
	.datad(\sevenseg|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux2~1 .lut_mask = 16'h52F2;
defparam \sevenseg|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneive_lcell_comb \sevenseg|Mux2~2 (
// Equation(s):
// \sevenseg|Mux2~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr44~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux2~1_combout ))))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|WideOr44~0_combout ),
	.datad(\sevenseg|Mux2~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux2~2 .lut_mask = 16'h6E2A;
defparam \sevenseg|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \sevenseg|WideOr37~0 (
// Equation(s):
// \sevenseg|WideOr37~0_combout  = (\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[15]~_Duplicate_1_q  & ((\cpu|sr1|q[13]~_Duplicate_1_q ) # (!\cpu|sr1|q[12]~_Duplicate_1_q )))) # (!\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[13]~_Duplicate_1_q  & 
// (!\cpu|sr1|q[12]~_Duplicate_1_q  & !\cpu|sr1|q[15]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr37~0 .lut_mask = 16'h8C02;
defparam \sevenseg|WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N22
cycloneive_lcell_comb \sevenseg|Mux2~3 (
// Equation(s):
// \sevenseg|Mux2~3_combout  = (\sevenseg|Mux2~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr37~0_combout )))) # (!\sevenseg|Mux2~2_combout  & (!\sevenseg|WideOr30~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr30~0_combout ),
	.datab(\sevenseg|Mux2~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr37~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux2~3 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux2~4 (
// Equation(s):
// \sevenseg|Mux2~4_combout  = (\sevenseg|Mux2~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux2~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux2~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \sevenseg|WideOr1~0 (
// Equation(s):
// \sevenseg|WideOr1~0_combout  = (\cpu|regfile|q0 [15] & ((\cpu|regfile|q0 [12] & ((\cpu|regfile|q0 [13]))) # (!\cpu|regfile|q0 [12] & (\cpu|regfile|q0 [14])))) # (!\cpu|regfile|q0 [15] & (\cpu|regfile|q0 [14] & (\cpu|regfile|q0 [12] $ (\cpu|regfile|q0 
// [13]))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr1~0 .lut_mask = 16'hCA28;
defparam \sevenseg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneive_lcell_comb \sevenseg|WideOr15~0 (
// Equation(s):
// \sevenseg|WideOr15~0_combout  = (\cpu|regfile|q4 [13] & ((\cpu|regfile|q4 [12] & ((\cpu|regfile|q4 [15]))) # (!\cpu|regfile|q4 [12] & (\cpu|regfile|q4 [14])))) # (!\cpu|regfile|q4 [13] & (\cpu|regfile|q4 [14] & (\cpu|regfile|q4 [12] $ (\cpu|regfile|q4 
// [15]))))

	.dataa(\cpu|regfile|q4 [13]),
	.datab(\cpu|regfile|q4 [14]),
	.datac(\cpu|regfile|q4 [12]),
	.datad(\cpu|regfile|q4 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr15~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneive_lcell_comb \sevenseg|Mux1~0 (
// Equation(s):
// \sevenseg|Mux1~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr15~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr1~0_combout  & ((!\sevenseg|count1 [0]))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr1~0_combout ),
	.datac(\sevenseg|WideOr15~0_combout ),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux1~0 .lut_mask = 16'hAA1B;
defparam \sevenseg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneive_lcell_comb \sevenseg|WideOr8~0 (
// Equation(s):
// \sevenseg|WideOr8~0_combout  = (\cpu|regfile|q2 [15] & ((\cpu|regfile|q2 [12] & ((\cpu|regfile|q2 [13]))) # (!\cpu|regfile|q2 [12] & (\cpu|regfile|q2 [14])))) # (!\cpu|regfile|q2 [15] & (\cpu|regfile|q2 [14] & (\cpu|regfile|q2 [12] $ (\cpu|regfile|q2 
// [13]))))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr8~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneive_lcell_comb \sevenseg|WideOr22~0 (
// Equation(s):
// \sevenseg|WideOr22~0_combout  = (\cpu|regfile|q6 [15] & ((\cpu|regfile|q6 [12] & ((\cpu|regfile|q6 [13]))) # (!\cpu|regfile|q6 [12] & (\cpu|regfile|q6 [14])))) # (!\cpu|regfile|q6 [15] & (\cpu|regfile|q6 [14] & (\cpu|regfile|q6 [12] $ (\cpu|regfile|q6 
// [13]))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr22~0 .lut_mask = 16'hCA28;
defparam \sevenseg|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneive_lcell_comb \sevenseg|Mux1~1 (
// Equation(s):
// \sevenseg|Mux1~1_combout  = (\sevenseg|Mux1~0_combout  & (((!\sevenseg|WideOr22~0_combout )) # (!\sevenseg|count1 [0]))) # (!\sevenseg|Mux1~0_combout  & (\sevenseg|count1 [0] & (!\sevenseg|WideOr8~0_combout )))

	.dataa(\sevenseg|Mux1~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr8~0_combout ),
	.datad(\sevenseg|WideOr22~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux1~1 .lut_mask = 16'h26AE;
defparam \sevenseg|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \sevenseg|WideOr43~0 (
// Equation(s):
// \sevenseg|WideOr43~0_combout  = (\cpu|alu|q [13] & ((\cpu|alu|q [12] & ((\cpu|alu|q [15]))) # (!\cpu|alu|q [12] & (\cpu|alu|q [14])))) # (!\cpu|alu|q [13] & (\cpu|alu|q [14] & (\cpu|alu|q [12] $ (\cpu|alu|q [15]))))

	.dataa(\cpu|alu|q [13]),
	.datab(\cpu|alu|q [14]),
	.datac(\cpu|alu|q [12]),
	.datad(\cpu|alu|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr43~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \sevenseg|Mux1~2 (
// Equation(s):
// \sevenseg|Mux1~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr43~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux1~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux1~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr43~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux1~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \sevenseg|WideOr29~0 (
// Equation(s):
// \sevenseg|WideOr29~0_combout  = (\cpu|pc|q [15] & ((\cpu|pc|q [12] & ((\cpu|pc|q [13]))) # (!\cpu|pc|q [12] & (\cpu|pc|q [14])))) # (!\cpu|pc|q [15] & (\cpu|pc|q [14] & (\cpu|pc|q [12] $ (\cpu|pc|q [13]))))

	.dataa(\cpu|pc|q [12]),
	.datab(\cpu|pc|q [14]),
	.datac(\cpu|pc|q [15]),
	.datad(\cpu|pc|q [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr29~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \sevenseg|WideOr36~0 (
// Equation(s):
// \sevenseg|WideOr36~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q  & ((\cpu|sr1|q[12]~_Duplicate_1_q  & ((\cpu|sr1|q[15]~_Duplicate_1_q ))) # (!\cpu|sr1|q[12]~_Duplicate_1_q  & (\cpu|sr1|q[14]~_Duplicate_1_q )))) # (!\cpu|sr1|q[13]~_Duplicate_1_q  & 
// (\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[12]~_Duplicate_1_q  $ (\cpu|sr1|q[15]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr36~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \sevenseg|Mux1~3 (
// Equation(s):
// \sevenseg|Mux1~3_combout  = (\sevenseg|Mux1~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr36~0_combout )))) # (!\sevenseg|Mux1~2_combout  & (!\sevenseg|WideOr29~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux1~2_combout ),
	.datab(\sevenseg|WideOr29~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr36~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux1~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \sevenseg|Mux1~4 (
// Equation(s):
// \sevenseg|Mux1~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux1~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(\sevenseg|Mux1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux1~4 .lut_mask = 16'h5050;
defparam \sevenseg|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneive_lcell_comb \sevenseg|WideOr21~0 (
// Equation(s):
// \sevenseg|WideOr21~0_combout  = (\cpu|regfile|q6 [14] & (!\cpu|regfile|q6 [13] & ((\cpu|regfile|q6 [15]) # (!\cpu|regfile|q6 [12])))) # (!\cpu|regfile|q6 [14] & (\cpu|regfile|q6 [12] & (\cpu|regfile|q6 [15] $ (!\cpu|regfile|q6 [13]))))

	.dataa(\cpu|regfile|q6 [14]),
	.datab(\cpu|regfile|q6 [15]),
	.datac(\cpu|regfile|q6 [12]),
	.datad(\cpu|regfile|q6 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr21~0 .lut_mask = 16'h409A;
defparam \sevenseg|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneive_lcell_comb \sevenseg|WideOr14~0 (
// Equation(s):
// \sevenseg|WideOr14~0_combout  = (\cpu|regfile|q4 [13] & (\cpu|regfile|q4 [12] & (\cpu|regfile|q4 [15] & !\cpu|regfile|q4 [14]))) # (!\cpu|regfile|q4 [13] & (\cpu|regfile|q4 [14] $ (((\cpu|regfile|q4 [12] & !\cpu|regfile|q4 [15])))))

	.dataa(\cpu|regfile|q4 [12]),
	.datab(\cpu|regfile|q4 [13]),
	.datac(\cpu|regfile|q4 [15]),
	.datad(\cpu|regfile|q4 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr14~0 .lut_mask = 16'h3182;
defparam \sevenseg|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \sevenseg|WideOr0~0 (
// Equation(s):
// \sevenseg|WideOr0~0_combout  = (\cpu|regfile|q0 [14] & (!\cpu|regfile|q0 [13] & ((\cpu|regfile|q0 [15]) # (!\cpu|regfile|q0 [12])))) # (!\cpu|regfile|q0 [14] & (\cpu|regfile|q0 [12] & (\cpu|regfile|q0 [15] $ (!\cpu|regfile|q0 [13]))))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [15]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr0~0 .lut_mask = 16'h409A;
defparam \sevenseg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneive_lcell_comb \sevenseg|WideOr7~0 (
// Equation(s):
// \sevenseg|WideOr7~0_combout  = (\cpu|regfile|q2 [14] & (!\cpu|regfile|q2 [13] & ((\cpu|regfile|q2 [15]) # (!\cpu|regfile|q2 [12])))) # (!\cpu|regfile|q2 [14] & (\cpu|regfile|q2 [12] & (\cpu|regfile|q2 [15] $ (!\cpu|regfile|q2 [13]))))

	.dataa(\cpu|regfile|q2 [15]),
	.datab(\cpu|regfile|q2 [14]),
	.datac(\cpu|regfile|q2 [12]),
	.datad(\cpu|regfile|q2 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr7~0 .lut_mask = 16'h209C;
defparam \sevenseg|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneive_lcell_comb \sevenseg|Mux0~0 (
// Equation(s):
// \sevenseg|Mux0~0_combout  = (\sevenseg|count1 [1] & (\sevenseg|count1 [0])) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr7~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr0~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr0~0_combout ),
	.datad(\sevenseg|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux0~0 .lut_mask = 16'h89CD;
defparam \sevenseg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneive_lcell_comb \sevenseg|Mux0~1 (
// Equation(s):
// \sevenseg|Mux0~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux0~0_combout  & (!\sevenseg|WideOr21~0_combout )) # (!\sevenseg|Mux0~0_combout  & ((!\sevenseg|WideOr14~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux0~0_combout ))))

	.dataa(\sevenseg|WideOr21~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|WideOr14~0_combout ),
	.datad(\sevenseg|Mux0~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux0~1 .lut_mask = 16'h770C;
defparam \sevenseg|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \sevenseg|WideOr42~0 (
// Equation(s):
// \sevenseg|WideOr42~0_combout  = (\cpu|alu|q [13] & (!\cpu|alu|q [14] & (\cpu|alu|q [12] & \cpu|alu|q [15]))) # (!\cpu|alu|q [13] & (\cpu|alu|q [14] $ (((\cpu|alu|q [12] & !\cpu|alu|q [15])))))

	.dataa(\cpu|alu|q [13]),
	.datab(\cpu|alu|q [14]),
	.datac(\cpu|alu|q [12]),
	.datad(\cpu|alu|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr42~0 .lut_mask = 16'h6414;
defparam \sevenseg|WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \sevenseg|Mux0~2 (
// Equation(s):
// \sevenseg|Mux0~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr42~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux0~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux0~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr42~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux0~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \sevenseg|WideOr35~0 (
// Equation(s):
// \sevenseg|WideOr35~0_combout  = (\cpu|sr1|q[13]~_Duplicate_1_q  & (!\cpu|sr1|q[14]~_Duplicate_1_q  & (\cpu|sr1|q[12]~_Duplicate_1_q  & \cpu|sr1|q[15]~_Duplicate_1_q ))) # (!\cpu|sr1|q[13]~_Duplicate_1_q  & (\cpu|sr1|q[14]~_Duplicate_1_q  $ 
// (((\cpu|sr1|q[12]~_Duplicate_1_q  & !\cpu|sr1|q[15]~_Duplicate_1_q )))))

	.dataa(\cpu|sr1|q[13]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[14]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[15]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr35~0 .lut_mask = 16'h6414;
defparam \sevenseg|WideOr35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \sevenseg|WideOr28~0 (
// Equation(s):
// \sevenseg|WideOr28~0_combout  = (\cpu|pc|q [14] & (!\cpu|pc|q [13] & ((\cpu|pc|q [15]) # (!\cpu|pc|q [12])))) # (!\cpu|pc|q [14] & (\cpu|pc|q [12] & (\cpu|pc|q [15] $ (!\cpu|pc|q [13]))))

	.dataa(\cpu|pc|q [12]),
	.datab(\cpu|pc|q [14]),
	.datac(\cpu|pc|q [15]),
	.datad(\cpu|pc|q [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr28~0 .lut_mask = 16'h20C6;
defparam \sevenseg|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \sevenseg|Mux0~3 (
// Equation(s):
// \sevenseg|Mux0~3_combout  = (\sevenseg|Mux0~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr35~0_combout ))) # (!\sevenseg|Mux0~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr28~0_combout ))))

	.dataa(\sevenseg|Mux0~2_combout ),
	.datab(\sevenseg|WideOr35~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux0~3 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \sevenseg|Mux0~4 (
// Equation(s):
// \sevenseg|Mux0~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux0~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux0~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux0~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \sevenseg|WideOr69~0 (
// Equation(s):
// \sevenseg|WideOr69~0_combout  = (\cpu|regfile|q2 [11]) # ((\cpu|regfile|q2 [10] & ((!\cpu|regfile|q2 [9]) # (!\cpu|regfile|q2 [8]))) # (!\cpu|regfile|q2 [10] & ((\cpu|regfile|q2 [9]))))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr69~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr69~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \sevenseg|WideOr83~0 (
// Equation(s):
// \sevenseg|WideOr83~0_combout  = (\cpu|regfile|q6 [11]) # ((\cpu|regfile|q6 [10] & ((!\cpu|regfile|q6 [8]) # (!\cpu|regfile|q6 [9]))) # (!\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [9])))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr83~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr83~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneive_lcell_comb \sevenseg|WideOr76~0 (
// Equation(s):
// \sevenseg|WideOr76~0_combout  = (\cpu|regfile|q4 [11]) # ((\cpu|regfile|q4 [10] & ((!\cpu|regfile|q4 [9]) # (!\cpu|regfile|q4 [8]))) # (!\cpu|regfile|q4 [10] & ((\cpu|regfile|q4 [9]))))

	.dataa(\cpu|regfile|q4 [11]),
	.datab(\cpu|regfile|q4 [8]),
	.datac(\cpu|regfile|q4 [10]),
	.datad(\cpu|regfile|q4 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr76~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr76~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneive_lcell_comb \sevenseg|WideOr62~0 (
// Equation(s):
// \sevenseg|WideOr62~0_combout  = (\cpu|regfile|q0 [11]) # ((\cpu|regfile|q0 [9] & ((!\cpu|regfile|q0 [8]) # (!\cpu|regfile|q0 [10]))) # (!\cpu|regfile|q0 [9] & (\cpu|regfile|q0 [10])))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr62~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr62~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \sevenseg|Mux13~0 (
// Equation(s):
// \sevenseg|Mux13~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|WideOr76~0_combout ) # ((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & (((!\sevenseg|count1 [0] & \sevenseg|WideOr62~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr76~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr62~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux13~0 .lut_mask = 16'hADA8;
defparam \sevenseg|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \sevenseg|Mux13~1 (
// Equation(s):
// \sevenseg|Mux13~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux13~0_combout  & ((\sevenseg|WideOr83~0_combout ))) # (!\sevenseg|Mux13~0_combout  & (\sevenseg|WideOr69~0_combout )))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux13~0_combout ))))

	.dataa(\sevenseg|WideOr69~0_combout ),
	.datab(\sevenseg|WideOr83~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|Mux13~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux13~1 .lut_mask = 16'hCFA0;
defparam \sevenseg|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cycloneive_lcell_comb \sevenseg|WideOr104~0 (
// Equation(s):
// \sevenseg|WideOr104~0_combout  = (\cpu|alu|q [11]) # ((\cpu|alu|q [9] & ((!\cpu|alu|q [10]) # (!\cpu|alu|q [8]))) # (!\cpu|alu|q [9] & ((\cpu|alu|q [10]))))

	.dataa(\cpu|alu|q [8]),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|alu|q [10]),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr104~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr104~0 .lut_mask = 16'hFF7C;
defparam \sevenseg|WideOr104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \sevenseg|Mux13~2 (
// Equation(s):
// \sevenseg|Mux13~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((\sevenseg|WideOr104~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux13~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((!\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux13~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr104~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux13~2 .lut_mask = 16'hAD0D;
defparam \sevenseg|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneive_lcell_comb \sevenseg|WideOr97~0 (
// Equation(s):
// \sevenseg|WideOr97~0_combout  = (\cpu|sr1|q[11]~_Duplicate_1_q ) # ((\cpu|sr1|q[9]~_Duplicate_1_q  & ((!\cpu|sr1|q[8]~_Duplicate_1_q ) # (!\cpu|sr1|q[10]~_Duplicate_1_q ))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & (\cpu|sr1|q[10]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr97~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr97~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr90~0 (
// Equation(s):
// \sevenseg|WideOr90~0_combout  = (\cpu|pc|q [11]) # ((\cpu|pc|q [10] & ((!\cpu|pc|q [9]) # (!\cpu|pc|q [8]))) # (!\cpu|pc|q [10] & ((\cpu|pc|q [9]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr90~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr90~0 .lut_mask = 16'hFF7A;
defparam \sevenseg|WideOr90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \sevenseg|Mux13~3 (
// Equation(s):
// \sevenseg|Mux13~3_combout  = (\sevenseg|Mux13~2_combout  & (((\sevenseg|Mux6~0_combout ) # (\sevenseg|WideOr90~0_combout )))) # (!\sevenseg|Mux13~2_combout  & (\sevenseg|WideOr97~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux13~2_combout ),
	.datab(\sevenseg|WideOr97~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr90~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux13~3 .lut_mask = 16'hAEA4;
defparam \sevenseg|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \sevenseg|Mux13~4 (
// Equation(s):
// \sevenseg|Mux13~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux13~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux13~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux13~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \sevenseg|WideOr89~0 (
// Equation(s):
// \sevenseg|WideOr89~0_combout  = (\cpu|pc|q [10] & ((\cpu|pc|q [9] & (\cpu|pc|q [8] & !\cpu|pc|q [11])) # (!\cpu|pc|q [9] & ((\cpu|pc|q [11]))))) # (!\cpu|pc|q [10] & (!\cpu|pc|q [11] & ((\cpu|pc|q [8]) # (\cpu|pc|q [9]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr89~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr89~0 .lut_mask = 16'h0AD4;
defparam \sevenseg|WideOr89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cycloneive_lcell_comb \sevenseg|WideOr96~0 (
// Equation(s):
// \sevenseg|WideOr96~0_combout  = (\cpu|sr1|q[11]~_Duplicate_1_q  & (!\cpu|sr1|q[9]~_Duplicate_1_q  & (\cpu|sr1|q[10]~_Duplicate_1_q ))) # (!\cpu|sr1|q[11]~_Duplicate_1_q  & ((\cpu|sr1|q[9]~_Duplicate_1_q  & ((\cpu|sr1|q[8]~_Duplicate_1_q ) # 
// (!\cpu|sr1|q[10]~_Duplicate_1_q ))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & (!\cpu|sr1|q[10]~_Duplicate_1_q  & \cpu|sr1|q[8]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr96~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr96~0 .lut_mask = 16'h6524;
defparam \sevenseg|WideOr96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \sevenseg|WideOr68~0 (
// Equation(s):
// \sevenseg|WideOr68~0_combout  = (\cpu|regfile|q2 [11] & (((\cpu|regfile|q2 [10] & !\cpu|regfile|q2 [9])))) # (!\cpu|regfile|q2 [11] & ((\cpu|regfile|q2 [8] & ((\cpu|regfile|q2 [9]) # (!\cpu|regfile|q2 [10]))) # (!\cpu|regfile|q2 [8] & (!\cpu|regfile|q2 
// [10] & \cpu|regfile|q2 [9]))))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr68~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr68~0 .lut_mask = 16'h23C2;
defparam \sevenseg|WideOr68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \sevenseg|WideOr61~0 (
// Equation(s):
// \sevenseg|WideOr61~0_combout  = (\cpu|regfile|q0 [9] & (!\cpu|regfile|q0 [11] & ((\cpu|regfile|q0 [8]) # (!\cpu|regfile|q0 [10])))) # (!\cpu|regfile|q0 [9] & ((\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [11])) # (!\cpu|regfile|q0 [10] & (!\cpu|regfile|q0 
// [11] & \cpu|regfile|q0 [8]))))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr61~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr61~0 .lut_mask = 16'h4B42;
defparam \sevenseg|WideOr61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \sevenseg|Mux12~0 (
// Equation(s):
// \sevenseg|Mux12~0_combout  = (\sevenseg|count1 [0] & ((\sevenseg|count1 [1]) # ((!\sevenseg|WideOr68~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr61~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|WideOr68~0_combout ),
	.datad(\sevenseg|WideOr61~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux12~0 .lut_mask = 16'h8A9B;
defparam \sevenseg|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneive_lcell_comb \sevenseg|WideOr75~0 (
// Equation(s):
// \sevenseg|WideOr75~0_combout  = (\cpu|regfile|q4 [9] & (!\cpu|regfile|q4 [11] & ((\cpu|regfile|q4 [8]) # (!\cpu|regfile|q4 [10])))) # (!\cpu|regfile|q4 [9] & ((\cpu|regfile|q4 [10] & (\cpu|regfile|q4 [11])) # (!\cpu|regfile|q4 [10] & (!\cpu|regfile|q4 
// [11] & \cpu|regfile|q4 [8]))))

	.dataa(\cpu|regfile|q4 [9]),
	.datab(\cpu|regfile|q4 [10]),
	.datac(\cpu|regfile|q4 [11]),
	.datad(\cpu|regfile|q4 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr75~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr75~0 .lut_mask = 16'h4B42;
defparam \sevenseg|WideOr75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \sevenseg|WideOr82~0 (
// Equation(s):
// \sevenseg|WideOr82~0_combout  = (\cpu|regfile|q6 [11] & (\cpu|regfile|q6 [10] & (!\cpu|regfile|q6 [9]))) # (!\cpu|regfile|q6 [11] & ((\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [9] & \cpu|regfile|q6 [8])) # (!\cpu|regfile|q6 [10] & ((\cpu|regfile|q6 [9]) # 
// (\cpu|regfile|q6 [8])))))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr82~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr82~0 .lut_mask = 16'h5918;
defparam \sevenseg|WideOr82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \sevenseg|Mux12~1 (
// Equation(s):
// \sevenseg|Mux12~1_combout  = (\sevenseg|Mux12~0_combout  & (((!\sevenseg|WideOr82~0_combout ) # (!\sevenseg|count1 [1])))) # (!\sevenseg|Mux12~0_combout  & (!\sevenseg|WideOr75~0_combout  & (\sevenseg|count1 [1])))

	.dataa(\sevenseg|Mux12~0_combout ),
	.datab(\sevenseg|WideOr75~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr82~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux12~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \sevenseg|WideOr103~0 (
// Equation(s):
// \sevenseg|WideOr103~0_combout  = (\cpu|alu|q [9] & (!\cpu|alu|q [11] & ((\cpu|alu|q [8]) # (!\cpu|alu|q [10])))) # (!\cpu|alu|q [9] & ((\cpu|alu|q [10] & ((\cpu|alu|q [11]))) # (!\cpu|alu|q [10] & (\cpu|alu|q [8] & !\cpu|alu|q [11]))))

	.dataa(\cpu|alu|q [8]),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|alu|q [10]),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr103~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr103~0 .lut_mask = 16'h308E;
defparam \sevenseg|WideOr103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \sevenseg|Mux12~2 (
// Equation(s):
// \sevenseg|Mux12~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr103~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux12~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux12~1_combout ),
	.datad(\sevenseg|WideOr103~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux12~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \sevenseg|Mux12~3 (
// Equation(s):
// \sevenseg|Mux12~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux12~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux12~2_combout  & ((!\sevenseg|WideOr96~0_combout ))) # (!\sevenseg|Mux12~2_combout  & (!\sevenseg|WideOr89~0_combout 
// ))))

	.dataa(\sevenseg|WideOr89~0_combout ),
	.datab(\sevenseg|WideOr96~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|Mux12~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux12~3 .lut_mask = 16'hF305;
defparam \sevenseg|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneive_lcell_comb \sevenseg|Mux12~4 (
// Equation(s):
// \sevenseg|Mux12~4_combout  = (\sevenseg|Mux12~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux12~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux12~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cycloneive_lcell_comb \sevenseg|WideOr95~0 (
// Equation(s):
// \sevenseg|WideOr95~0_combout  = (\cpu|sr1|q[9]~_Duplicate_1_q  & (!\cpu|sr1|q[11]~_Duplicate_1_q  & ((\cpu|sr1|q[8]~_Duplicate_1_q )))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & ((\cpu|sr1|q[10]~_Duplicate_1_q  & (!\cpu|sr1|q[11]~_Duplicate_1_q )) # 
// (!\cpu|sr1|q[10]~_Duplicate_1_q  & ((\cpu|sr1|q[8]~_Duplicate_1_q )))))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr95~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr95~0 .lut_mask = 16'h5710;
defparam \sevenseg|WideOr95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \sevenseg|WideOr102~0 (
// Equation(s):
// \sevenseg|WideOr102~0_combout  = (\cpu|alu|q [9] & (((!\cpu|alu|q [11] & \cpu|alu|q [8])))) # (!\cpu|alu|q [9] & ((\cpu|alu|q [10] & (!\cpu|alu|q [11])) # (!\cpu|alu|q [10] & ((\cpu|alu|q [8])))))

	.dataa(\cpu|alu|q [10]),
	.datab(\cpu|alu|q [11]),
	.datac(\cpu|alu|q [9]),
	.datad(\cpu|alu|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr102~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr102~0 .lut_mask = 16'h3702;
defparam \sevenseg|WideOr102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \sevenseg|WideOr81~0 (
// Equation(s):
// \sevenseg|WideOr81~0_combout  = (\cpu|regfile|q6 [9] & (!\cpu|regfile|q6 [11] & ((\cpu|regfile|q6 [8])))) # (!\cpu|regfile|q6 [9] & ((\cpu|regfile|q6 [10] & (!\cpu|regfile|q6 [11])) # (!\cpu|regfile|q6 [10] & ((\cpu|regfile|q6 [8])))))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr81~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr81~0 .lut_mask = 16'h5704;
defparam \sevenseg|WideOr81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \sevenseg|WideOr67~0 (
// Equation(s):
// \sevenseg|WideOr67~0_combout  = (\cpu|regfile|q2 [9] & (\cpu|regfile|q2 [8] & (!\cpu|regfile|q2 [11]))) # (!\cpu|regfile|q2 [9] & ((\cpu|regfile|q2 [10] & ((!\cpu|regfile|q2 [11]))) # (!\cpu|regfile|q2 [10] & (\cpu|regfile|q2 [8]))))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr67~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr67~0 .lut_mask = 16'h223A;
defparam \sevenseg|WideOr67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneive_lcell_comb \sevenseg|WideOr74~0 (
// Equation(s):
// \sevenseg|WideOr74~0_combout  = (\cpu|regfile|q4 [9] & (!\cpu|regfile|q4 [11] & (\cpu|regfile|q4 [8]))) # (!\cpu|regfile|q4 [9] & ((\cpu|regfile|q4 [10] & (!\cpu|regfile|q4 [11])) # (!\cpu|regfile|q4 [10] & ((\cpu|regfile|q4 [8])))))

	.dataa(\cpu|regfile|q4 [11]),
	.datab(\cpu|regfile|q4 [8]),
	.datac(\cpu|regfile|q4 [10]),
	.datad(\cpu|regfile|q4 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr74~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr74~0 .lut_mask = 16'h445C;
defparam \sevenseg|WideOr74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \sevenseg|WideOr60~0 (
// Equation(s):
// \sevenseg|WideOr60~0_combout  = (\cpu|regfile|q0 [9] & (((!\cpu|regfile|q0 [11] & \cpu|regfile|q0 [8])))) # (!\cpu|regfile|q0 [9] & ((\cpu|regfile|q0 [10] & (!\cpu|regfile|q0 [11])) # (!\cpu|regfile|q0 [10] & ((\cpu|regfile|q0 [8])))))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr60~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr60~0 .lut_mask = 16'h1F04;
defparam \sevenseg|WideOr60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \sevenseg|Mux11~0 (
// Equation(s):
// \sevenseg|Mux11~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr74~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr60~0_combout )))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr74~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr60~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux11~0 .lut_mask = 16'hB0B5;
defparam \sevenseg|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneive_lcell_comb \sevenseg|Mux11~1 (
// Equation(s):
// \sevenseg|Mux11~1_combout  = (\sevenseg|Mux11~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr81~0_combout ))) # (!\sevenseg|Mux11~0_combout  & (((!\sevenseg|WideOr67~0_combout  & \sevenseg|count1 [0]))))

	.dataa(\sevenseg|WideOr81~0_combout ),
	.datab(\sevenseg|WideOr67~0_combout ),
	.datac(\sevenseg|Mux11~0_combout ),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux11~1 .lut_mask = 16'h53F0;
defparam \sevenseg|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux11~2 (
// Equation(s):
// \sevenseg|Mux11~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr102~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux11~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|WideOr102~0_combout ),
	.datad(\sevenseg|Mux11~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux11~2 .lut_mask = 16'h6E4C;
defparam \sevenseg|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \sevenseg|WideOr88~0 (
// Equation(s):
// \sevenseg|WideOr88~0_combout  = (\cpu|pc|q [9] & (((\cpu|pc|q [8] & !\cpu|pc|q [11])))) # (!\cpu|pc|q [9] & ((\cpu|pc|q [10] & ((!\cpu|pc|q [11]))) # (!\cpu|pc|q [10] & (\cpu|pc|q [8]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr88~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr88~0 .lut_mask = 16'h04CE;
defparam \sevenseg|WideOr88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \sevenseg|Mux11~3 (
// Equation(s):
// \sevenseg|Mux11~3_combout  = (\sevenseg|Mux11~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr95~0_combout ))) # (!\sevenseg|Mux11~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr88~0_combout ))))

	.dataa(\sevenseg|WideOr95~0_combout ),
	.datab(\sevenseg|Mux11~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr88~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux11~3 .lut_mask = 16'hC4C7;
defparam \sevenseg|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux11~4 (
// Equation(s):
// \sevenseg|Mux11~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux11~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux11~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux11~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneive_lcell_comb \sevenseg|WideOr94~0 (
// Equation(s):
// \sevenseg|WideOr94~0_combout  = (\cpu|sr1|q[9]~_Duplicate_1_q  & ((\cpu|sr1|q[10]~_Duplicate_1_q  & ((\cpu|sr1|q[8]~_Duplicate_1_q ))) # (!\cpu|sr1|q[10]~_Duplicate_1_q  & (\cpu|sr1|q[11]~_Duplicate_1_q  & !\cpu|sr1|q[8]~_Duplicate_1_q )))) # 
// (!\cpu|sr1|q[9]~_Duplicate_1_q  & (!\cpu|sr1|q[11]~_Duplicate_1_q  & (\cpu|sr1|q[10]~_Duplicate_1_q  $ (\cpu|sr1|q[8]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr94~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr94~0 .lut_mask = 16'hC118;
defparam \sevenseg|WideOr94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneive_lcell_comb \sevenseg|WideOr101~0 (
// Equation(s):
// \sevenseg|WideOr101~0_combout  = (\cpu|alu|q [9] & ((\cpu|alu|q [8] & (\cpu|alu|q [10])) # (!\cpu|alu|q [8] & (!\cpu|alu|q [10] & \cpu|alu|q [11])))) # (!\cpu|alu|q [9] & (!\cpu|alu|q [11] & (\cpu|alu|q [8] $ (\cpu|alu|q [10]))))

	.dataa(\cpu|alu|q [8]),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|alu|q [10]),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr101~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr101~0 .lut_mask = 16'h8492;
defparam \sevenseg|WideOr101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \sevenseg|WideOr80~0 (
// Equation(s):
// \sevenseg|WideOr80~0_combout  = (\cpu|regfile|q6 [9] & ((\cpu|regfile|q6 [10] & ((\cpu|regfile|q6 [8]))) # (!\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [11] & !\cpu|regfile|q6 [8])))) # (!\cpu|regfile|q6 [9] & (!\cpu|regfile|q6 [11] & (\cpu|regfile|q6 [10] $ 
// (\cpu|regfile|q6 [8]))))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr80~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr80~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cycloneive_lcell_comb \sevenseg|WideOr59~0 (
// Equation(s):
// \sevenseg|WideOr59~0_combout  = (\cpu|regfile|q0 [9] & ((\cpu|regfile|q0 [10] & ((\cpu|regfile|q0 [8]))) # (!\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [11] & !\cpu|regfile|q0 [8])))) # (!\cpu|regfile|q0 [9] & (!\cpu|regfile|q0 [11] & (\cpu|regfile|q0 [10] $ 
// (\cpu|regfile|q0 [8]))))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr59~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr59~0 .lut_mask = 16'h8924;
defparam \sevenseg|WideOr59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \sevenseg|WideOr66~0 (
// Equation(s):
// \sevenseg|WideOr66~0_combout  = (\cpu|regfile|q2 [9] & ((\cpu|regfile|q2 [8] & ((\cpu|regfile|q2 [10]))) # (!\cpu|regfile|q2 [8] & (\cpu|regfile|q2 [11] & !\cpu|regfile|q2 [10])))) # (!\cpu|regfile|q2 [9] & (!\cpu|regfile|q2 [11] & (\cpu|regfile|q2 [8] $ 
// (\cpu|regfile|q2 [10]))))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr66~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr66~0 .lut_mask = 16'hA412;
defparam \sevenseg|WideOr66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \sevenseg|Mux10~0 (
// Equation(s):
// \sevenseg|Mux10~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr66~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr59~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr59~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr66~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux10~0 .lut_mask = 16'hA1F1;
defparam \sevenseg|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneive_lcell_comb \sevenseg|WideOr73~0 (
// Equation(s):
// \sevenseg|WideOr73~0_combout  = (\cpu|regfile|q4 [9] & ((\cpu|regfile|q4 [10] & ((\cpu|regfile|q4 [8]))) # (!\cpu|regfile|q4 [10] & (\cpu|regfile|q4 [11] & !\cpu|regfile|q4 [8])))) # (!\cpu|regfile|q4 [9] & (!\cpu|regfile|q4 [11] & (\cpu|regfile|q4 [10] $ 
// (\cpu|regfile|q4 [8]))))

	.dataa(\cpu|regfile|q4 [9]),
	.datab(\cpu|regfile|q4 [10]),
	.datac(\cpu|regfile|q4 [11]),
	.datad(\cpu|regfile|q4 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr73~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr73~0 .lut_mask = 16'h8924;
defparam \sevenseg|WideOr73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \sevenseg|Mux10~1 (
// Equation(s):
// \sevenseg|Mux10~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux10~0_combout  & (!\sevenseg|WideOr80~0_combout )) # (!\sevenseg|Mux10~0_combout  & ((!\sevenseg|WideOr73~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux10~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr80~0_combout ),
	.datac(\sevenseg|Mux10~0_combout ),
	.datad(\sevenseg|WideOr73~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux10~1 .lut_mask = 16'h707A;
defparam \sevenseg|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \sevenseg|Mux10~2 (
// Equation(s):
// \sevenseg|Mux10~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr101~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux10~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr101~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux10~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux10~2 .lut_mask = 16'h7A70;
defparam \sevenseg|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \sevenseg|WideOr87~0 (
// Equation(s):
// \sevenseg|WideOr87~0_combout  = (\cpu|pc|q [9] & ((\cpu|pc|q [10] & (\cpu|pc|q [8])) # (!\cpu|pc|q [10] & (!\cpu|pc|q [8] & \cpu|pc|q [11])))) # (!\cpu|pc|q [9] & (!\cpu|pc|q [11] & (\cpu|pc|q [10] $ (\cpu|pc|q [8]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr87~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr87~0 .lut_mask = 16'h9086;
defparam \sevenseg|WideOr87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \sevenseg|Mux10~3 (
// Equation(s):
// \sevenseg|Mux10~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux10~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux10~2_combout  & (!\sevenseg|WideOr94~0_combout )) # (!\sevenseg|Mux10~2_combout  & ((!\sevenseg|WideOr87~0_combout 
// )))))

	.dataa(\sevenseg|WideOr94~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux10~2_combout ),
	.datad(\sevenseg|WideOr87~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux10~3 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneive_lcell_comb \sevenseg|Mux10~4 (
// Equation(s):
// \sevenseg|Mux10~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux10~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux10~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux10~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneive_lcell_comb \sevenseg|WideOr93~0 (
// Equation(s):
// \sevenseg|WideOr93~0_combout  = (\cpu|sr1|q[11]~_Duplicate_1_q  & (\cpu|sr1|q[10]~_Duplicate_1_q  & ((\cpu|sr1|q[9]~_Duplicate_1_q ) # (!\cpu|sr1|q[8]~_Duplicate_1_q )))) # (!\cpu|sr1|q[11]~_Duplicate_1_q  & (\cpu|sr1|q[9]~_Duplicate_1_q  & 
// (!\cpu|sr1|q[10]~_Duplicate_1_q  & !\cpu|sr1|q[8]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr93~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr93~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \sevenseg|WideOr86~0 (
// Equation(s):
// \sevenseg|WideOr86~0_combout  = (\cpu|pc|q [10] & (\cpu|pc|q [11] & ((\cpu|pc|q [9]) # (!\cpu|pc|q [8])))) # (!\cpu|pc|q [10] & (!\cpu|pc|q [8] & (\cpu|pc|q [9] & !\cpu|pc|q [11])))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr86~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr86~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr100~0 (
// Equation(s):
// \sevenseg|WideOr100~0_combout  = (\cpu|alu|q [10] & (\cpu|alu|q [11] & ((\cpu|alu|q [9]) # (!\cpu|alu|q [8])))) # (!\cpu|alu|q [10] & (!\cpu|alu|q [11] & (\cpu|alu|q [9] & !\cpu|alu|q [8])))

	.dataa(\cpu|alu|q [10]),
	.datab(\cpu|alu|q [11]),
	.datac(\cpu|alu|q [9]),
	.datad(\cpu|alu|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr100~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr100~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cycloneive_lcell_comb \sevenseg|WideOr58~0 (
// Equation(s):
// \sevenseg|WideOr58~0_combout  = (\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [11] & ((\cpu|regfile|q0 [9]) # (!\cpu|regfile|q0 [8])))) # (!\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [9] & (!\cpu|regfile|q0 [11] & !\cpu|regfile|q0 [8])))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr58~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr58~0 .lut_mask = 16'h80C2;
defparam \sevenseg|WideOr58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneive_lcell_comb \sevenseg|WideOr72~0 (
// Equation(s):
// \sevenseg|WideOr72~0_combout  = (\cpu|regfile|q4 [11] & (\cpu|regfile|q4 [10] & ((\cpu|regfile|q4 [9]) # (!\cpu|regfile|q4 [8])))) # (!\cpu|regfile|q4 [11] & (!\cpu|regfile|q4 [8] & (!\cpu|regfile|q4 [10] & \cpu|regfile|q4 [9])))

	.dataa(\cpu|regfile|q4 [11]),
	.datab(\cpu|regfile|q4 [8]),
	.datac(\cpu|regfile|q4 [10]),
	.datad(\cpu|regfile|q4 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr72~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr72~0 .lut_mask = 16'hA120;
defparam \sevenseg|WideOr72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \sevenseg|Mux9~0 (
// Equation(s):
// \sevenseg|Mux9~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr72~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr58~0_combout ))))

	.dataa(\sevenseg|WideOr58~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr72~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux9~0 .lut_mask = 16'hCF11;
defparam \sevenseg|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \sevenseg|WideOr79~0 (
// Equation(s):
// \sevenseg|WideOr79~0_combout  = (\cpu|regfile|q6 [11] & (\cpu|regfile|q6 [10] & ((\cpu|regfile|q6 [9]) # (!\cpu|regfile|q6 [8])))) # (!\cpu|regfile|q6 [11] & (!\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [9] & !\cpu|regfile|q6 [8])))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr79~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr79~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \sevenseg|WideOr65~0 (
// Equation(s):
// \sevenseg|WideOr65~0_combout  = (\cpu|regfile|q2 [11] & (\cpu|regfile|q2 [10] & ((\cpu|regfile|q2 [9]) # (!\cpu|regfile|q2 [8])))) # (!\cpu|regfile|q2 [11] & (!\cpu|regfile|q2 [8] & (!\cpu|regfile|q2 [10] & \cpu|regfile|q2 [9])))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr65~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr65~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \sevenseg|Mux9~1 (
// Equation(s):
// \sevenseg|Mux9~1_combout  = (\sevenseg|Mux9~0_combout  & (((!\sevenseg|WideOr79~0_combout )) # (!\sevenseg|count1 [0]))) # (!\sevenseg|Mux9~0_combout  & (\sevenseg|count1 [0] & ((!\sevenseg|WideOr65~0_combout ))))

	.dataa(\sevenseg|Mux9~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr79~0_combout ),
	.datad(\sevenseg|WideOr65~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux9~1 .lut_mask = 16'h2A6E;
defparam \sevenseg|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \sevenseg|Mux9~2 (
// Equation(s):
// \sevenseg|Mux9~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr100~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux9~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr100~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux9~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux9~2 .lut_mask = 16'h7A70;
defparam \sevenseg|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \sevenseg|Mux9~3 (
// Equation(s):
// \sevenseg|Mux9~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux9~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux9~2_combout  & (!\sevenseg|WideOr93~0_combout )) # (!\sevenseg|Mux9~2_combout  & ((!\sevenseg|WideOr86~0_combout )))))

	.dataa(\sevenseg|WideOr93~0_combout ),
	.datab(\sevenseg|WideOr86~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|Mux9~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux9~3 .lut_mask = 16'hF503;
defparam \sevenseg|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \sevenseg|Mux9~4 (
// Equation(s):
// \sevenseg|Mux9~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux9~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux9~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux9~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneive_lcell_comb \sevenseg|WideOr78~0 (
// Equation(s):
// \sevenseg|WideOr78~0_combout  = (\cpu|regfile|q6 [11] & ((\cpu|regfile|q6 [8] & ((\cpu|regfile|q6 [9]))) # (!\cpu|regfile|q6 [8] & (\cpu|regfile|q6 [10])))) # (!\cpu|regfile|q6 [11] & (\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [8] $ (\cpu|regfile|q6 [9]))))

	.dataa(\cpu|regfile|q6 [8]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [11]),
	.datad(\cpu|regfile|q6 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr78~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr78~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneive_lcell_comb \sevenseg|WideOr64~0 (
// Equation(s):
// \sevenseg|WideOr64~0_combout  = (\cpu|regfile|q2 [11] & ((\cpu|regfile|q2 [8] & (\cpu|regfile|q2 [9])) # (!\cpu|regfile|q2 [8] & ((\cpu|regfile|q2 [10]))))) # (!\cpu|regfile|q2 [11] & (\cpu|regfile|q2 [10] & (\cpu|regfile|q2 [8] $ (\cpu|regfile|q2 [9]))))

	.dataa(\cpu|regfile|q2 [11]),
	.datab(\cpu|regfile|q2 [8]),
	.datac(\cpu|regfile|q2 [9]),
	.datad(\cpu|regfile|q2 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr64~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr64~0 .lut_mask = 16'hB680;
defparam \sevenseg|WideOr64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \sevenseg|WideOr57~0 (
// Equation(s):
// \sevenseg|WideOr57~0_combout  = (\cpu|regfile|q0 [9] & ((\cpu|regfile|q0 [8] & ((\cpu|regfile|q0 [11]))) # (!\cpu|regfile|q0 [8] & (\cpu|regfile|q0 [10])))) # (!\cpu|regfile|q0 [9] & (\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [11] $ (\cpu|regfile|q0 [8]))))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr57~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr57~0 .lut_mask = 16'hA4C8;
defparam \sevenseg|WideOr57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneive_lcell_comb \sevenseg|Mux8~0 (
// Equation(s):
// \sevenseg|Mux8~0_combout  = (\sevenseg|count1 [0] & ((\sevenseg|count1 [1]) # ((!\sevenseg|WideOr64~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr57~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|WideOr64~0_combout ),
	.datad(\sevenseg|WideOr57~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux8~0 .lut_mask = 16'h8A9B;
defparam \sevenseg|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneive_lcell_comb \sevenseg|WideOr71~0 (
// Equation(s):
// \sevenseg|WideOr71~0_combout  = (\cpu|regfile|q4 [9] & ((\cpu|regfile|q4 [8] & ((\cpu|regfile|q4 [11]))) # (!\cpu|regfile|q4 [8] & (\cpu|regfile|q4 [10])))) # (!\cpu|regfile|q4 [9] & (\cpu|regfile|q4 [10] & (\cpu|regfile|q4 [11] $ (\cpu|regfile|q4 [8]))))

	.dataa(\cpu|regfile|q4 [9]),
	.datab(\cpu|regfile|q4 [10]),
	.datac(\cpu|regfile|q4 [11]),
	.datad(\cpu|regfile|q4 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr71~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr71~0 .lut_mask = 16'hA4C8;
defparam \sevenseg|WideOr71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cycloneive_lcell_comb \sevenseg|Mux8~1 (
// Equation(s):
// \sevenseg|Mux8~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux8~0_combout  & (!\sevenseg|WideOr78~0_combout )) # (!\sevenseg|Mux8~0_combout  & ((!\sevenseg|WideOr71~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux8~0_combout ))))

	.dataa(\sevenseg|WideOr78~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|Mux8~0_combout ),
	.datad(\sevenseg|WideOr71~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux8~1 .lut_mask = 16'h707C;
defparam \sevenseg|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr99~0 (
// Equation(s):
// \sevenseg|WideOr99~0_combout  = (\cpu|alu|q [9] & ((\cpu|alu|q [8] & ((\cpu|alu|q [11]))) # (!\cpu|alu|q [8] & (\cpu|alu|q [10])))) # (!\cpu|alu|q [9] & (\cpu|alu|q [10] & (\cpu|alu|q [8] $ (\cpu|alu|q [11]))))

	.dataa(\cpu|alu|q [8]),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|alu|q [10]),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr99~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr99~0 .lut_mask = 16'hD860;
defparam \sevenseg|WideOr99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \sevenseg|Mux8~2 (
// Equation(s):
// \sevenseg|Mux8~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr99~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & (\sevenseg|Mux8~1_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux8~1_combout ),
	.datad(\sevenseg|WideOr99~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux8~2 .lut_mask = 16'h62EA;
defparam \sevenseg|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \sevenseg|WideOr85~0 (
// Equation(s):
// \sevenseg|WideOr85~0_combout  = (\cpu|pc|q [9] & ((\cpu|pc|q [8] & ((\cpu|pc|q [11]))) # (!\cpu|pc|q [8] & (\cpu|pc|q [10])))) # (!\cpu|pc|q [9] & (\cpu|pc|q [10] & (\cpu|pc|q [8] $ (\cpu|pc|q [11]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr85~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr85~0 .lut_mask = 16'hE228;
defparam \sevenseg|WideOr85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cycloneive_lcell_comb \sevenseg|WideOr92~0 (
// Equation(s):
// \sevenseg|WideOr92~0_combout  = (\cpu|sr1|q[11]~_Duplicate_1_q  & ((\cpu|sr1|q[8]~_Duplicate_1_q  & (\cpu|sr1|q[9]~_Duplicate_1_q )) # (!\cpu|sr1|q[8]~_Duplicate_1_q  & ((\cpu|sr1|q[10]~_Duplicate_1_q ))))) # (!\cpu|sr1|q[11]~_Duplicate_1_q  & 
// (\cpu|sr1|q[10]~_Duplicate_1_q  & (\cpu|sr1|q[9]~_Duplicate_1_q  $ (\cpu|sr1|q[8]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr92~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr92~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux8~3 (
// Equation(s):
// \sevenseg|Mux8~3_combout  = (\sevenseg|Mux8~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr92~0_combout )))) # (!\sevenseg|Mux8~2_combout  & (!\sevenseg|WideOr85~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux8~2_combout ),
	.datab(\sevenseg|WideOr85~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr92~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux8~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \sevenseg|Mux8~4 (
// Equation(s):
// \sevenseg|Mux8~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux8~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux8~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux8~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \sevenseg|WideOr98~0 (
// Equation(s):
// \sevenseg|WideOr98~0_combout  = (\cpu|alu|q [9] & (\cpu|alu|q [8] & (!\cpu|alu|q [10] & \cpu|alu|q [11]))) # (!\cpu|alu|q [9] & (\cpu|alu|q [10] $ (((\cpu|alu|q [8] & !\cpu|alu|q [11])))))

	.dataa(\cpu|alu|q [8]),
	.datab(\cpu|alu|q [9]),
	.datac(\cpu|alu|q [10]),
	.datad(\cpu|alu|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr98~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr98~0 .lut_mask = 16'h3812;
defparam \sevenseg|WideOr98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \sevenseg|WideOr77~0 (
// Equation(s):
// \sevenseg|WideOr77~0_combout  = (\cpu|regfile|q6 [10] & (!\cpu|regfile|q6 [9] & ((\cpu|regfile|q6 [11]) # (!\cpu|regfile|q6 [8])))) # (!\cpu|regfile|q6 [10] & (\cpu|regfile|q6 [8] & (\cpu|regfile|q6 [11] $ (!\cpu|regfile|q6 [9]))))

	.dataa(\cpu|regfile|q6 [11]),
	.datab(\cpu|regfile|q6 [10]),
	.datac(\cpu|regfile|q6 [9]),
	.datad(\cpu|regfile|q6 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr77~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr77~0 .lut_mask = 16'h290C;
defparam \sevenseg|WideOr77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \sevenseg|WideOr63~0 (
// Equation(s):
// \sevenseg|WideOr63~0_combout  = (\cpu|regfile|q2 [10] & (!\cpu|regfile|q2 [9] & ((\cpu|regfile|q2 [11]) # (!\cpu|regfile|q2 [8])))) # (!\cpu|regfile|q2 [10] & (\cpu|regfile|q2 [8] & (\cpu|regfile|q2 [11] $ (!\cpu|regfile|q2 [9]))))

	.dataa(\cpu|regfile|q2 [8]),
	.datab(\cpu|regfile|q2 [11]),
	.datac(\cpu|regfile|q2 [10]),
	.datad(\cpu|regfile|q2 [9]),
	.cin(gnd),
	.combout(\sevenseg|WideOr63~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr63~0 .lut_mask = 16'h08D2;
defparam \sevenseg|WideOr63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cycloneive_lcell_comb \sevenseg|WideOr56~0 (
// Equation(s):
// \sevenseg|WideOr56~0_combout  = (\cpu|regfile|q0 [9] & (!\cpu|regfile|q0 [10] & (\cpu|regfile|q0 [11] & \cpu|regfile|q0 [8]))) # (!\cpu|regfile|q0 [9] & (\cpu|regfile|q0 [10] $ (((!\cpu|regfile|q0 [11] & \cpu|regfile|q0 [8])))))

	.dataa(\cpu|regfile|q0 [9]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [11]),
	.datad(\cpu|regfile|q0 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr56~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr56~0 .lut_mask = 16'h6144;
defparam \sevenseg|WideOr56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneive_lcell_comb \sevenseg|WideOr70~0 (
// Equation(s):
// \sevenseg|WideOr70~0_combout  = (\cpu|regfile|q4 [9] & (!\cpu|regfile|q4 [10] & (\cpu|regfile|q4 [11] & \cpu|regfile|q4 [8]))) # (!\cpu|regfile|q4 [9] & (\cpu|regfile|q4 [10] $ (((!\cpu|regfile|q4 [11] & \cpu|regfile|q4 [8])))))

	.dataa(\cpu|regfile|q4 [9]),
	.datab(\cpu|regfile|q4 [10]),
	.datac(\cpu|regfile|q4 [11]),
	.datad(\cpu|regfile|q4 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr70~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr70~0 .lut_mask = 16'h6144;
defparam \sevenseg|WideOr70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \sevenseg|Mux7~0 (
// Equation(s):
// \sevenseg|Mux7~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr70~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr56~0_combout  & ((!\sevenseg|count1 [0]))))

	.dataa(\sevenseg|WideOr56~0_combout ),
	.datab(\sevenseg|WideOr70~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux7~0 .lut_mask = 16'hF035;
defparam \sevenseg|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \sevenseg|Mux7~1 (
// Equation(s):
// \sevenseg|Mux7~1_combout  = (\sevenseg|Mux7~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr77~0_combout ))) # (!\sevenseg|Mux7~0_combout  & (((!\sevenseg|WideOr63~0_combout  & \sevenseg|count1 [0]))))

	.dataa(\sevenseg|WideOr77~0_combout ),
	.datab(\sevenseg|WideOr63~0_combout ),
	.datac(\sevenseg|Mux7~0_combout ),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux7~1 .lut_mask = 16'h53F0;
defparam \sevenseg|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \sevenseg|Mux7~2 (
// Equation(s):
// \sevenseg|Mux7~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr98~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux7~1_combout ))))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|WideOr98~0_combout ),
	.datad(\sevenseg|Mux7~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux7~2 .lut_mask = 16'h6E2A;
defparam \sevenseg|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \sevenseg|WideOr84~0 (
// Equation(s):
// \sevenseg|WideOr84~0_combout  = (\cpu|pc|q [10] & (!\cpu|pc|q [9] & ((\cpu|pc|q [11]) # (!\cpu|pc|q [8])))) # (!\cpu|pc|q [10] & (\cpu|pc|q [8] & (\cpu|pc|q [9] $ (!\cpu|pc|q [11]))))

	.dataa(\cpu|pc|q [10]),
	.datab(\cpu|pc|q [8]),
	.datac(\cpu|pc|q [9]),
	.datad(\cpu|pc|q [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr84~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr84~0 .lut_mask = 16'h4A06;
defparam \sevenseg|WideOr84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr91~0 (
// Equation(s):
// \sevenseg|WideOr91~0_combout  = (\cpu|sr1|q[9]~_Duplicate_1_q  & (\cpu|sr1|q[11]~_Duplicate_1_q  & (!\cpu|sr1|q[10]~_Duplicate_1_q  & \cpu|sr1|q[8]~_Duplicate_1_q ))) # (!\cpu|sr1|q[9]~_Duplicate_1_q  & (\cpu|sr1|q[10]~_Duplicate_1_q  $ 
// (((!\cpu|sr1|q[11]~_Duplicate_1_q  & \cpu|sr1|q[8]~_Duplicate_1_q )))))

	.dataa(\cpu|sr1|q[11]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[9]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[10]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[8]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr91~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr91~0 .lut_mask = 16'h2930;
defparam \sevenseg|WideOr91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \sevenseg|Mux7~3 (
// Equation(s):
// \sevenseg|Mux7~3_combout  = (\sevenseg|Mux7~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr91~0_combout )))) # (!\sevenseg|Mux7~2_combout  & (!\sevenseg|WideOr84~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux7~2_combout ),
	.datab(\sevenseg|WideOr84~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr91~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux7~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \sevenseg|Mux7~4 (
// Equation(s):
// \sevenseg|Mux7~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux7~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux7~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux7~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \sevenseg|WideOr132~0 (
// Equation(s):
// \sevenseg|WideOr132~0_combout  = (\cpu|regfile|q4 [7]) # ((\cpu|regfile|q4 [6] & ((!\cpu|regfile|q4 [4]) # (!\cpu|regfile|q4 [5]))) # (!\cpu|regfile|q4 [6] & (\cpu|regfile|q4 [5])))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr132~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr132~0 .lut_mask = 16'hDEFE;
defparam \sevenseg|WideOr132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \sevenseg|WideOr139~0 (
// Equation(s):
// \sevenseg|WideOr139~0_combout  = (\cpu|regfile|q6 [7]) # ((\cpu|regfile|q6 [5] & ((!\cpu|regfile|q6 [6]) # (!\cpu|regfile|q6 [4]))) # (!\cpu|regfile|q6 [5] & ((\cpu|regfile|q6 [6]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [4]),
	.datac(\cpu|regfile|q6 [5]),
	.datad(\cpu|regfile|q6 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr139~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr139~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \sevenseg|WideOr118~0 (
// Equation(s):
// \sevenseg|WideOr118~0_combout  = (\cpu|regfile|q0 [7]) # ((\cpu|regfile|q0 [5] & ((!\cpu|regfile|q0 [6]) # (!\cpu|regfile|q0 [4]))) # (!\cpu|regfile|q0 [5] & ((\cpu|regfile|q0 [6]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr118~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr118~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \sevenseg|WideOr125~0 (
// Equation(s):
// \sevenseg|WideOr125~0_combout  = (\cpu|regfile|q2 [7]) # ((\cpu|regfile|q2 [5] & ((!\cpu|regfile|q2 [6]) # (!\cpu|regfile|q2 [4]))) # (!\cpu|regfile|q2 [5] & ((\cpu|regfile|q2 [6]))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|regfile|q2 [6]),
	.datad(\cpu|regfile|q2 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr125~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr125~0 .lut_mask = 16'hFF7A;
defparam \sevenseg|WideOr125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \sevenseg|Mux20~0 (
// Equation(s):
// \sevenseg|Mux20~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((\sevenseg|WideOr125~0_combout ))) # (!\sevenseg|count1 [0] & (\sevenseg|WideOr118~0_combout ))))

	.dataa(\sevenseg|WideOr118~0_combout ),
	.datab(\sevenseg|WideOr125~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux20~0 .lut_mask = 16'hFC0A;
defparam \sevenseg|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cycloneive_lcell_comb \sevenseg|Mux20~1 (
// Equation(s):
// \sevenseg|Mux20~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux20~0_combout  & ((\sevenseg|WideOr139~0_combout ))) # (!\sevenseg|Mux20~0_combout  & (\sevenseg|WideOr132~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux20~0_combout ))))

	.dataa(\sevenseg|WideOr132~0_combout ),
	.datab(\sevenseg|WideOr139~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux20~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux20~1 .lut_mask = 16'hCFA0;
defparam \sevenseg|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_lcell_comb \sevenseg|WideOr160~0 (
// Equation(s):
// \sevenseg|WideOr160~0_combout  = (\cpu|alu|q [7]) # ((\cpu|alu|q [5] & ((!\cpu|alu|q [6]) # (!\cpu|alu|q [4]))) # (!\cpu|alu|q [5] & ((\cpu|alu|q [6]))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr160~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr160~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \sevenseg|Mux20~2 (
// Equation(s):
// \sevenseg|Mux20~2_combout  = (\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & ((\sevenseg|WideOr160~0_combout )))) # (!\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux20~1_combout )) # (!\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux20~1_combout ),
	.datad(\sevenseg|WideOr160~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux20~2 .lut_mask = 16'hD951;
defparam \sevenseg|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \sevenseg|WideOr146~0 (
// Equation(s):
// \sevenseg|WideOr146~0_combout  = (\cpu|pc|q [7]) # ((\cpu|pc|q [6] & ((!\cpu|pc|q [4]) # (!\cpu|pc|q [5]))) # (!\cpu|pc|q [6] & (\cpu|pc|q [5])))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr146~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr146~0 .lut_mask = 16'hDEFE;
defparam \sevenseg|WideOr146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_lcell_comb \sevenseg|WideOr153~0 (
// Equation(s):
// \sevenseg|WideOr153~0_combout  = (\cpu|sr1|q[7]~_Duplicate_1_q ) # ((\cpu|sr1|q[5]~_Duplicate_1_q  & ((!\cpu|sr1|q[6]~_Duplicate_1_q ) # (!\cpu|sr1|q[4]~_Duplicate_1_q ))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|sr1|q[6]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr153~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr153~0 .lut_mask = 16'hF7FC;
defparam \sevenseg|WideOr153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneive_lcell_comb \sevenseg|Mux20~3 (
// Equation(s):
// \sevenseg|Mux20~3_combout  = (\sevenseg|Mux6~0_combout  & (\sevenseg|Mux20~2_combout )) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux20~2_combout  & (\sevenseg|WideOr146~0_combout )) # (!\sevenseg|Mux20~2_combout  & ((\sevenseg|WideOr153~0_combout )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|Mux20~2_combout ),
	.datac(\sevenseg|WideOr146~0_combout ),
	.datad(\sevenseg|WideOr153~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux20~3 .lut_mask = 16'hD9C8;
defparam \sevenseg|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \sevenseg|Mux20~4 (
// Equation(s):
// \sevenseg|Mux20~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux20~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux20~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux20~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneive_lcell_comb \sevenseg|WideOr152~0 (
// Equation(s):
// \sevenseg|WideOr152~0_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & (!\cpu|sr1|q[7]~_Duplicate_1_q  & ((\cpu|sr1|q[4]~_Duplicate_1_q ) # (!\cpu|sr1|q[6]~_Duplicate_1_q )))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|sr1|q[7]~_Duplicate_1_q  & 
// ((\cpu|sr1|q[6]~_Duplicate_1_q ))) # (!\cpu|sr1|q[7]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q  & !\cpu|sr1|q[6]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr152~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr152~0 .lut_mask = 16'h380E;
defparam \sevenseg|WideOr152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneive_lcell_comb \sevenseg|WideOr159~0 (
// Equation(s):
// \sevenseg|WideOr159~0_combout  = (\cpu|alu|q [7] & (((!\cpu|alu|q [5] & \cpu|alu|q [6])))) # (!\cpu|alu|q [7] & ((\cpu|alu|q [4] & ((\cpu|alu|q [5]) # (!\cpu|alu|q [6]))) # (!\cpu|alu|q [4] & (\cpu|alu|q [5] & !\cpu|alu|q [6]))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr159~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr159~0 .lut_mask = 16'h4A54;
defparam \sevenseg|WideOr159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \sevenseg|WideOr138~0 (
// Equation(s):
// \sevenseg|WideOr138~0_combout  = (\cpu|regfile|q6 [7] & (((\cpu|regfile|q6 [6] & !\cpu|regfile|q6 [5])))) # (!\cpu|regfile|q6 [7] & ((\cpu|regfile|q6 [4] & ((\cpu|regfile|q6 [5]) # (!\cpu|regfile|q6 [6]))) # (!\cpu|regfile|q6 [4] & (!\cpu|regfile|q6 [6] & 
// \cpu|regfile|q6 [5]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [4]),
	.datac(\cpu|regfile|q6 [6]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr138~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr138~0 .lut_mask = 16'h45A4;
defparam \sevenseg|WideOr138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \sevenseg|WideOr117~0 (
// Equation(s):
// \sevenseg|WideOr117~0_combout  = (\cpu|regfile|q0 [7] & (((!\cpu|regfile|q0 [5] & \cpu|regfile|q0 [6])))) # (!\cpu|regfile|q0 [7] & ((\cpu|regfile|q0 [4] & ((\cpu|regfile|q0 [5]) # (!\cpu|regfile|q0 [6]))) # (!\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [5] & 
// !\cpu|regfile|q0 [6]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr117~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr117~0 .lut_mask = 16'h2C32;
defparam \sevenseg|WideOr117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneive_lcell_comb \sevenseg|WideOr131~0 (
// Equation(s):
// \sevenseg|WideOr131~0_combout  = (\cpu|regfile|q4 [6] & ((\cpu|regfile|q4 [7] & (!\cpu|regfile|q4 [5])) # (!\cpu|regfile|q4 [7] & (\cpu|regfile|q4 [5] & \cpu|regfile|q4 [4])))) # (!\cpu|regfile|q4 [6] & (!\cpu|regfile|q4 [7] & ((\cpu|regfile|q4 [5]) # 
// (\cpu|regfile|q4 [4]))))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr131~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr131~0 .lut_mask = 16'h3918;
defparam \sevenseg|WideOr131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \sevenseg|Mux19~0 (
// Equation(s):
// \sevenseg|Mux19~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr131~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr117~0_combout  & (!\sevenseg|count1 [0])))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr117~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr131~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux19~0 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneive_lcell_comb \sevenseg|WideOr124~0 (
// Equation(s):
// \sevenseg|WideOr124~0_combout  = (\cpu|regfile|q2 [7] & (\cpu|regfile|q2 [6] & ((!\cpu|regfile|q2 [5])))) # (!\cpu|regfile|q2 [7] & ((\cpu|regfile|q2 [6] & (\cpu|regfile|q2 [4] & \cpu|regfile|q2 [5])) # (!\cpu|regfile|q2 [6] & ((\cpu|regfile|q2 [4]) # 
// (\cpu|regfile|q2 [5])))))

	.dataa(\cpu|regfile|q2 [7]),
	.datab(\cpu|regfile|q2 [6]),
	.datac(\cpu|regfile|q2 [4]),
	.datad(\cpu|regfile|q2 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr124~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr124~0 .lut_mask = 16'h5198;
defparam \sevenseg|WideOr124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \sevenseg|Mux19~1 (
// Equation(s):
// \sevenseg|Mux19~1_combout  = (\sevenseg|Mux19~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr138~0_combout ))) # (!\sevenseg|Mux19~0_combout  & (((\sevenseg|count1 [0] & !\sevenseg|WideOr124~0_combout ))))

	.dataa(\sevenseg|WideOr138~0_combout ),
	.datab(\sevenseg|Mux19~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr124~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux19~1 .lut_mask = 16'h4C7C;
defparam \sevenseg|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \sevenseg|Mux19~2 (
// Equation(s):
// \sevenseg|Mux19~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr159~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux19~1_combout ))))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|WideOr159~0_combout ),
	.datad(\sevenseg|Mux19~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux19~2 .lut_mask = 16'h6E2A;
defparam \sevenseg|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \sevenseg|WideOr145~0 (
// Equation(s):
// \sevenseg|WideOr145~0_combout  = (\cpu|pc|q [6] & ((\cpu|pc|q [7] & (!\cpu|pc|q [5])) # (!\cpu|pc|q [7] & (\cpu|pc|q [5] & \cpu|pc|q [4])))) # (!\cpu|pc|q [6] & (!\cpu|pc|q [7] & ((\cpu|pc|q [5]) # (\cpu|pc|q [4]))))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr145~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr145~0 .lut_mask = 16'h3918;
defparam \sevenseg|WideOr145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_lcell_comb \sevenseg|Mux19~3 (
// Equation(s):
// \sevenseg|Mux19~3_combout  = (\sevenseg|Mux19~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr152~0_combout ))) # (!\sevenseg|Mux19~2_combout  & (((!\sevenseg|WideOr145~0_combout  & !\sevenseg|Mux6~0_combout ))))

	.dataa(\sevenseg|WideOr152~0_combout ),
	.datab(\sevenseg|Mux19~2_combout ),
	.datac(\sevenseg|WideOr145~0_combout ),
	.datad(\sevenseg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux19~3 .lut_mask = 16'hCC47;
defparam \sevenseg|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_lcell_comb \sevenseg|Mux19~4 (
// Equation(s):
// \sevenseg|Mux19~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux19~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux19~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux19~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneive_lcell_comb \sevenseg|WideOr130~0 (
// Equation(s):
// \sevenseg|WideOr130~0_combout  = (\cpu|regfile|q4 [5] & (((!\cpu|regfile|q4 [7] & \cpu|regfile|q4 [4])))) # (!\cpu|regfile|q4 [5] & ((\cpu|regfile|q4 [6] & (!\cpu|regfile|q4 [7])) # (!\cpu|regfile|q4 [6] & ((\cpu|regfile|q4 [4])))))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr130~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr130~0 .lut_mask = 16'h3702;
defparam \sevenseg|WideOr130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneive_lcell_comb \sevenseg|WideOr137~0 (
// Equation(s):
// \sevenseg|WideOr137~0_combout  = (\cpu|regfile|q6 [5] & (!\cpu|regfile|q6 [7] & ((\cpu|regfile|q6 [4])))) # (!\cpu|regfile|q6 [5] & ((\cpu|regfile|q6 [6] & (!\cpu|regfile|q6 [7])) # (!\cpu|regfile|q6 [6] & ((\cpu|regfile|q6 [4])))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|regfile|q6 [4]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr137~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr137~0 .lut_mask = 16'h5074;
defparam \sevenseg|WideOr137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \sevenseg|WideOr123~0 (
// Equation(s):
// \sevenseg|WideOr123~0_combout  = (\cpu|regfile|q2 [5] & (\cpu|regfile|q2 [4] & ((!\cpu|regfile|q2 [7])))) # (!\cpu|regfile|q2 [5] & ((\cpu|regfile|q2 [6] & ((!\cpu|regfile|q2 [7]))) # (!\cpu|regfile|q2 [6] & (\cpu|regfile|q2 [4]))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|regfile|q2 [6]),
	.datad(\cpu|regfile|q2 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr123~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr123~0 .lut_mask = 16'h04DC;
defparam \sevenseg|WideOr123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \sevenseg|WideOr116~0 (
// Equation(s):
// \sevenseg|WideOr116~0_combout  = (\cpu|regfile|q0 [5] & (\cpu|regfile|q0 [4] & (!\cpu|regfile|q0 [7]))) # (!\cpu|regfile|q0 [5] & ((\cpu|regfile|q0 [6] & ((!\cpu|regfile|q0 [7]))) # (!\cpu|regfile|q0 [6] & (\cpu|regfile|q0 [4]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr116~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr116~0 .lut_mask = 16'h232A;
defparam \sevenseg|WideOr116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \sevenseg|Mux18~0 (
// Equation(s):
// \sevenseg|Mux18~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & (!\sevenseg|WideOr123~0_combout )) # (!\sevenseg|count1 [0] & ((!\sevenseg|WideOr116~0_combout )))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr123~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr116~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux18~0 .lut_mask = 16'hB0B5;
defparam \sevenseg|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \sevenseg|Mux18~1 (
// Equation(s):
// \sevenseg|Mux18~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux18~0_combout  & ((!\sevenseg|WideOr137~0_combout ))) # (!\sevenseg|Mux18~0_combout  & (!\sevenseg|WideOr130~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux18~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr130~0_combout ),
	.datac(\sevenseg|WideOr137~0_combout ),
	.datad(\sevenseg|Mux18~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux18~1 .lut_mask = 16'h5F22;
defparam \sevenseg|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneive_lcell_comb \sevenseg|WideOr158~0 (
// Equation(s):
// \sevenseg|WideOr158~0_combout  = (\cpu|alu|q [5] & (!\cpu|alu|q [7] & (\cpu|alu|q [4]))) # (!\cpu|alu|q [5] & ((\cpu|alu|q [6] & (!\cpu|alu|q [7])) # (!\cpu|alu|q [6] & ((\cpu|alu|q [4])))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr158~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr158~0 .lut_mask = 16'h454C;
defparam \sevenseg|WideOr158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \sevenseg|Mux18~2 (
// Equation(s):
// \sevenseg|Mux18~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr158~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux18~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux18~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr158~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux18~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneive_lcell_comb \sevenseg|WideOr151~0 (
// Equation(s):
// \sevenseg|WideOr151~0_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q  & (!\cpu|sr1|q[7]~_Duplicate_1_q ))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|sr1|q[6]~_Duplicate_1_q  & ((!\cpu|sr1|q[7]~_Duplicate_1_q ))) # 
// (!\cpu|sr1|q[6]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr151~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr151~0 .lut_mask = 16'h0B2A;
defparam \sevenseg|WideOr151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \sevenseg|WideOr144~0 (
// Equation(s):
// \sevenseg|WideOr144~0_combout  = (\cpu|pc|q [5] & (((!\cpu|pc|q [7] & \cpu|pc|q [4])))) # (!\cpu|pc|q [5] & ((\cpu|pc|q [6] & (!\cpu|pc|q [7])) # (!\cpu|pc|q [6] & ((\cpu|pc|q [4])))))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr144~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr144~0 .lut_mask = 16'h3702;
defparam \sevenseg|WideOr144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \sevenseg|Mux18~3 (
// Equation(s):
// \sevenseg|Mux18~3_combout  = (\sevenseg|Mux6~0_combout  & (\sevenseg|Mux18~2_combout )) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux18~2_combout  & (!\sevenseg|WideOr151~0_combout )) # (!\sevenseg|Mux18~2_combout  & ((!\sevenseg|WideOr144~0_combout 
// )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|Mux18~2_combout ),
	.datac(\sevenseg|WideOr151~0_combout ),
	.datad(\sevenseg|WideOr144~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux18~3 .lut_mask = 16'h8C9D;
defparam \sevenseg|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneive_lcell_comb \sevenseg|Mux18~4 (
// Equation(s):
// \sevenseg|Mux18~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux18~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux18~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux18~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneive_lcell_comb \sevenseg|WideOr150~0 (
// Equation(s):
// \sevenseg|WideOr150~0_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|sr1|q[4]~_Duplicate_1_q  & ((\cpu|sr1|q[6]~_Duplicate_1_q ))) # (!\cpu|sr1|q[4]~_Duplicate_1_q  & (\cpu|sr1|q[7]~_Duplicate_1_q  & !\cpu|sr1|q[6]~_Duplicate_1_q )))) # 
// (!\cpu|sr1|q[5]~_Duplicate_1_q  & (!\cpu|sr1|q[7]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q  $ (\cpu|sr1|q[6]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr150~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr150~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \sevenseg|WideOr143~0 (
// Equation(s):
// \sevenseg|WideOr143~0_combout  = (\cpu|pc|q [5] & ((\cpu|pc|q [6] & ((\cpu|pc|q [4]))) # (!\cpu|pc|q [6] & (\cpu|pc|q [7] & !\cpu|pc|q [4])))) # (!\cpu|pc|q [5] & (!\cpu|pc|q [7] & (\cpu|pc|q [6] $ (\cpu|pc|q [4]))))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr143~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr143~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \sevenseg|WideOr157~0 (
// Equation(s):
// \sevenseg|WideOr157~0_combout  = (\cpu|alu|q [5] & ((\cpu|alu|q [4] & ((\cpu|alu|q [6]))) # (!\cpu|alu|q [4] & (\cpu|alu|q [7] & !\cpu|alu|q [6])))) # (!\cpu|alu|q [5] & (!\cpu|alu|q [7] & (\cpu|alu|q [4] $ (\cpu|alu|q [6]))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr157~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr157~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \sevenseg|WideOr136~0 (
// Equation(s):
// \sevenseg|WideOr136~0_combout  = (\cpu|regfile|q6 [5] & ((\cpu|regfile|q6 [6] & ((\cpu|regfile|q6 [4]))) # (!\cpu|regfile|q6 [6] & (\cpu|regfile|q6 [7] & !\cpu|regfile|q6 [4])))) # (!\cpu|regfile|q6 [5] & (!\cpu|regfile|q6 [7] & (\cpu|regfile|q6 [6] $ 
// (\cpu|regfile|q6 [4]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|regfile|q6 [4]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr136~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr136~0 .lut_mask = 16'hC214;
defparam \sevenseg|WideOr136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \sevenseg|WideOr122~0 (
// Equation(s):
// \sevenseg|WideOr122~0_combout  = (\cpu|regfile|q2 [5] & ((\cpu|regfile|q2 [4] & (\cpu|regfile|q2 [6])) # (!\cpu|regfile|q2 [4] & (!\cpu|regfile|q2 [6] & \cpu|regfile|q2 [7])))) # (!\cpu|regfile|q2 [5] & (!\cpu|regfile|q2 [7] & (\cpu|regfile|q2 [4] $ 
// (\cpu|regfile|q2 [6]))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|regfile|q2 [6]),
	.datad(\cpu|regfile|q2 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr122~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr122~0 .lut_mask = 16'h8294;
defparam \sevenseg|WideOr122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \sevenseg|WideOr115~0 (
// Equation(s):
// \sevenseg|WideOr115~0_combout  = (\cpu|regfile|q0 [5] & ((\cpu|regfile|q0 [4] & ((\cpu|regfile|q0 [6]))) # (!\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [7] & !\cpu|regfile|q0 [6])))) # (!\cpu|regfile|q0 [5] & (!\cpu|regfile|q0 [7] & (\cpu|regfile|q0 [4] $ 
// (\cpu|regfile|q0 [6]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr115~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr115~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneive_lcell_comb \sevenseg|WideOr129~0 (
// Equation(s):
// \sevenseg|WideOr129~0_combout  = (\cpu|regfile|q4 [5] & ((\cpu|regfile|q4 [6] & ((\cpu|regfile|q4 [4]))) # (!\cpu|regfile|q4 [6] & (\cpu|regfile|q4 [7] & !\cpu|regfile|q4 [4])))) # (!\cpu|regfile|q4 [5] & (!\cpu|regfile|q4 [7] & (\cpu|regfile|q4 [6] $ 
// (\cpu|regfile|q4 [4]))))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr129~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr129~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneive_lcell_comb \sevenseg|Mux17~0 (
// Equation(s):
// \sevenseg|Mux17~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr129~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr115~0_combout  & ((!\sevenseg|count1 [0]))))

	.dataa(\sevenseg|WideOr115~0_combout ),
	.datab(\sevenseg|WideOr129~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux17~0 .lut_mask = 16'hF035;
defparam \sevenseg|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \sevenseg|Mux17~1 (
// Equation(s):
// \sevenseg|Mux17~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux17~0_combout  & (!\sevenseg|WideOr136~0_combout )) # (!\sevenseg|Mux17~0_combout  & ((!\sevenseg|WideOr122~0_combout ))))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux17~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr136~0_combout ),
	.datac(\sevenseg|WideOr122~0_combout ),
	.datad(\sevenseg|Mux17~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux17~1 .lut_mask = 16'h770A;
defparam \sevenseg|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \sevenseg|Mux17~2 (
// Equation(s):
// \sevenseg|Mux17~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr157~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux17~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr157~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux17~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux17~2 .lut_mask = 16'h7A70;
defparam \sevenseg|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \sevenseg|Mux17~3 (
// Equation(s):
// \sevenseg|Mux17~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux17~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux17~2_combout  & (!\sevenseg|WideOr150~0_combout )) # (!\sevenseg|Mux17~2_combout  & ((!\sevenseg|WideOr143~0_combout 
// )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr150~0_combout ),
	.datac(\sevenseg|WideOr143~0_combout ),
	.datad(\sevenseg|Mux17~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux17~3 .lut_mask = 16'hBB05;
defparam \sevenseg|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \sevenseg|Mux17~4 (
// Equation(s):
// \sevenseg|Mux17~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux17~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux17~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux17~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneive_lcell_comb \sevenseg|WideOr149~0 (
// Equation(s):
// \sevenseg|WideOr149~0_combout  = (\cpu|sr1|q[7]~_Duplicate_1_q  & (\cpu|sr1|q[6]~_Duplicate_1_q  & ((\cpu|sr1|q[5]~_Duplicate_1_q ) # (!\cpu|sr1|q[4]~_Duplicate_1_q )))) # (!\cpu|sr1|q[7]~_Duplicate_1_q  & (!\cpu|sr1|q[4]~_Duplicate_1_q  & 
// (\cpu|sr1|q[5]~_Duplicate_1_q  & !\cpu|sr1|q[6]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr149~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr149~0 .lut_mask = 16'hD004;
defparam \sevenseg|WideOr149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneive_lcell_comb \sevenseg|WideOr121~0 (
// Equation(s):
// \sevenseg|WideOr121~0_combout  = (\cpu|regfile|q2 [6] & (\cpu|regfile|q2 [7] & ((\cpu|regfile|q2 [5]) # (!\cpu|regfile|q2 [4])))) # (!\cpu|regfile|q2 [6] & (\cpu|regfile|q2 [5] & (!\cpu|regfile|q2 [4] & !\cpu|regfile|q2 [7])))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|regfile|q2 [6]),
	.datad(\cpu|regfile|q2 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr121~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr121~0 .lut_mask = 16'hB002;
defparam \sevenseg|WideOr121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \sevenseg|WideOr114~0 (
// Equation(s):
// \sevenseg|WideOr114~0_combout  = (\cpu|regfile|q0 [7] & (\cpu|regfile|q0 [6] & ((\cpu|regfile|q0 [5]) # (!\cpu|regfile|q0 [4])))) # (!\cpu|regfile|q0 [7] & (!\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [5] & !\cpu|regfile|q0 [6])))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr114~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr114~0 .lut_mask = 16'hC410;
defparam \sevenseg|WideOr114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cycloneive_lcell_comb \sevenseg|Mux16~0 (
// Equation(s):
// \sevenseg|Mux16~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & (!\sevenseg|WideOr121~0_combout )) # (!\sevenseg|count1 [0] & ((!\sevenseg|WideOr114~0_combout )))))

	.dataa(\sevenseg|WideOr121~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr114~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux16~0 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneive_lcell_comb \sevenseg|WideOr128~0 (
// Equation(s):
// \sevenseg|WideOr128~0_combout  = (\cpu|regfile|q4 [6] & (\cpu|regfile|q4 [7] & ((\cpu|regfile|q4 [5]) # (!\cpu|regfile|q4 [4])))) # (!\cpu|regfile|q4 [6] & (!\cpu|regfile|q4 [7] & (\cpu|regfile|q4 [5] & !\cpu|regfile|q4 [4])))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr128~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr128~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneive_lcell_comb \sevenseg|WideOr135~0 (
// Equation(s):
// \sevenseg|WideOr135~0_combout  = (\cpu|regfile|q6 [7] & (\cpu|regfile|q6 [6] & ((\cpu|regfile|q6 [5]) # (!\cpu|regfile|q6 [4])))) # (!\cpu|regfile|q6 [7] & (!\cpu|regfile|q6 [6] & (!\cpu|regfile|q6 [4] & \cpu|regfile|q6 [5])))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|regfile|q6 [4]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr135~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr135~0 .lut_mask = 16'h8908;
defparam \sevenseg|WideOr135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneive_lcell_comb \sevenseg|Mux16~1 (
// Equation(s):
// \sevenseg|Mux16~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux16~0_combout  & ((!\sevenseg|WideOr135~0_combout ))) # (!\sevenseg|Mux16~0_combout  & (!\sevenseg|WideOr128~0_combout )))) # (!\sevenseg|count1 [1] & (\sevenseg|Mux16~0_combout ))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|Mux16~0_combout ),
	.datac(\sevenseg|WideOr128~0_combout ),
	.datad(\sevenseg|WideOr135~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux16~1 .lut_mask = 16'h46CE;
defparam \sevenseg|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \sevenseg|WideOr156~0 (
// Equation(s):
// \sevenseg|WideOr156~0_combout  = (\cpu|alu|q [7] & (\cpu|alu|q [6] & ((\cpu|alu|q [5]) # (!\cpu|alu|q [4])))) # (!\cpu|alu|q [7] & (!\cpu|alu|q [4] & (\cpu|alu|q [5] & !\cpu|alu|q [6])))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr156~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr156~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneive_lcell_comb \sevenseg|Mux16~2 (
// Equation(s):
// \sevenseg|Mux16~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr156~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & (\sevenseg|Mux16~1_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux16~1_combout ),
	.datad(\sevenseg|WideOr156~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux16~2 .lut_mask = 16'h62EA;
defparam \sevenseg|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \sevenseg|WideOr142~0 (
// Equation(s):
// \sevenseg|WideOr142~0_combout  = (\cpu|pc|q [6] & (\cpu|pc|q [7] & ((\cpu|pc|q [5]) # (!\cpu|pc|q [4])))) # (!\cpu|pc|q [6] & (!\cpu|pc|q [7] & (\cpu|pc|q [5] & !\cpu|pc|q [4])))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr142~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr142~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneive_lcell_comb \sevenseg|Mux16~3 (
// Equation(s):
// \sevenseg|Mux16~3_combout  = (\sevenseg|Mux16~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr149~0_combout ))) # (!\sevenseg|Mux16~2_combout  & (((!\sevenseg|WideOr142~0_combout  & !\sevenseg|Mux6~0_combout ))))

	.dataa(\sevenseg|WideOr149~0_combout ),
	.datab(\sevenseg|Mux16~2_combout ),
	.datac(\sevenseg|WideOr142~0_combout ),
	.datad(\sevenseg|Mux6~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux16~3 .lut_mask = 16'hCC47;
defparam \sevenseg|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneive_lcell_comb \sevenseg|Mux16~4 (
// Equation(s):
// \sevenseg|Mux16~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux16~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux16~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux16~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneive_lcell_comb \sevenseg|WideOr148~0 (
// Equation(s):
// \sevenseg|WideOr148~0_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & ((\cpu|sr1|q[4]~_Duplicate_1_q  & (\cpu|sr1|q[7]~_Duplicate_1_q )) # (!\cpu|sr1|q[4]~_Duplicate_1_q  & ((\cpu|sr1|q[6]~_Duplicate_1_q ))))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & 
// (\cpu|sr1|q[6]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q  $ (\cpu|sr1|q[7]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr148~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr148~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \sevenseg|WideOr113~0 (
// Equation(s):
// \sevenseg|WideOr113~0_combout  = (\cpu|regfile|q0 [7] & ((\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [5])) # (!\cpu|regfile|q0 [4] & ((\cpu|regfile|q0 [6]))))) # (!\cpu|regfile|q0 [7] & (\cpu|regfile|q0 [6] & (\cpu|regfile|q0 [4] $ (\cpu|regfile|q0 [5]))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr113~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr113~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \sevenseg|WideOr127~0 (
// Equation(s):
// \sevenseg|WideOr127~0_combout  = (\cpu|regfile|q4 [7] & ((\cpu|regfile|q4 [4] & ((\cpu|regfile|q4 [5]))) # (!\cpu|regfile|q4 [4] & (\cpu|regfile|q4 [6])))) # (!\cpu|regfile|q4 [7] & (\cpu|regfile|q4 [6] & (\cpu|regfile|q4 [5] $ (\cpu|regfile|q4 [4]))))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr127~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr127~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \sevenseg|Mux15~0 (
// Equation(s):
// \sevenseg|Mux15~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr127~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr113~0_combout  & (!\sevenseg|count1 [0])))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr113~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr127~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux15~0 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cycloneive_lcell_comb \sevenseg|WideOr120~0 (
// Equation(s):
// \sevenseg|WideOr120~0_combout  = (\cpu|regfile|q2 [7] & ((\cpu|regfile|q2 [4] & ((\cpu|regfile|q2 [5]))) # (!\cpu|regfile|q2 [4] & (\cpu|regfile|q2 [6])))) # (!\cpu|regfile|q2 [7] & (\cpu|regfile|q2 [6] & (\cpu|regfile|q2 [4] $ (\cpu|regfile|q2 [5]))))

	.dataa(\cpu|regfile|q2 [7]),
	.datab(\cpu|regfile|q2 [6]),
	.datac(\cpu|regfile|q2 [4]),
	.datad(\cpu|regfile|q2 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr120~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr120~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \sevenseg|WideOr134~0 (
// Equation(s):
// \sevenseg|WideOr134~0_combout  = (\cpu|regfile|q6 [7] & ((\cpu|regfile|q6 [4] & ((\cpu|regfile|q6 [5]))) # (!\cpu|regfile|q6 [4] & (\cpu|regfile|q6 [6])))) # (!\cpu|regfile|q6 [7] & (\cpu|regfile|q6 [6] & (\cpu|regfile|q6 [4] $ (\cpu|regfile|q6 [5]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|regfile|q6 [4]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr134~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr134~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \sevenseg|Mux15~1 (
// Equation(s):
// \sevenseg|Mux15~1_combout  = (\sevenseg|Mux15~0_combout  & (((!\sevenseg|WideOr134~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux15~0_combout  & (!\sevenseg|WideOr120~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|Mux15~0_combout ),
	.datab(\sevenseg|WideOr120~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr134~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux15~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \sevenseg|WideOr155~0 (
// Equation(s):
// \sevenseg|WideOr155~0_combout  = (\cpu|alu|q [7] & ((\cpu|alu|q [4] & (\cpu|alu|q [5])) # (!\cpu|alu|q [4] & ((\cpu|alu|q [6]))))) # (!\cpu|alu|q [7] & (\cpu|alu|q [6] & (\cpu|alu|q [4] $ (\cpu|alu|q [5]))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr155~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr155~0 .lut_mask = 16'hB680;
defparam \sevenseg|WideOr155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \sevenseg|Mux15~2 (
// Equation(s):
// \sevenseg|Mux15~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr155~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & (\sevenseg|Mux15~1_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux15~1_combout ),
	.datad(\sevenseg|WideOr155~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux15~2 .lut_mask = 16'h62EA;
defparam \sevenseg|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \sevenseg|WideOr141~0 (
// Equation(s):
// \sevenseg|WideOr141~0_combout  = (\cpu|pc|q [7] & ((\cpu|pc|q [4] & ((\cpu|pc|q [5]))) # (!\cpu|pc|q [4] & (\cpu|pc|q [6])))) # (!\cpu|pc|q [7] & (\cpu|pc|q [6] & (\cpu|pc|q [5] $ (\cpu|pc|q [4]))))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr141~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr141~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \sevenseg|Mux15~3 (
// Equation(s):
// \sevenseg|Mux15~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux15~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux15~2_combout  & (!\sevenseg|WideOr148~0_combout )) # (!\sevenseg|Mux15~2_combout  & ((!\sevenseg|WideOr141~0_combout 
// )))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr148~0_combout ),
	.datac(\sevenseg|Mux15~2_combout ),
	.datad(\sevenseg|WideOr141~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux15~3 .lut_mask = 16'hB0B5;
defparam \sevenseg|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \sevenseg|Mux15~4 (
// Equation(s):
// \sevenseg|Mux15~4_combout  = (\sevenseg|Mux15~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|Mux15~3_combout ),
	.datad(\sevenseg|count1 [3]),
	.cin(gnd),
	.combout(\sevenseg|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux15~4 .lut_mask = 16'h00F0;
defparam \sevenseg|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \sevenseg|WideOr140~0 (
// Equation(s):
// \sevenseg|WideOr140~0_combout  = (\cpu|pc|q [6] & (!\cpu|pc|q [5] & ((\cpu|pc|q [7]) # (!\cpu|pc|q [4])))) # (!\cpu|pc|q [6] & (\cpu|pc|q [4] & (\cpu|pc|q [7] $ (!\cpu|pc|q [5]))))

	.dataa(\cpu|pc|q [6]),
	.datab(\cpu|pc|q [7]),
	.datac(\cpu|pc|q [5]),
	.datad(\cpu|pc|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr140~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr140~0 .lut_mask = 16'h490A;
defparam \sevenseg|WideOr140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb \sevenseg|WideOr133~0 (
// Equation(s):
// \sevenseg|WideOr133~0_combout  = (\cpu|regfile|q6 [6] & (!\cpu|regfile|q6 [5] & ((\cpu|regfile|q6 [7]) # (!\cpu|regfile|q6 [4])))) # (!\cpu|regfile|q6 [6] & (\cpu|regfile|q6 [4] & (\cpu|regfile|q6 [7] $ (!\cpu|regfile|q6 [5]))))

	.dataa(\cpu|regfile|q6 [7]),
	.datab(\cpu|regfile|q6 [6]),
	.datac(\cpu|regfile|q6 [4]),
	.datad(\cpu|regfile|q6 [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr133~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr133~0 .lut_mask = 16'h209C;
defparam \sevenseg|WideOr133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneive_lcell_comb \sevenseg|WideOr126~0 (
// Equation(s):
// \sevenseg|WideOr126~0_combout  = (\cpu|regfile|q4 [6] & (!\cpu|regfile|q4 [5] & ((\cpu|regfile|q4 [7]) # (!\cpu|regfile|q4 [4])))) # (!\cpu|regfile|q4 [6] & (\cpu|regfile|q4 [4] & (\cpu|regfile|q4 [7] $ (!\cpu|regfile|q4 [5]))))

	.dataa(\cpu|regfile|q4 [6]),
	.datab(\cpu|regfile|q4 [7]),
	.datac(\cpu|regfile|q4 [5]),
	.datad(\cpu|regfile|q4 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr126~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr126~0 .lut_mask = 16'h490A;
defparam \sevenseg|WideOr126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \sevenseg|WideOr112~0 (
// Equation(s):
// \sevenseg|WideOr112~0_combout  = (\cpu|regfile|q0 [5] & (\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [7] & !\cpu|regfile|q0 [6]))) # (!\cpu|regfile|q0 [5] & (\cpu|regfile|q0 [6] $ (((\cpu|regfile|q0 [4] & !\cpu|regfile|q0 [7])))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [7]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr112~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr112~0 .lut_mask = 16'h0D82;
defparam \sevenseg|WideOr112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \sevenseg|WideOr119~0 (
// Equation(s):
// \sevenseg|WideOr119~0_combout  = (\cpu|regfile|q2 [5] & (\cpu|regfile|q2 [4] & (!\cpu|regfile|q2 [6] & \cpu|regfile|q2 [7]))) # (!\cpu|regfile|q2 [5] & (\cpu|regfile|q2 [6] $ (((\cpu|regfile|q2 [4] & !\cpu|regfile|q2 [7])))))

	.dataa(\cpu|regfile|q2 [5]),
	.datab(\cpu|regfile|q2 [4]),
	.datac(\cpu|regfile|q2 [6]),
	.datad(\cpu|regfile|q2 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr119~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr119~0 .lut_mask = 16'h5814;
defparam \sevenseg|WideOr119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \sevenseg|Mux14~0 (
// Equation(s):
// \sevenseg|Mux14~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr119~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr112~0_combout ))))

	.dataa(\sevenseg|WideOr112~0_combout ),
	.datab(\sevenseg|WideOr119~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux14~0 .lut_mask = 16'hF305;
defparam \sevenseg|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \sevenseg|Mux14~1 (
// Equation(s):
// \sevenseg|Mux14~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux14~0_combout  & (!\sevenseg|WideOr133~0_combout )) # (!\sevenseg|Mux14~0_combout  & ((!\sevenseg|WideOr126~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux14~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr133~0_combout ),
	.datac(\sevenseg|WideOr126~0_combout ),
	.datad(\sevenseg|Mux14~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux14~1 .lut_mask = 16'h770A;
defparam \sevenseg|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneive_lcell_comb \sevenseg|WideOr154~0 (
// Equation(s):
// \sevenseg|WideOr154~0_combout  = (\cpu|alu|q [5] & (\cpu|alu|q [7] & (\cpu|alu|q [4] & !\cpu|alu|q [6]))) # (!\cpu|alu|q [5] & (\cpu|alu|q [6] $ (((!\cpu|alu|q [7] & \cpu|alu|q [4])))))

	.dataa(\cpu|alu|q [7]),
	.datab(\cpu|alu|q [4]),
	.datac(\cpu|alu|q [5]),
	.datad(\cpu|alu|q [6]),
	.cin(gnd),
	.combout(\sevenseg|WideOr154~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr154~0 .lut_mask = 16'h0B84;
defparam \sevenseg|WideOr154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneive_lcell_comb \sevenseg|Mux14~2 (
// Equation(s):
// \sevenseg|Mux14~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr154~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & (\sevenseg|Mux14~1_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux14~1_combout ),
	.datad(\sevenseg|WideOr154~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux14~2 .lut_mask = 16'h62EA;
defparam \sevenseg|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneive_lcell_comb \sevenseg|WideOr147~0 (
// Equation(s):
// \sevenseg|WideOr147~0_combout  = (\cpu|sr1|q[5]~_Duplicate_1_q  & (\cpu|sr1|q[4]~_Duplicate_1_q  & (\cpu|sr1|q[7]~_Duplicate_1_q  & !\cpu|sr1|q[6]~_Duplicate_1_q ))) # (!\cpu|sr1|q[5]~_Duplicate_1_q  & (\cpu|sr1|q[6]~_Duplicate_1_q  $ 
// (((\cpu|sr1|q[4]~_Duplicate_1_q  & !\cpu|sr1|q[7]~_Duplicate_1_q )))))

	.dataa(\cpu|sr1|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[5]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[7]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr147~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr147~0 .lut_mask = 16'h3182;
defparam \sevenseg|WideOr147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneive_lcell_comb \sevenseg|Mux14~3 (
// Equation(s):
// \sevenseg|Mux14~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux14~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux14~2_combout  & ((!\sevenseg|WideOr147~0_combout ))) # (!\sevenseg|Mux14~2_combout  & 
// (!\sevenseg|WideOr140~0_combout ))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr140~0_combout ),
	.datac(\sevenseg|Mux14~2_combout ),
	.datad(\sevenseg|WideOr147~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux14~3 .lut_mask = 16'hA1F1;
defparam \sevenseg|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneive_lcell_comb \sevenseg|Mux14~4 (
// Equation(s):
// \sevenseg|Mux14~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux14~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux14~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux14~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \sevenseg|WideOr202~0 (
// Equation(s):
// \sevenseg|WideOr202~0_combout  = (\cpu|pc|q [3]) # ((\cpu|pc|q [1] & ((!\cpu|pc|q [0]) # (!\cpu|pc|q [2]))) # (!\cpu|pc|q [1] & (\cpu|pc|q [2])))

	.dataa(\cpu|pc|q [3]),
	.datab(\cpu|pc|q [1]),
	.datac(\cpu|pc|q [2]),
	.datad(\cpu|pc|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr202~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr202~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \sevenseg|WideOr216~0 (
// Equation(s):
// \sevenseg|WideOr216~0_combout  = (\cpu|alu|q [3]) # ((\cpu|alu|q [2] & ((!\cpu|alu|q [0]) # (!\cpu|alu|q [1]))) # (!\cpu|alu|q [2] & (\cpu|alu|q [1])))

	.dataa(\cpu|alu|q [3]),
	.datab(\cpu|alu|q [2]),
	.datac(\cpu|alu|q [1]),
	.datad(\cpu|alu|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr216~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr216~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneive_lcell_comb \sevenseg|WideOr188~0 (
// Equation(s):
// \sevenseg|WideOr188~0_combout  = (\cpu|regfile|q4 [3]) # ((\cpu|regfile|q4 [2] & ((!\cpu|regfile|q4 [1]) # (!\cpu|regfile|q4 [0]))) # (!\cpu|regfile|q4 [2] & ((\cpu|regfile|q4 [1]))))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr188~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr188~0 .lut_mask = 16'hF7FC;
defparam \sevenseg|WideOr188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneive_lcell_comb \sevenseg|WideOr174~0 (
// Equation(s):
// \sevenseg|WideOr174~0_combout  = (\cpu|regfile|q0 [3]) # ((\cpu|regfile|q0 [2] & ((!\cpu|regfile|q0 [0]) # (!\cpu|regfile|q0 [1]))) # (!\cpu|regfile|q0 [2] & (\cpu|regfile|q0 [1])))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr174~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr174~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneive_lcell_comb \sevenseg|Mux27~0 (
// Equation(s):
// \sevenseg|Mux27~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|count1 [0]) # ((\sevenseg|WideOr188~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|count1 [0] & ((\sevenseg|WideOr174~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr188~0_combout ),
	.datad(\sevenseg|WideOr174~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux27~0 .lut_mask = 16'hB9A8;
defparam \sevenseg|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneive_lcell_comb \sevenseg|WideOr181~0 (
// Equation(s):
// \sevenseg|WideOr181~0_combout  = (\cpu|regfile|q2 [3]) # ((\cpu|regfile|q2 [1] & ((!\cpu|regfile|q2 [2]) # (!\cpu|regfile|q2 [0]))) # (!\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [2]))))

	.dataa(\cpu|regfile|q2 [3]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr181~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr181~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cycloneive_lcell_comb \sevenseg|WideOr195~0 (
// Equation(s):
// \sevenseg|WideOr195~0_combout  = (\cpu|regfile|q6 [3]) # ((\cpu|regfile|q6 [1] & ((!\cpu|regfile|q6 [0]) # (!\cpu|regfile|q6 [2]))) # (!\cpu|regfile|q6 [1] & (\cpu|regfile|q6 [2])))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|regfile|q6 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr195~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr195~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr195~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneive_lcell_comb \sevenseg|Mux27~1 (
// Equation(s):
// \sevenseg|Mux27~1_combout  = (\sevenseg|Mux27~0_combout  & (((\sevenseg|WideOr195~0_combout )) # (!\sevenseg|count1 [0]))) # (!\sevenseg|Mux27~0_combout  & (\sevenseg|count1 [0] & (\sevenseg|WideOr181~0_combout )))

	.dataa(\sevenseg|Mux27~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr181~0_combout ),
	.datad(\sevenseg|WideOr195~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux27~1 .lut_mask = 16'hEA62;
defparam \sevenseg|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \sevenseg|Mux27~2 (
// Equation(s):
// \sevenseg|Mux27~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (\sevenseg|WideOr216~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux27~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((!\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|WideOr216~0_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux27~1_combout ),
	.datad(\sevenseg|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux27~2 .lut_mask = 16'h88F3;
defparam \sevenseg|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \sevenseg|WideOr209~0 (
// Equation(s):
// \sevenseg|WideOr209~0_combout  = (\cpu|sr1|q[3]~_Duplicate_1_q ) # ((\cpu|sr1|q[2]~_Duplicate_1_q  & ((!\cpu|sr1|q[0]~_Duplicate_1_q ) # (!\cpu|sr1|q[1]~_Duplicate_1_q ))) # (!\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[1]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr209~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr209~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \sevenseg|Mux27~3 (
// Equation(s):
// \sevenseg|Mux27~3_combout  = (\sevenseg|Mux27~2_combout  & ((\sevenseg|WideOr202~0_combout ) # ((\sevenseg|Mux6~0_combout )))) # (!\sevenseg|Mux27~2_combout  & (((!\sevenseg|Mux6~0_combout  & \sevenseg|WideOr209~0_combout ))))

	.dataa(\sevenseg|WideOr202~0_combout ),
	.datab(\sevenseg|Mux27~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr209~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux27~3 .lut_mask = 16'hCBC8;
defparam \sevenseg|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \sevenseg|Mux27~4 (
// Equation(s):
// \sevenseg|Mux27~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux27~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux27~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux27~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \sevenseg|WideOr201~0 (
// Equation(s):
// \sevenseg|WideOr201~0_combout  = (\cpu|pc|q [3] & (!\cpu|pc|q [1] & (\cpu|pc|q [2]))) # (!\cpu|pc|q [3] & ((\cpu|pc|q [1] & ((\cpu|pc|q [0]) # (!\cpu|pc|q [2]))) # (!\cpu|pc|q [1] & (!\cpu|pc|q [2] & \cpu|pc|q [0]))))

	.dataa(\cpu|pc|q [3]),
	.datab(\cpu|pc|q [1]),
	.datac(\cpu|pc|q [2]),
	.datad(\cpu|pc|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr201~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr201~0 .lut_mask = 16'h6524;
defparam \sevenseg|WideOr201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneive_lcell_comb \sevenseg|WideOr173~0 (
// Equation(s):
// \sevenseg|WideOr173~0_combout  = (\cpu|regfile|q0 [2] & ((\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [3] & \cpu|regfile|q0 [0])) # (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [3])))) # (!\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [3] & ((\cpu|regfile|q0 [1]) # 
// (\cpu|regfile|q0 [0]))))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr173~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr173~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cycloneive_lcell_comb \sevenseg|WideOr180~0 (
// Equation(s):
// \sevenseg|WideOr180~0_combout  = (\cpu|regfile|q2 [2] & ((\cpu|regfile|q2 [1] & (\cpu|regfile|q2 [0] & !\cpu|regfile|q2 [3])) # (!\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [3]))))) # (!\cpu|regfile|q2 [2] & (!\cpu|regfile|q2 [3] & ((\cpu|regfile|q2 [0]) # 
// (\cpu|regfile|q2 [1]))))

	.dataa(\cpu|regfile|q2 [2]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr180~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr180~0 .lut_mask = 16'h0AD4;
defparam \sevenseg|WideOr180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneive_lcell_comb \sevenseg|Mux26~0 (
// Equation(s):
// \sevenseg|Mux26~0_combout  = (\sevenseg|count1 [1] & (\sevenseg|count1 [0])) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr180~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr173~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr173~0_combout ),
	.datad(\sevenseg|WideOr180~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux26~0 .lut_mask = 16'h89CD;
defparam \sevenseg|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneive_lcell_comb \sevenseg|WideOr194~0 (
// Equation(s):
// \sevenseg|WideOr194~0_combout  = (\cpu|regfile|q6 [2] & ((\cpu|regfile|q6 [1] & (\cpu|regfile|q6 [0] & !\cpu|regfile|q6 [3])) # (!\cpu|regfile|q6 [1] & ((\cpu|regfile|q6 [3]))))) # (!\cpu|regfile|q6 [2] & (!\cpu|regfile|q6 [3] & ((\cpu|regfile|q6 [0]) # 
// (\cpu|regfile|q6 [1]))))

	.dataa(\cpu|regfile|q6 [2]),
	.datab(\cpu|regfile|q6 [0]),
	.datac(\cpu|regfile|q6 [1]),
	.datad(\cpu|regfile|q6 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr194~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr194~0 .lut_mask = 16'h0AD4;
defparam \sevenseg|WideOr194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneive_lcell_comb \sevenseg|WideOr187~0 (
// Equation(s):
// \sevenseg|WideOr187~0_combout  = (\cpu|regfile|q4 [2] & ((\cpu|regfile|q4 [3] & ((!\cpu|regfile|q4 [1]))) # (!\cpu|regfile|q4 [3] & (\cpu|regfile|q4 [0] & \cpu|regfile|q4 [1])))) # (!\cpu|regfile|q4 [2] & (!\cpu|regfile|q4 [3] & ((\cpu|regfile|q4 [0]) # 
// (\cpu|regfile|q4 [1]))))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr187~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr187~0 .lut_mask = 16'h0BC2;
defparam \sevenseg|WideOr187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneive_lcell_comb \sevenseg|Mux26~1 (
// Equation(s):
// \sevenseg|Mux26~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux26~0_combout  & (!\sevenseg|WideOr194~0_combout )) # (!\sevenseg|Mux26~0_combout  & ((!\sevenseg|WideOr187~0_combout ))))) # (!\sevenseg|count1 [1] & (\sevenseg|Mux26~0_combout ))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|Mux26~0_combout ),
	.datac(\sevenseg|WideOr194~0_combout ),
	.datad(\sevenseg|WideOr187~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux26~1 .lut_mask = 16'h4C6E;
defparam \sevenseg|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \sevenseg|WideOr215~0 (
// Equation(s):
// \sevenseg|WideOr215~0_combout  = (\cpu|alu|q [2] & ((\cpu|alu|q [1] & (!\cpu|alu|q [3] & \cpu|alu|q [0])) # (!\cpu|alu|q [1] & (\cpu|alu|q [3])))) # (!\cpu|alu|q [2] & (!\cpu|alu|q [3] & ((\cpu|alu|q [1]) # (\cpu|alu|q [0]))))

	.dataa(\cpu|alu|q [2]),
	.datab(\cpu|alu|q [1]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr215~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr215~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \sevenseg|Mux26~2 (
// Equation(s):
// \sevenseg|Mux26~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr215~0_combout )) # (!\sevenseg|Mux6~3_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & (\sevenseg|Mux26~1_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux26~1_combout ),
	.datad(\sevenseg|WideOr215~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux26~2 .lut_mask = 16'h62EA;
defparam \sevenseg|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneive_lcell_comb \sevenseg|WideOr208~0 (
// Equation(s):
// \sevenseg|WideOr208~0_combout  = (\cpu|sr1|q[3]~_Duplicate_1_q  & (((\cpu|sr1|q[2]~_Duplicate_1_q  & !\cpu|sr1|q[1]~_Duplicate_1_q )))) # (!\cpu|sr1|q[3]~_Duplicate_1_q  & ((\cpu|sr1|q[0]~_Duplicate_1_q  & ((\cpu|sr1|q[1]~_Duplicate_1_q ) # 
// (!\cpu|sr1|q[2]~_Duplicate_1_q ))) # (!\cpu|sr1|q[0]~_Duplicate_1_q  & (!\cpu|sr1|q[2]~_Duplicate_1_q  & \cpu|sr1|q[1]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr208~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr208~0 .lut_mask = 16'h23C2;
defparam \sevenseg|WideOr208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \sevenseg|Mux26~3 (
// Equation(s):
// \sevenseg|Mux26~3_combout  = (\sevenseg|Mux26~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr208~0_combout )))) # (!\sevenseg|Mux26~2_combout  & (!\sevenseg|WideOr201~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr201~0_combout ),
	.datab(\sevenseg|Mux26~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr208~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux26~3 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux26~4 (
// Equation(s):
// \sevenseg|Mux26~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux26~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux26~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux26~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneive_lcell_comb \sevenseg|WideOr200~0 (
// Equation(s):
// \sevenseg|WideOr200~0_combout  = (\cpu|pc|q [1] & (!\cpu|pc|q [3] & ((\cpu|pc|q [0])))) # (!\cpu|pc|q [1] & ((\cpu|pc|q [2] & (!\cpu|pc|q [3])) # (!\cpu|pc|q [2] & ((\cpu|pc|q [0])))))

	.dataa(\cpu|pc|q [3]),
	.datab(\cpu|pc|q [2]),
	.datac(\cpu|pc|q [1]),
	.datad(\cpu|pc|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr200~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr200~0 .lut_mask = 16'h5704;
defparam \sevenseg|WideOr200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneive_lcell_comb \sevenseg|WideOr214~0 (
// Equation(s):
// \sevenseg|WideOr214~0_combout  = (\cpu|alu|q [1] & (\cpu|alu|q [0] & (!\cpu|alu|q [3]))) # (!\cpu|alu|q [1] & ((\cpu|alu|q [2] & ((!\cpu|alu|q [3]))) # (!\cpu|alu|q [2] & (\cpu|alu|q [0]))))

	.dataa(\cpu|alu|q [1]),
	.datab(\cpu|alu|q [0]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr214~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr214~0 .lut_mask = 16'h0D4C;
defparam \sevenseg|WideOr214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr179~0 (
// Equation(s):
// \sevenseg|WideOr179~0_combout  = (\cpu|regfile|q2 [1] & (((\cpu|regfile|q2 [0] & !\cpu|regfile|q2 [3])))) # (!\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [2] & ((!\cpu|regfile|q2 [3]))) # (!\cpu|regfile|q2 [2] & (\cpu|regfile|q2 [0]))))

	.dataa(\cpu|regfile|q2 [2]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr179~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr179~0 .lut_mask = 16'h04CE;
defparam \sevenseg|WideOr179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneive_lcell_comb \sevenseg|WideOr193~0 (
// Equation(s):
// \sevenseg|WideOr193~0_combout  = (\cpu|regfile|q6 [1] & (!\cpu|regfile|q6 [3] & ((\cpu|regfile|q6 [0])))) # (!\cpu|regfile|q6 [1] & ((\cpu|regfile|q6 [2] & (!\cpu|regfile|q6 [3])) # (!\cpu|regfile|q6 [2] & ((\cpu|regfile|q6 [0])))))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|regfile|q6 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr193~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr193~0 .lut_mask = 16'h5710;
defparam \sevenseg|WideOr193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneive_lcell_comb \sevenseg|WideOr186~0 (
// Equation(s):
// \sevenseg|WideOr186~0_combout  = (\cpu|regfile|q4 [1] & (\cpu|regfile|q4 [0] & ((!\cpu|regfile|q4 [3])))) # (!\cpu|regfile|q4 [1] & ((\cpu|regfile|q4 [2] & ((!\cpu|regfile|q4 [3]))) # (!\cpu|regfile|q4 [2] & (\cpu|regfile|q4 [0]))))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr186~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr186~0 .lut_mask = 16'h0A2E;
defparam \sevenseg|WideOr186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneive_lcell_comb \sevenseg|WideOr172~0 (
// Equation(s):
// \sevenseg|WideOr172~0_combout  = (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [3] & ((\cpu|regfile|q0 [0])))) # (!\cpu|regfile|q0 [1] & ((\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [3])) # (!\cpu|regfile|q0 [2] & ((\cpu|regfile|q0 [0])))))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr172~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr172~0 .lut_mask = 16'h5710;
defparam \sevenseg|WideOr172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cycloneive_lcell_comb \sevenseg|Mux25~0 (
// Equation(s):
// \sevenseg|Mux25~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr186~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr172~0_combout )))))

	.dataa(\sevenseg|WideOr186~0_combout ),
	.datab(\sevenseg|WideOr172~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux25~0 .lut_mask = 16'hF503;
defparam \sevenseg|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneive_lcell_comb \sevenseg|Mux25~1 (
// Equation(s):
// \sevenseg|Mux25~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux25~0_combout  & ((!\sevenseg|WideOr193~0_combout ))) # (!\sevenseg|Mux25~0_combout  & (!\sevenseg|WideOr179~0_combout )))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux25~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr179~0_combout ),
	.datac(\sevenseg|WideOr193~0_combout ),
	.datad(\sevenseg|Mux25~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux25~1 .lut_mask = 16'h5F22;
defparam \sevenseg|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneive_lcell_comb \sevenseg|Mux25~2 (
// Equation(s):
// \sevenseg|Mux25~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|Mux6~3_combout )) # (!\sevenseg|WideOr214~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux6~3_combout  & \sevenseg|Mux25~1_combout ))))

	.dataa(\sevenseg|WideOr214~0_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|Mux25~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux25~2 .lut_mask = 16'h7C4C;
defparam \sevenseg|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneive_lcell_comb \sevenseg|WideOr207~0 (
// Equation(s):
// \sevenseg|WideOr207~0_combout  = (\cpu|sr1|q[1]~_Duplicate_1_q  & (((\cpu|sr1|q[0]~_Duplicate_1_q  & !\cpu|sr1|q[3]~_Duplicate_1_q )))) # (!\cpu|sr1|q[1]~_Duplicate_1_q  & ((\cpu|sr1|q[2]~_Duplicate_1_q  & ((!\cpu|sr1|q[3]~_Duplicate_1_q ))) # 
// (!\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[0]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr207~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr207~0 .lut_mask = 16'h04CE;
defparam \sevenseg|WideOr207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N4
cycloneive_lcell_comb \sevenseg|Mux25~3 (
// Equation(s):
// \sevenseg|Mux25~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux25~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux25~2_combout  & ((!\sevenseg|WideOr207~0_combout ))) # (!\sevenseg|Mux25~2_combout  & 
// (!\sevenseg|WideOr200~0_combout ))))

	.dataa(\sevenseg|WideOr200~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux25~2_combout ),
	.datad(\sevenseg|WideOr207~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux25~3 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N18
cycloneive_lcell_comb \sevenseg|Mux25~4 (
// Equation(s):
// \sevenseg|Mux25~4_combout  = (\sevenseg|Mux25~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|Mux25~3_combout ),
	.datad(\sevenseg|count1 [3]),
	.cin(gnd),
	.combout(\sevenseg|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux25~4 .lut_mask = 16'h00F0;
defparam \sevenseg|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N26
cycloneive_lcell_comb \sevenseg|WideOr199~0 (
// Equation(s):
// \sevenseg|WideOr199~0_combout  = (\cpu|pc|q [1] & ((\cpu|pc|q [2] & ((\cpu|pc|q [0]))) # (!\cpu|pc|q [2] & (\cpu|pc|q [3] & !\cpu|pc|q [0])))) # (!\cpu|pc|q [1] & (!\cpu|pc|q [3] & (\cpu|pc|q [2] $ (\cpu|pc|q [0]))))

	.dataa(\cpu|pc|q [3]),
	.datab(\cpu|pc|q [2]),
	.datac(\cpu|pc|q [1]),
	.datad(\cpu|pc|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr199~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr199~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
cycloneive_lcell_comb \sevenseg|WideOr213~0 (
// Equation(s):
// \sevenseg|WideOr213~0_combout  = (\cpu|alu|q [1] & ((\cpu|alu|q [0] & ((\cpu|alu|q [2]))) # (!\cpu|alu|q [0] & (\cpu|alu|q [3] & !\cpu|alu|q [2])))) # (!\cpu|alu|q [1] & (!\cpu|alu|q [3] & (\cpu|alu|q [0] $ (\cpu|alu|q [2]))))

	.dataa(\cpu|alu|q [1]),
	.datab(\cpu|alu|q [0]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr213~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr213~0 .lut_mask = 16'h8924;
defparam \sevenseg|WideOr213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneive_lcell_comb \sevenseg|WideOr185~0 (
// Equation(s):
// \sevenseg|WideOr185~0_combout  = (\cpu|regfile|q4 [1] & ((\cpu|regfile|q4 [0] & (\cpu|regfile|q4 [2])) # (!\cpu|regfile|q4 [0] & (!\cpu|regfile|q4 [2] & \cpu|regfile|q4 [3])))) # (!\cpu|regfile|q4 [1] & (!\cpu|regfile|q4 [3] & (\cpu|regfile|q4 [0] $ 
// (\cpu|regfile|q4 [2]))))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr185~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr185~0 .lut_mask = 16'h9806;
defparam \sevenseg|WideOr185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cycloneive_lcell_comb \sevenseg|WideOr192~0 (
// Equation(s):
// \sevenseg|WideOr192~0_combout  = (\cpu|regfile|q6 [1] & ((\cpu|regfile|q6 [2] & (\cpu|regfile|q6 [0])) # (!\cpu|regfile|q6 [2] & (!\cpu|regfile|q6 [0] & \cpu|regfile|q6 [3])))) # (!\cpu|regfile|q6 [1] & (!\cpu|regfile|q6 [3] & (\cpu|regfile|q6 [2] $ 
// (\cpu|regfile|q6 [0]))))

	.dataa(\cpu|regfile|q6 [2]),
	.datab(\cpu|regfile|q6 [0]),
	.datac(\cpu|regfile|q6 [3]),
	.datad(\cpu|regfile|q6 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr192~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr192~0 .lut_mask = 16'h9806;
defparam \sevenseg|WideOr192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneive_lcell_comb \sevenseg|WideOr171~0 (
// Equation(s):
// \sevenseg|WideOr171~0_combout  = (\cpu|regfile|q0 [1] & ((\cpu|regfile|q0 [2] & ((\cpu|regfile|q0 [0]))) # (!\cpu|regfile|q0 [2] & (\cpu|regfile|q0 [3] & !\cpu|regfile|q0 [0])))) # (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [2] $ 
// (\cpu|regfile|q0 [0]))))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr171~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr171~0 .lut_mask = 16'hC118;
defparam \sevenseg|WideOr171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneive_lcell_comb \sevenseg|WideOr178~0 (
// Equation(s):
// \sevenseg|WideOr178~0_combout  = (\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [0] & ((\cpu|regfile|q2 [2]))) # (!\cpu|regfile|q2 [0] & (\cpu|regfile|q2 [3] & !\cpu|regfile|q2 [2])))) # (!\cpu|regfile|q2 [1] & (!\cpu|regfile|q2 [3] & (\cpu|regfile|q2 [0] $ 
// (\cpu|regfile|q2 [2]))))

	.dataa(\cpu|regfile|q2 [0]),
	.datab(\cpu|regfile|q2 [1]),
	.datac(\cpu|regfile|q2 [3]),
	.datad(\cpu|regfile|q2 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr178~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr178~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cycloneive_lcell_comb \sevenseg|Mux24~0 (
// Equation(s):
// \sevenseg|Mux24~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr178~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr171~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr171~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr178~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux24~0 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \sevenseg|Mux24~1 (
// Equation(s):
// \sevenseg|Mux24~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux24~0_combout  & ((!\sevenseg|WideOr192~0_combout ))) # (!\sevenseg|Mux24~0_combout  & (!\sevenseg|WideOr185~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux24~0_combout ))))

	.dataa(\sevenseg|WideOr185~0_combout ),
	.datab(\sevenseg|WideOr192~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux24~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux24~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneive_lcell_comb \sevenseg|Mux24~2 (
// Equation(s):
// \sevenseg|Mux24~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|Mux6~3_combout )) # (!\sevenseg|WideOr213~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux6~3_combout  & \sevenseg|Mux24~1_combout ))))

	.dataa(\sevenseg|WideOr213~0_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|Mux24~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux24~2 .lut_mask = 16'h7C4C;
defparam \sevenseg|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N16
cycloneive_lcell_comb \sevenseg|WideOr206~0 (
// Equation(s):
// \sevenseg|WideOr206~0_combout  = (\cpu|sr1|q[1]~_Duplicate_1_q  & ((\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[0]~_Duplicate_1_q )) # (!\cpu|sr1|q[2]~_Duplicate_1_q  & (!\cpu|sr1|q[0]~_Duplicate_1_q  & \cpu|sr1|q[3]~_Duplicate_1_q )))) # 
// (!\cpu|sr1|q[1]~_Duplicate_1_q  & (!\cpu|sr1|q[3]~_Duplicate_1_q  & (\cpu|sr1|q[2]~_Duplicate_1_q  $ (\cpu|sr1|q[0]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr206~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr206~0 .lut_mask = 16'h9086;
defparam \sevenseg|WideOr206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N12
cycloneive_lcell_comb \sevenseg|Mux24~3 (
// Equation(s):
// \sevenseg|Mux24~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux24~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux24~2_combout  & ((!\sevenseg|WideOr206~0_combout ))) # (!\sevenseg|Mux24~2_combout  & 
// (!\sevenseg|WideOr199~0_combout ))))

	.dataa(\sevenseg|WideOr199~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux24~2_combout ),
	.datad(\sevenseg|WideOr206~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux24~3 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneive_lcell_comb \sevenseg|Mux24~4 (
// Equation(s):
// \sevenseg|Mux24~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux24~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux24~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux24~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneive_lcell_comb \sevenseg|WideOr198~0 (
// Equation(s):
// \sevenseg|WideOr198~0_combout  = (\cpu|pc|q [3] & (\cpu|pc|q [2] & ((\cpu|pc|q [1]) # (!\cpu|pc|q [0])))) # (!\cpu|pc|q [3] & (!\cpu|pc|q [2] & (\cpu|pc|q [1] & !\cpu|pc|q [0])))

	.dataa(\cpu|pc|q [3]),
	.datab(\cpu|pc|q [2]),
	.datac(\cpu|pc|q [1]),
	.datad(\cpu|pc|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr198~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr198~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cycloneive_lcell_comb \sevenseg|WideOr177~0 (
// Equation(s):
// \sevenseg|WideOr177~0_combout  = (\cpu|regfile|q2 [2] & (\cpu|regfile|q2 [3] & ((\cpu|regfile|q2 [1]) # (!\cpu|regfile|q2 [0])))) # (!\cpu|regfile|q2 [2] & (!\cpu|regfile|q2 [0] & (\cpu|regfile|q2 [1] & !\cpu|regfile|q2 [3])))

	.dataa(\cpu|regfile|q2 [2]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr177~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr177~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneive_lcell_comb \sevenseg|WideOr184~0 (
// Equation(s):
// \sevenseg|WideOr184~0_combout  = (\cpu|regfile|q4 [2] & (\cpu|regfile|q4 [3] & ((\cpu|regfile|q4 [1]) # (!\cpu|regfile|q4 [0])))) # (!\cpu|regfile|q4 [2] & (!\cpu|regfile|q4 [0] & (!\cpu|regfile|q4 [3] & \cpu|regfile|q4 [1])))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr184~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr184~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr170~0 (
// Equation(s):
// \sevenseg|WideOr170~0_combout  = (\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [2] & ((\cpu|regfile|q0 [1]) # (!\cpu|regfile|q0 [0])))) # (!\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [2] & !\cpu|regfile|q0 [0])))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr170~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr170~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneive_lcell_comb \sevenseg|Mux23~0 (
// Equation(s):
// \sevenseg|Mux23~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr184~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr170~0_combout )))))

	.dataa(\sevenseg|WideOr184~0_combout ),
	.datab(\sevenseg|WideOr170~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux23~0 .lut_mask = 16'hF503;
defparam \sevenseg|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cycloneive_lcell_comb \sevenseg|WideOr191~0 (
// Equation(s):
// \sevenseg|WideOr191~0_combout  = (\cpu|regfile|q6 [3] & (\cpu|regfile|q6 [2] & ((\cpu|regfile|q6 [1]) # (!\cpu|regfile|q6 [0])))) # (!\cpu|regfile|q6 [3] & (\cpu|regfile|q6 [1] & (!\cpu|regfile|q6 [2] & !\cpu|regfile|q6 [0])))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|regfile|q6 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr191~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr191~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cycloneive_lcell_comb \sevenseg|Mux23~1 (
// Equation(s):
// \sevenseg|Mux23~1_combout  = (\sevenseg|Mux23~0_combout  & (((!\sevenseg|WideOr191~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux23~0_combout  & (!\sevenseg|WideOr177~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|WideOr177~0_combout ),
	.datab(\sevenseg|Mux23~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr191~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux23~1 .lut_mask = 16'h1CDC;
defparam \sevenseg|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N16
cycloneive_lcell_comb \sevenseg|WideOr212~0 (
// Equation(s):
// \sevenseg|WideOr212~0_combout  = (\cpu|alu|q [3] & (\cpu|alu|q [2] & ((\cpu|alu|q [1]) # (!\cpu|alu|q [0])))) # (!\cpu|alu|q [3] & (\cpu|alu|q [1] & (!\cpu|alu|q [0] & !\cpu|alu|q [2])))

	.dataa(\cpu|alu|q [1]),
	.datab(\cpu|alu|q [0]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr212~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr212~0 .lut_mask = 16'hB002;
defparam \sevenseg|WideOr212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N8
cycloneive_lcell_comb \sevenseg|Mux23~2 (
// Equation(s):
// \sevenseg|Mux23~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr212~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux23~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux23~1_combout ),
	.datad(\sevenseg|WideOr212~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux23~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneive_lcell_comb \sevenseg|WideOr205~0 (
// Equation(s):
// \sevenseg|WideOr205~0_combout  = (\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[3]~_Duplicate_1_q  & ((\cpu|sr1|q[1]~_Duplicate_1_q ) # (!\cpu|sr1|q[0]~_Duplicate_1_q )))) # (!\cpu|sr1|q[2]~_Duplicate_1_q  & (!\cpu|sr1|q[0]~_Duplicate_1_q  & 
// (\cpu|sr1|q[1]~_Duplicate_1_q  & !\cpu|sr1|q[3]~_Duplicate_1_q )))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr205~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr205~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N10
cycloneive_lcell_comb \sevenseg|Mux23~3 (
// Equation(s):
// \sevenseg|Mux23~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux23~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux23~2_combout  & ((!\sevenseg|WideOr205~0_combout ))) # (!\sevenseg|Mux23~2_combout  & 
// (!\sevenseg|WideOr198~0_combout ))))

	.dataa(\sevenseg|WideOr198~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux23~2_combout ),
	.datad(\sevenseg|WideOr205~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux23~3 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneive_lcell_comb \sevenseg|Mux23~4 (
// Equation(s):
// \sevenseg|Mux23~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux23~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux23~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux23~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \sevenseg|WideOr197~0 (
// Equation(s):
// \sevenseg|WideOr197~0_combout  = (\cpu|pc|q [1] & ((\cpu|pc|q [0] & (\cpu|pc|q [3])) # (!\cpu|pc|q [0] & ((\cpu|pc|q [2]))))) # (!\cpu|pc|q [1] & (\cpu|pc|q [2] & (\cpu|pc|q [0] $ (\cpu|pc|q [3]))))

	.dataa(\cpu|pc|q [1]),
	.datab(\cpu|pc|q [0]),
	.datac(\cpu|pc|q [3]),
	.datad(\cpu|pc|q [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr197~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr197~0 .lut_mask = 16'hB680;
defparam \sevenseg|WideOr197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \sevenseg|WideOr204~0 (
// Equation(s):
// \sevenseg|WideOr204~0_combout  = (\cpu|sr1|q[1]~_Duplicate_1_q  & ((\cpu|sr1|q[0]~_Duplicate_1_q  & ((\cpu|sr1|q[3]~_Duplicate_1_q ))) # (!\cpu|sr1|q[0]~_Duplicate_1_q  & (\cpu|sr1|q[2]~_Duplicate_1_q )))) # (!\cpu|sr1|q[1]~_Duplicate_1_q  & 
// (\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[3]~_Duplicate_1_q  $ (\cpu|sr1|q[0]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr204~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr204~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneive_lcell_comb \sevenseg|WideOr190~0 (
// Equation(s):
// \sevenseg|WideOr190~0_combout  = (\cpu|regfile|q6 [3] & ((\cpu|regfile|q6 [0] & (\cpu|regfile|q6 [1])) # (!\cpu|regfile|q6 [0] & ((\cpu|regfile|q6 [2]))))) # (!\cpu|regfile|q6 [3] & (\cpu|regfile|q6 [2] & (\cpu|regfile|q6 [1] $ (\cpu|regfile|q6 [0]))))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|regfile|q6 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr190~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr190~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneive_lcell_comb \sevenseg|WideOr183~0 (
// Equation(s):
// \sevenseg|WideOr183~0_combout  = (\cpu|regfile|q4 [3] & ((\cpu|regfile|q4 [0] & ((\cpu|regfile|q4 [1]))) # (!\cpu|regfile|q4 [0] & (\cpu|regfile|q4 [2])))) # (!\cpu|regfile|q4 [3] & (\cpu|regfile|q4 [2] & (\cpu|regfile|q4 [0] $ (\cpu|regfile|q4 [1]))))

	.dataa(\cpu|regfile|q4 [0]),
	.datab(\cpu|regfile|q4 [2]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr183~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr183~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cycloneive_lcell_comb \sevenseg|WideOr176~0 (
// Equation(s):
// \sevenseg|WideOr176~0_combout  = (\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [0] & ((\cpu|regfile|q2 [3]))) # (!\cpu|regfile|q2 [0] & (\cpu|regfile|q2 [2])))) # (!\cpu|regfile|q2 [1] & (\cpu|regfile|q2 [2] & (\cpu|regfile|q2 [0] $ (\cpu|regfile|q2 [3]))))

	.dataa(\cpu|regfile|q2 [2]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr176~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr176~0 .lut_mask = 16'hE228;
defparam \sevenseg|WideOr176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \sevenseg|WideOr169~0 (
// Equation(s):
// \sevenseg|WideOr169~0_combout  = (\cpu|regfile|q0 [3] & ((\cpu|regfile|q0 [0] & ((\cpu|regfile|q0 [1]))) # (!\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [2])))) # (!\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [2] & (\cpu|regfile|q0 [1] $ (\cpu|regfile|q0 [0]))))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr169~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr169~0 .lut_mask = 16'hA4C8;
defparam \sevenseg|WideOr169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \sevenseg|Mux22~0 (
// Equation(s):
// \sevenseg|Mux22~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & (!\sevenseg|WideOr176~0_combout )) # (!\sevenseg|count1 [0] & ((!\sevenseg|WideOr169~0_combout )))))

	.dataa(\sevenseg|WideOr176~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr169~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux22~0 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \sevenseg|Mux22~1 (
// Equation(s):
// \sevenseg|Mux22~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux22~0_combout  & (!\sevenseg|WideOr190~0_combout )) # (!\sevenseg|Mux22~0_combout  & ((!\sevenseg|WideOr183~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux22~0_combout ))))

	.dataa(\sevenseg|WideOr190~0_combout ),
	.datab(\sevenseg|WideOr183~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux22~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux22~1 .lut_mask = 16'h5F30;
defparam \sevenseg|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \sevenseg|WideOr211~0 (
// Equation(s):
// \sevenseg|WideOr211~0_combout  = (\cpu|alu|q [1] & ((\cpu|alu|q [0] & ((\cpu|alu|q [3]))) # (!\cpu|alu|q [0] & (\cpu|alu|q [2])))) # (!\cpu|alu|q [1] & (\cpu|alu|q [2] & (\cpu|alu|q [3] $ (\cpu|alu|q [0]))))

	.dataa(\cpu|alu|q [2]),
	.datab(\cpu|alu|q [1]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr211~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr211~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \sevenseg|Mux22~2 (
// Equation(s):
// \sevenseg|Mux22~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|Mux6~3_combout ) # (!\sevenseg|WideOr211~0_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux22~1_combout  & ((\sevenseg|Mux6~3_combout ))))

	.dataa(\sevenseg|Mux22~1_combout ),
	.datab(\sevenseg|WideOr211~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux6~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux22~2 .lut_mask = 16'h3AF0;
defparam \sevenseg|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \sevenseg|Mux22~3 (
// Equation(s):
// \sevenseg|Mux22~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux22~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux22~2_combout  & ((!\sevenseg|WideOr204~0_combout ))) # (!\sevenseg|Mux22~2_combout  & 
// (!\sevenseg|WideOr197~0_combout ))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr197~0_combout ),
	.datac(\sevenseg|WideOr204~0_combout ),
	.datad(\sevenseg|Mux22~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux22~3 .lut_mask = 16'hAF11;
defparam \sevenseg|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \sevenseg|Mux22~4 (
// Equation(s):
// \sevenseg|Mux22~4_combout  = (\sevenseg|Mux22~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(\sevenseg|Mux22~3_combout ),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux22~4 .lut_mask = 16'h0C0C;
defparam \sevenseg|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \sevenseg|WideOr196~0 (
// Equation(s):
// \sevenseg|WideOr196~0_combout  = (\cpu|pc|q [1] & (\cpu|pc|q [0] & (\cpu|pc|q [3] & !\cpu|pc|q [2]))) # (!\cpu|pc|q [1] & (\cpu|pc|q [2] $ (((\cpu|pc|q [0] & !\cpu|pc|q [3])))))

	.dataa(\cpu|pc|q [1]),
	.datab(\cpu|pc|q [0]),
	.datac(\cpu|pc|q [3]),
	.datad(\cpu|pc|q [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr196~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr196~0 .lut_mask = 16'h5184;
defparam \sevenseg|WideOr196~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneive_lcell_comb \sevenseg|WideOr189~0 (
// Equation(s):
// \sevenseg|WideOr189~0_combout  = (\cpu|regfile|q6 [1] & (\cpu|regfile|q6 [3] & (!\cpu|regfile|q6 [2] & \cpu|regfile|q6 [0]))) # (!\cpu|regfile|q6 [1] & (\cpu|regfile|q6 [2] $ (((!\cpu|regfile|q6 [3] & \cpu|regfile|q6 [0])))))

	.dataa(\cpu|regfile|q6 [3]),
	.datab(\cpu|regfile|q6 [1]),
	.datac(\cpu|regfile|q6 [2]),
	.datad(\cpu|regfile|q6 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr189~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr189~0 .lut_mask = 16'h2930;
defparam \sevenseg|WideOr189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cycloneive_lcell_comb \sevenseg|WideOr175~0 (
// Equation(s):
// \sevenseg|WideOr175~0_combout  = (\cpu|regfile|q2 [2] & (!\cpu|regfile|q2 [1] & ((\cpu|regfile|q2 [3]) # (!\cpu|regfile|q2 [0])))) # (!\cpu|regfile|q2 [2] & (\cpu|regfile|q2 [0] & (\cpu|regfile|q2 [1] $ (!\cpu|regfile|q2 [3]))))

	.dataa(\cpu|regfile|q2 [2]),
	.datab(\cpu|regfile|q2 [0]),
	.datac(\cpu|regfile|q2 [1]),
	.datad(\cpu|regfile|q2 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr175~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr175~0 .lut_mask = 16'h4A06;
defparam \sevenseg|WideOr175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cycloneive_lcell_comb \sevenseg|WideOr168~0 (
// Equation(s):
// \sevenseg|WideOr168~0_combout  = (\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [0]))) # (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [2] $ (((!\cpu|regfile|q0 [3] & \cpu|regfile|q0 [0])))))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr168~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr168~0 .lut_mask = 16'h2930;
defparam \sevenseg|WideOr168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cycloneive_lcell_comb \sevenseg|WideOr182~0 (
// Equation(s):
// \sevenseg|WideOr182~0_combout  = (\cpu|regfile|q4 [1] & (\cpu|regfile|q4 [0] & (\cpu|regfile|q4 [3] & !\cpu|regfile|q4 [2]))) # (!\cpu|regfile|q4 [1] & (\cpu|regfile|q4 [2] $ (((\cpu|regfile|q4 [0] & !\cpu|regfile|q4 [3])))))

	.dataa(\cpu|regfile|q4 [1]),
	.datab(\cpu|regfile|q4 [0]),
	.datac(\cpu|regfile|q4 [3]),
	.datad(\cpu|regfile|q4 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr182~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr182~0 .lut_mask = 16'h5184;
defparam \sevenseg|WideOr182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N20
cycloneive_lcell_comb \sevenseg|Mux21~0 (
// Equation(s):
// \sevenseg|Mux21~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr182~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr168~0_combout ))))

	.dataa(\sevenseg|WideOr168~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr182~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux21~0 .lut_mask = 16'hCF11;
defparam \sevenseg|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N6
cycloneive_lcell_comb \sevenseg|Mux21~1 (
// Equation(s):
// \sevenseg|Mux21~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux21~0_combout  & (!\sevenseg|WideOr189~0_combout )) # (!\sevenseg|Mux21~0_combout  & ((!\sevenseg|WideOr175~0_combout ))))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux21~0_combout ))))

	.dataa(\sevenseg|WideOr189~0_combout ),
	.datab(\sevenseg|WideOr175~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|Mux21~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux21~1 .lut_mask = 16'h5F30;
defparam \sevenseg|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \sevenseg|WideOr210~0 (
// Equation(s):
// \sevenseg|WideOr210~0_combout  = (\cpu|alu|q [2] & (!\cpu|alu|q [1] & ((\cpu|alu|q [3]) # (!\cpu|alu|q [0])))) # (!\cpu|alu|q [2] & (\cpu|alu|q [0] & (\cpu|alu|q [1] $ (!\cpu|alu|q [3]))))

	.dataa(\cpu|alu|q [2]),
	.datab(\cpu|alu|q [1]),
	.datac(\cpu|alu|q [3]),
	.datad(\cpu|alu|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr210~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr210~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \sevenseg|Mux21~2 (
// Equation(s):
// \sevenseg|Mux21~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr210~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux21~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux21~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr210~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux21~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \sevenseg|WideOr203~0 (
// Equation(s):
// \sevenseg|WideOr203~0_combout  = (\cpu|sr1|q[2]~_Duplicate_1_q  & (!\cpu|sr1|q[1]~_Duplicate_1_q  & ((\cpu|sr1|q[3]~_Duplicate_1_q ) # (!\cpu|sr1|q[0]~_Duplicate_1_q )))) # (!\cpu|sr1|q[2]~_Duplicate_1_q  & (\cpu|sr1|q[0]~_Duplicate_1_q  & 
// (\cpu|sr1|q[1]~_Duplicate_1_q  $ (!\cpu|sr1|q[3]~_Duplicate_1_q ))))

	.dataa(\cpu|sr1|q[2]~_Duplicate_1_q ),
	.datab(\cpu|sr1|q[1]~_Duplicate_1_q ),
	.datac(\cpu|sr1|q[3]~_Duplicate_1_q ),
	.datad(\cpu|sr1|q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr203~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr203~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \sevenseg|Mux21~3 (
// Equation(s):
// \sevenseg|Mux21~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux21~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux21~2_combout  & ((!\sevenseg|WideOr203~0_combout ))) # (!\sevenseg|Mux21~2_combout  & 
// (!\sevenseg|WideOr196~0_combout ))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr196~0_combout ),
	.datac(\sevenseg|Mux21~2_combout ),
	.datad(\sevenseg|WideOr203~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux21~3 .lut_mask = 16'hA1F1;
defparam \sevenseg|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \sevenseg|Mux21~4 (
// Equation(s):
// \sevenseg|Mux21~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux21~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux21~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux21~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \sevenseg|WideOr265~0 (
// Equation(s):
// \sevenseg|WideOr265~0_combout  = (\cpu|sr2|q[15]~_Duplicate_1_q ) # ((\cpu|sr2|q[13]~_Duplicate_1_q  & ((!\cpu|sr2|q[14]~_Duplicate_1_q ) # (!\cpu|sr2|q[12]~_Duplicate_1_q ))) # (!\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr265~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr265~0 .lut_mask = 16'hBFEE;
defparam \sevenseg|WideOr265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneive_lcell_comb \sevenseg|WideOr272~0 (
// Equation(s):
// \sevenseg|WideOr272~0_combout  = (\cpu|dr|q [15]) # ((\cpu|dr|q [14] & ((!\cpu|dr|q [13]) # (!\cpu|dr|q [12]))) # (!\cpu|dr|q [14] & ((\cpu|dr|q [13]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr272~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr272~0 .lut_mask = 16'hFF7A;
defparam \sevenseg|WideOr272~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneive_lcell_comb \sevenseg|WideOr244~0 (
// Equation(s):
// \sevenseg|WideOr244~0_combout  = (\cpu|regfile|q5 [15]) # ((\cpu|regfile|q5 [13] & ((!\cpu|regfile|q5 [14]) # (!\cpu|regfile|q5 [12]))) # (!\cpu|regfile|q5 [13] & ((\cpu|regfile|q5 [14]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr244~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr244~0 .lut_mask = 16'hF7FA;
defparam \sevenseg|WideOr244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneive_lcell_comb \sevenseg|WideOr237~0 (
// Equation(s):
// \sevenseg|WideOr237~0_combout  = (\cpu|regfile|q3 [15]) # ((\cpu|regfile|q3 [14] & ((!\cpu|regfile|q3 [13]) # (!\cpu|regfile|q3 [12]))) # (!\cpu|regfile|q3 [14] & ((\cpu|regfile|q3 [13]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr237~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr237~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N6
cycloneive_lcell_comb \sevenseg|WideOr230~0 (
// Equation(s):
// \sevenseg|WideOr230~0_combout  = (\cpu|regfile|q1 [15]) # ((\cpu|regfile|q1 [13] & ((!\cpu|regfile|q1 [14]) # (!\cpu|regfile|q1 [12]))) # (!\cpu|regfile|q1 [13] & ((\cpu|regfile|q1 [14]))))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr230~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr230~0 .lut_mask = 16'hFF7C;
defparam \sevenseg|WideOr230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux34~0 (
// Equation(s):
// \sevenseg|Mux34~0_combout  = (\sevenseg|count1 [0] & ((\sevenseg|WideOr237~0_combout ) # ((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & (((!\sevenseg|count1 [1] & \sevenseg|WideOr230~0_combout ))))

	.dataa(\sevenseg|WideOr237~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr230~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux34~0 .lut_mask = 16'hCBC8;
defparam \sevenseg|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneive_lcell_comb \sevenseg|WideOr251~0 (
// Equation(s):
// \sevenseg|WideOr251~0_combout  = (\cpu|regfile|q7 [15]) # ((\cpu|regfile|q7 [14] & ((!\cpu|regfile|q7 [12]) # (!\cpu|regfile|q7 [13]))) # (!\cpu|regfile|q7 [14] & (\cpu|regfile|q7 [13])))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [13]),
	.datac(\cpu|regfile|q7 [15]),
	.datad(\cpu|regfile|q7 [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr251~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr251~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_lcell_comb \sevenseg|Mux34~1 (
// Equation(s):
// \sevenseg|Mux34~1_combout  = (\sevenseg|Mux34~0_combout  & (((\sevenseg|WideOr251~0_combout ) # (!\sevenseg|count1 [1])))) # (!\sevenseg|Mux34~0_combout  & (\sevenseg|WideOr244~0_combout  & (\sevenseg|count1 [1])))

	.dataa(\sevenseg|WideOr244~0_combout ),
	.datab(\sevenseg|Mux34~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr251~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux34~1 .lut_mask = 16'hEC2C;
defparam \sevenseg|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneive_lcell_comb \sevenseg|Mux34~2 (
// Equation(s):
// \sevenseg|Mux34~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (\sevenseg|WideOr272~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux34~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (!\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|WideOr272~0_combout ),
	.datad(\sevenseg|Mux34~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux34~2 .lut_mask = 16'hB391;
defparam \sevenseg|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
cycloneive_lcell_comb \sevenseg|WideOr258~0 (
// Equation(s):
// \sevenseg|WideOr258~0_combout  = (\cpu|ir|q [15]) # ((\cpu|ir|q [14] & ((!\cpu|ir|q [12]) # (!\cpu|ir|q [13]))) # (!\cpu|ir|q [14] & (\cpu|ir|q [13])))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr258~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr258~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
cycloneive_lcell_comb \sevenseg|Mux34~3 (
// Equation(s):
// \sevenseg|Mux34~3_combout  = (\sevenseg|Mux34~2_combout  & (((\sevenseg|Mux6~0_combout ) # (\sevenseg|WideOr258~0_combout )))) # (!\sevenseg|Mux34~2_combout  & (\sevenseg|WideOr265~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr265~0_combout ),
	.datab(\sevenseg|Mux34~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr258~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux34~3 .lut_mask = 16'hCEC2;
defparam \sevenseg|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneive_lcell_comb \sevenseg|Mux34~4 (
// Equation(s):
// \sevenseg|Mux34~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux34~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(\sevenseg|Mux34~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux34~4 .lut_mask = 16'h5050;
defparam \sevenseg|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
cycloneive_lcell_comb \sevenseg|WideOr257~0 (
// Equation(s):
// \sevenseg|WideOr257~0_combout  = (\cpu|ir|q [14] & ((\cpu|ir|q [13] & (!\cpu|ir|q [15] & \cpu|ir|q [12])) # (!\cpu|ir|q [13] & (\cpu|ir|q [15])))) # (!\cpu|ir|q [14] & (!\cpu|ir|q [15] & ((\cpu|ir|q [13]) # (\cpu|ir|q [12]))))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr257~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr257~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \sevenseg|WideOr264~0 (
// Equation(s):
// \sevenseg|WideOr264~0_combout  = (\cpu|sr2|q[15]~_Duplicate_1_q  & (!\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q )))) # (!\cpu|sr2|q[15]~_Duplicate_1_q  & ((\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr2|q[12]~_Duplicate_1_q ) # 
// (!\cpu|sr2|q[14]~_Duplicate_1_q ))) # (!\cpu|sr2|q[13]~_Duplicate_1_q  & (\cpu|sr2|q[12]~_Duplicate_1_q  & !\cpu|sr2|q[14]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr264~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr264~0 .lut_mask = 16'h6254;
defparam \sevenseg|WideOr264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneive_lcell_comb \sevenseg|WideOr271~0 (
// Equation(s):
// \sevenseg|WideOr271~0_combout  = (\cpu|dr|q [14] & ((\cpu|dr|q [13] & (\cpu|dr|q [12] & !\cpu|dr|q [15])) # (!\cpu|dr|q [13] & ((\cpu|dr|q [15]))))) # (!\cpu|dr|q [14] & (!\cpu|dr|q [15] & ((\cpu|dr|q [12]) # (\cpu|dr|q [13]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr271~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr271~0 .lut_mask = 16'h0AD4;
defparam \sevenseg|WideOr271~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneive_lcell_comb \sevenseg|WideOr236~0 (
// Equation(s):
// \sevenseg|WideOr236~0_combout  = (\cpu|regfile|q3 [15] & (((\cpu|regfile|q3 [14] & !\cpu|regfile|q3 [13])))) # (!\cpu|regfile|q3 [15] & ((\cpu|regfile|q3 [12] & ((\cpu|regfile|q3 [13]) # (!\cpu|regfile|q3 [14]))) # (!\cpu|regfile|q3 [12] & 
// (!\cpu|regfile|q3 [14] & \cpu|regfile|q3 [13]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr236~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr236~0 .lut_mask = 16'h23C2;
defparam \sevenseg|WideOr236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneive_lcell_comb \sevenseg|WideOr229~0 (
// Equation(s):
// \sevenseg|WideOr229~0_combout  = (\cpu|regfile|q1 [13] & (!\cpu|regfile|q1 [15] & ((\cpu|regfile|q1 [12]) # (!\cpu|regfile|q1 [14])))) # (!\cpu|regfile|q1 [13] & ((\cpu|regfile|q1 [15] & (\cpu|regfile|q1 [14])) # (!\cpu|regfile|q1 [15] & (!\cpu|regfile|q1 
// [14] & \cpu|regfile|q1 [12]))))

	.dataa(\cpu|regfile|q1 [13]),
	.datab(\cpu|regfile|q1 [15]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr229~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr229~0 .lut_mask = 16'h6342;
defparam \sevenseg|WideOr229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr243~0 (
// Equation(s):
// \sevenseg|WideOr243~0_combout  = (\cpu|regfile|q5 [13] & (!\cpu|regfile|q5 [15] & ((\cpu|regfile|q5 [12]) # (!\cpu|regfile|q5 [14])))) # (!\cpu|regfile|q5 [13] & ((\cpu|regfile|q5 [15] & ((\cpu|regfile|q5 [14]))) # (!\cpu|regfile|q5 [15] & 
// (\cpu|regfile|q5 [12] & !\cpu|regfile|q5 [14]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr243~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr243~0 .lut_mask = 16'h580E;
defparam \sevenseg|WideOr243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cycloneive_lcell_comb \sevenseg|Mux33~0 (
// Equation(s):
// \sevenseg|Mux33~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr243~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr229~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr229~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr243~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux33~0 .lut_mask = 16'hA1F1;
defparam \sevenseg|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneive_lcell_comb \sevenseg|WideOr250~0 (
// Equation(s):
// \sevenseg|WideOr250~0_combout  = (\cpu|regfile|q7 [14] & ((\cpu|regfile|q7 [15] & ((!\cpu|regfile|q7 [13]))) # (!\cpu|regfile|q7 [15] & (\cpu|regfile|q7 [12] & \cpu|regfile|q7 [13])))) # (!\cpu|regfile|q7 [14] & (!\cpu|regfile|q7 [15] & ((\cpu|regfile|q7 
// [12]) # (\cpu|regfile|q7 [13]))))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [15]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q7 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr250~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr250~0 .lut_mask = 16'h3198;
defparam \sevenseg|WideOr250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cycloneive_lcell_comb \sevenseg|Mux33~1 (
// Equation(s):
// \sevenseg|Mux33~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux33~0_combout  & ((!\sevenseg|WideOr250~0_combout ))) # (!\sevenseg|Mux33~0_combout  & (!\sevenseg|WideOr236~0_combout )))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux33~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr236~0_combout ),
	.datac(\sevenseg|Mux33~0_combout ),
	.datad(\sevenseg|WideOr250~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux33~1 .lut_mask = 16'h52F2;
defparam \sevenseg|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneive_lcell_comb \sevenseg|Mux33~2 (
// Equation(s):
// \sevenseg|Mux33~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr271~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux33~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|WideOr271~0_combout ),
	.datad(\sevenseg|Mux33~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux33~2 .lut_mask = 16'h6E4C;
defparam \sevenseg|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \sevenseg|Mux33~3 (
// Equation(s):
// \sevenseg|Mux33~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux33~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux33~2_combout  & ((!\sevenseg|WideOr264~0_combout ))) # (!\sevenseg|Mux33~2_combout  & 
// (!\sevenseg|WideOr257~0_combout ))))

	.dataa(\sevenseg|WideOr257~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr264~0_combout ),
	.datad(\sevenseg|Mux33~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux33~3 .lut_mask = 16'hCF11;
defparam \sevenseg|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \sevenseg|Mux33~4 (
// Equation(s):
// \sevenseg|Mux33~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux33~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux33~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux33~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneive_lcell_comb \sevenseg|WideOr242~0 (
// Equation(s):
// \sevenseg|WideOr242~0_combout  = (\cpu|regfile|q5 [13] & (\cpu|regfile|q5 [12] & (!\cpu|regfile|q5 [15]))) # (!\cpu|regfile|q5 [13] & ((\cpu|regfile|q5 [14] & ((!\cpu|regfile|q5 [15]))) # (!\cpu|regfile|q5 [14] & (\cpu|regfile|q5 [12]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr242~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr242~0 .lut_mask = 16'h0D4C;
defparam \sevenseg|WideOr242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneive_lcell_comb \sevenseg|WideOr249~0 (
// Equation(s):
// \sevenseg|WideOr249~0_combout  = (\cpu|regfile|q7 [13] & (((!\cpu|regfile|q7 [15] & \cpu|regfile|q7 [12])))) # (!\cpu|regfile|q7 [13] & ((\cpu|regfile|q7 [14] & (!\cpu|regfile|q7 [15])) # (!\cpu|regfile|q7 [14] & ((\cpu|regfile|q7 [12])))))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [15]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q7 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr249~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr249~0 .lut_mask = 16'h3072;
defparam \sevenseg|WideOr249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneive_lcell_comb \sevenseg|WideOr228~0 (
// Equation(s):
// \sevenseg|WideOr228~0_combout  = (\cpu|regfile|q1 [13] & (\cpu|regfile|q1 [12] & ((!\cpu|regfile|q1 [15])))) # (!\cpu|regfile|q1 [13] & ((\cpu|regfile|q1 [14] & ((!\cpu|regfile|q1 [15]))) # (!\cpu|regfile|q1 [14] & (\cpu|regfile|q1 [12]))))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr228~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr228~0 .lut_mask = 16'h02BA;
defparam \sevenseg|WideOr228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneive_lcell_comb \sevenseg|WideOr235~0 (
// Equation(s):
// \sevenseg|WideOr235~0_combout  = (\cpu|regfile|q3 [13] & (\cpu|regfile|q3 [12] & (!\cpu|regfile|q3 [15]))) # (!\cpu|regfile|q3 [13] & ((\cpu|regfile|q3 [14] & ((!\cpu|regfile|q3 [15]))) # (!\cpu|regfile|q3 [14] & (\cpu|regfile|q3 [12]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr235~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr235~0 .lut_mask = 16'h223A;
defparam \sevenseg|WideOr235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_lcell_comb \sevenseg|Mux32~0 (
// Equation(s):
// \sevenseg|Mux32~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr235~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr228~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr228~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr235~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux32~0 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cycloneive_lcell_comb \sevenseg|Mux32~1 (
// Equation(s):
// \sevenseg|Mux32~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux32~0_combout  & ((!\sevenseg|WideOr249~0_combout ))) # (!\sevenseg|Mux32~0_combout  & (!\sevenseg|WideOr242~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux32~0_combout ))))

	.dataa(\sevenseg|WideOr242~0_combout ),
	.datab(\sevenseg|WideOr249~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux32~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux32~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneive_lcell_comb \sevenseg|WideOr270~0 (
// Equation(s):
// \sevenseg|WideOr270~0_combout  = (\cpu|dr|q [13] & (((\cpu|dr|q [12] & !\cpu|dr|q [15])))) # (!\cpu|dr|q [13] & ((\cpu|dr|q [14] & ((!\cpu|dr|q [15]))) # (!\cpu|dr|q [14] & (\cpu|dr|q [12]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr270~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr270~0 .lut_mask = 16'h04CE;
defparam \sevenseg|WideOr270~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneive_lcell_comb \sevenseg|Mux32~2 (
// Equation(s):
// \sevenseg|Mux32~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr270~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux32~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux32~1_combout ),
	.datad(\sevenseg|WideOr270~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux32~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
cycloneive_lcell_comb \sevenseg|WideOr256~0 (
// Equation(s):
// \sevenseg|WideOr256~0_combout  = (\cpu|ir|q [13] & (((!\cpu|ir|q [15] & \cpu|ir|q [12])))) # (!\cpu|ir|q [13] & ((\cpu|ir|q [14] & (!\cpu|ir|q [15])) # (!\cpu|ir|q [14] & ((\cpu|ir|q [12])))))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr256~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr256~0 .lut_mask = 16'h1F02;
defparam \sevenseg|WideOr256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \sevenseg|WideOr263~0 (
// Equation(s):
// \sevenseg|WideOr263~0_combout  = (\cpu|sr2|q[13]~_Duplicate_1_q  & (!\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|sr2|q[12]~_Duplicate_1_q ))) # (!\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q  & (!\cpu|sr2|q[15]~_Duplicate_1_q )) # 
// (!\cpu|sr2|q[14]~_Duplicate_1_q  & ((\cpu|sr2|q[12]~_Duplicate_1_q )))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr263~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr263~0 .lut_mask = 16'h5170;
defparam \sevenseg|WideOr263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
cycloneive_lcell_comb \sevenseg|Mux32~3 (
// Equation(s):
// \sevenseg|Mux32~3_combout  = (\sevenseg|Mux32~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr263~0_combout )))) # (!\sevenseg|Mux32~2_combout  & (!\sevenseg|Mux6~0_combout  & (!\sevenseg|WideOr256~0_combout )))

	.dataa(\sevenseg|Mux32~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr256~0_combout ),
	.datad(\sevenseg|WideOr263~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux32~3 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \sevenseg|Mux32~4 (
// Equation(s):
// \sevenseg|Mux32~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux32~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux32~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux32~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
cycloneive_lcell_comb \sevenseg|WideOr255~0 (
// Equation(s):
// \sevenseg|WideOr255~0_combout  = (\cpu|ir|q [13] & ((\cpu|ir|q [14] & ((\cpu|ir|q [12]))) # (!\cpu|ir|q [14] & (\cpu|ir|q [15] & !\cpu|ir|q [12])))) # (!\cpu|ir|q [13] & (!\cpu|ir|q [15] & (\cpu|ir|q [14] $ (\cpu|ir|q [12]))))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr255~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr255~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \sevenseg|WideOr262~0 (
// Equation(s):
// \sevenseg|WideOr262~0_combout  = (\cpu|sr2|q[13]~_Duplicate_1_q  & ((\cpu|sr2|q[12]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q ))) # (!\cpu|sr2|q[12]~_Duplicate_1_q  & (\cpu|sr2|q[15]~_Duplicate_1_q  & !\cpu|sr2|q[14]~_Duplicate_1_q )))) # 
// (!\cpu|sr2|q[13]~_Duplicate_1_q  & (!\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|sr2|q[12]~_Duplicate_1_q  $ (\cpu|sr2|q[14]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr262~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr262~0 .lut_mask = 16'hC118;
defparam \sevenseg|WideOr262~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneive_lcell_comb \sevenseg|WideOr241~0 (
// Equation(s):
// \sevenseg|WideOr241~0_combout  = (\cpu|regfile|q5 [13] & ((\cpu|regfile|q5 [12] & ((\cpu|regfile|q5 [14]))) # (!\cpu|regfile|q5 [12] & (\cpu|regfile|q5 [15] & !\cpu|regfile|q5 [14])))) # (!\cpu|regfile|q5 [13] & (!\cpu|regfile|q5 [15] & (\cpu|regfile|q5 
// [12] $ (\cpu|regfile|q5 [14]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr241~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr241~0 .lut_mask = 16'h8924;
defparam \sevenseg|WideOr241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N24
cycloneive_lcell_comb \sevenseg|WideOr227~0 (
// Equation(s):
// \sevenseg|WideOr227~0_combout  = (\cpu|regfile|q1 [13] & ((\cpu|regfile|q1 [12] & ((\cpu|regfile|q1 [14]))) # (!\cpu|regfile|q1 [12] & (\cpu|regfile|q1 [15] & !\cpu|regfile|q1 [14])))) # (!\cpu|regfile|q1 [13] & (!\cpu|regfile|q1 [15] & (\cpu|regfile|q1 
// [12] $ (\cpu|regfile|q1 [14]))))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [15]),
	.datad(\cpu|regfile|q1 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr227~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr227~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneive_lcell_comb \sevenseg|Mux31~0 (
// Equation(s):
// \sevenseg|Mux31~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])) # (!\sevenseg|WideOr241~0_combout ))) # (!\sevenseg|count1 [1] & (((!\sevenseg|count1 [0] & !\sevenseg|WideOr227~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr241~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr227~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux31~0 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneive_lcell_comb \sevenseg|WideOr234~0 (
// Equation(s):
// \sevenseg|WideOr234~0_combout  = (\cpu|regfile|q3 [13] & ((\cpu|regfile|q3 [12] & ((\cpu|regfile|q3 [14]))) # (!\cpu|regfile|q3 [12] & (\cpu|regfile|q3 [15] & !\cpu|regfile|q3 [14])))) # (!\cpu|regfile|q3 [13] & (!\cpu|regfile|q3 [15] & (\cpu|regfile|q3 
// [12] $ (\cpu|regfile|q3 [14]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr234~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr234~0 .lut_mask = 16'hA412;
defparam \sevenseg|WideOr234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \sevenseg|WideOr248~0 (
// Equation(s):
// \sevenseg|WideOr248~0_combout  = (\cpu|regfile|q7 [13] & ((\cpu|regfile|q7 [14] & ((\cpu|regfile|q7 [12]))) # (!\cpu|regfile|q7 [14] & (\cpu|regfile|q7 [15] & !\cpu|regfile|q7 [12])))) # (!\cpu|regfile|q7 [13] & (!\cpu|regfile|q7 [15] & (\cpu|regfile|q7 
// [14] $ (\cpu|regfile|q7 [12]))))

	.dataa(\cpu|regfile|q7 [15]),
	.datab(\cpu|regfile|q7 [14]),
	.datac(\cpu|regfile|q7 [13]),
	.datad(\cpu|regfile|q7 [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr248~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr248~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cycloneive_lcell_comb \sevenseg|Mux31~1 (
// Equation(s):
// \sevenseg|Mux31~1_combout  = (\sevenseg|Mux31~0_combout  & (((!\sevenseg|WideOr248~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux31~0_combout  & (!\sevenseg|WideOr234~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|Mux31~0_combout ),
	.datab(\sevenseg|WideOr234~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr248~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux31~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneive_lcell_comb \sevenseg|WideOr269~0 (
// Equation(s):
// \sevenseg|WideOr269~0_combout  = (\cpu|dr|q [13] & ((\cpu|dr|q [14] & (\cpu|dr|q [12])) # (!\cpu|dr|q [14] & (!\cpu|dr|q [12] & \cpu|dr|q [15])))) # (!\cpu|dr|q [13] & (!\cpu|dr|q [15] & (\cpu|dr|q [14] $ (\cpu|dr|q [12]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr269~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr269~0 .lut_mask = 16'h9086;
defparam \sevenseg|WideOr269~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneive_lcell_comb \sevenseg|Mux31~2 (
// Equation(s):
// \sevenseg|Mux31~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr269~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux31~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux31~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr269~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux31~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cycloneive_lcell_comb \sevenseg|Mux31~3 (
// Equation(s):
// \sevenseg|Mux31~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux31~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux31~2_combout  & ((!\sevenseg|WideOr262~0_combout ))) # (!\sevenseg|Mux31~2_combout  & 
// (!\sevenseg|WideOr255~0_combout ))))

	.dataa(\sevenseg|Mux6~0_combout ),
	.datab(\sevenseg|WideOr255~0_combout ),
	.datac(\sevenseg|WideOr262~0_combout ),
	.datad(\sevenseg|Mux31~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux31~3 .lut_mask = 16'hAF11;
defparam \sevenseg|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cycloneive_lcell_comb \sevenseg|Mux31~4 (
// Equation(s):
// \sevenseg|Mux31~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux31~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux31~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux31~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_lcell_comb \sevenseg|WideOr240~0 (
// Equation(s):
// \sevenseg|WideOr240~0_combout  = (\cpu|regfile|q5 [15] & (\cpu|regfile|q5 [14] & ((\cpu|regfile|q5 [13]) # (!\cpu|regfile|q5 [12])))) # (!\cpu|regfile|q5 [15] & (\cpu|regfile|q5 [13] & (!\cpu|regfile|q5 [12] & !\cpu|regfile|q5 [14])))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr240~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr240~0 .lut_mask = 16'hB002;
defparam \sevenseg|WideOr240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cycloneive_lcell_comb \sevenseg|WideOr247~0 (
// Equation(s):
// \sevenseg|WideOr247~0_combout  = (\cpu|regfile|q7 [14] & (\cpu|regfile|q7 [15] & ((\cpu|regfile|q7 [13]) # (!\cpu|regfile|q7 [12])))) # (!\cpu|regfile|q7 [14] & (!\cpu|regfile|q7 [15] & (!\cpu|regfile|q7 [12] & \cpu|regfile|q7 [13])))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [15]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q7 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr247~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr247~0 .lut_mask = 16'h8908;
defparam \sevenseg|WideOr247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneive_lcell_comb \sevenseg|WideOr233~0 (
// Equation(s):
// \sevenseg|WideOr233~0_combout  = (\cpu|regfile|q3 [15] & (\cpu|regfile|q3 [14] & ((\cpu|regfile|q3 [13]) # (!\cpu|regfile|q3 [12])))) # (!\cpu|regfile|q3 [15] & (!\cpu|regfile|q3 [12] & (!\cpu|regfile|q3 [14] & \cpu|regfile|q3 [13])))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr233~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr233~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneive_lcell_comb \sevenseg|WideOr226~0 (
// Equation(s):
// \sevenseg|WideOr226~0_combout  = (\cpu|regfile|q1 [14] & (\cpu|regfile|q1 [15] & ((\cpu|regfile|q1 [13]) # (!\cpu|regfile|q1 [12])))) # (!\cpu|regfile|q1 [14] & (!\cpu|regfile|q1 [12] & (\cpu|regfile|q1 [13] & !\cpu|regfile|q1 [15])))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr226~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr226~0 .lut_mask = 16'hD004;
defparam \sevenseg|WideOr226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_lcell_comb \sevenseg|Mux30~0 (
// Equation(s):
// \sevenseg|Mux30~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr233~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|count1 [1] & !\sevenseg|WideOr226~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr233~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr226~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux30~0 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneive_lcell_comb \sevenseg|Mux30~1 (
// Equation(s):
// \sevenseg|Mux30~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux30~0_combout  & ((!\sevenseg|WideOr247~0_combout ))) # (!\sevenseg|Mux30~0_combout  & (!\sevenseg|WideOr240~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux30~0_combout ))))

	.dataa(\sevenseg|WideOr240~0_combout ),
	.datab(\sevenseg|WideOr247~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux30~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux30~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneive_lcell_comb \sevenseg|WideOr268~0 (
// Equation(s):
// \sevenseg|WideOr268~0_combout  = (\cpu|dr|q [14] & (\cpu|dr|q [15] & ((\cpu|dr|q [13]) # (!\cpu|dr|q [12])))) # (!\cpu|dr|q [14] & (!\cpu|dr|q [12] & (\cpu|dr|q [13] & !\cpu|dr|q [15])))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr268~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr268~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr268~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N2
cycloneive_lcell_comb \sevenseg|Mux30~2 (
// Equation(s):
// \sevenseg|Mux30~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr268~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux30~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux30~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr268~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux30~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
cycloneive_lcell_comb \sevenseg|WideOr254~0 (
// Equation(s):
// \sevenseg|WideOr254~0_combout  = (\cpu|ir|q [14] & (\cpu|ir|q [15] & ((\cpu|ir|q [13]) # (!\cpu|ir|q [12])))) # (!\cpu|ir|q [14] & (\cpu|ir|q [13] & (!\cpu|ir|q [15] & !\cpu|ir|q [12])))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr254~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr254~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \sevenseg|WideOr261~0 (
// Equation(s):
// \sevenseg|WideOr261~0_combout  = (\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|sr2|q[14]~_Duplicate_1_q  & ((\cpu|sr2|q[13]~_Duplicate_1_q ) # (!\cpu|sr2|q[12]~_Duplicate_1_q )))) # (!\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|sr2|q[13]~_Duplicate_1_q  & 
// (!\cpu|sr2|q[12]~_Duplicate_1_q  & !\cpu|sr2|q[14]~_Duplicate_1_q )))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr261~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr261~0 .lut_mask = 16'h8A04;
defparam \sevenseg|WideOr261~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \sevenseg|Mux30~3 (
// Equation(s):
// \sevenseg|Mux30~3_combout  = (\sevenseg|Mux30~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr261~0_combout )))) # (!\sevenseg|Mux30~2_combout  & (!\sevenseg|Mux6~0_combout  & (!\sevenseg|WideOr254~0_combout )))

	.dataa(\sevenseg|Mux30~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr254~0_combout ),
	.datad(\sevenseg|WideOr261~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux30~3 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \sevenseg|Mux30~4 (
// Equation(s):
// \sevenseg|Mux30~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux30~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux30~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux30~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \sevenseg|WideOr260~0 (
// Equation(s):
// \sevenseg|WideOr260~0_combout  = (\cpu|sr2|q[15]~_Duplicate_1_q  & ((\cpu|sr2|q[12]~_Duplicate_1_q  & (\cpu|sr2|q[13]~_Duplicate_1_q )) # (!\cpu|sr2|q[12]~_Duplicate_1_q  & ((\cpu|sr2|q[14]~_Duplicate_1_q ))))) # (!\cpu|sr2|q[15]~_Duplicate_1_q  & 
// (\cpu|sr2|q[14]~_Duplicate_1_q  & (\cpu|sr2|q[13]~_Duplicate_1_q  $ (\cpu|sr2|q[12]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr260~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr260~0 .lut_mask = 16'h9E80;
defparam \sevenseg|WideOr260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
cycloneive_lcell_comb \sevenseg|WideOr253~0 (
// Equation(s):
// \sevenseg|WideOr253~0_combout  = (\cpu|ir|q [13] & ((\cpu|ir|q [12] & ((\cpu|ir|q [15]))) # (!\cpu|ir|q [12] & (\cpu|ir|q [14])))) # (!\cpu|ir|q [13] & (\cpu|ir|q [14] & (\cpu|ir|q [15] $ (\cpu|ir|q [12]))))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr253~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr253~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cycloneive_lcell_comb \sevenseg|WideOr267~0 (
// Equation(s):
// \sevenseg|WideOr267~0_combout  = (\cpu|dr|q [13] & ((\cpu|dr|q [12] & ((\cpu|dr|q [15]))) # (!\cpu|dr|q [12] & (\cpu|dr|q [14])))) # (!\cpu|dr|q [13] & (\cpu|dr|q [14] & (\cpu|dr|q [12] $ (\cpu|dr|q [15]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr267~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr267~0 .lut_mask = 16'hE228;
defparam \sevenseg|WideOr267~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneive_lcell_comb \sevenseg|WideOr225~0 (
// Equation(s):
// \sevenseg|WideOr225~0_combout  = (\cpu|regfile|q1 [13] & ((\cpu|regfile|q1 [12] & ((\cpu|regfile|q1 [15]))) # (!\cpu|regfile|q1 [12] & (\cpu|regfile|q1 [14])))) # (!\cpu|regfile|q1 [13] & (\cpu|regfile|q1 [14] & (\cpu|regfile|q1 [12] $ (\cpu|regfile|q1 
// [15]))))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr225~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr225~0 .lut_mask = 16'hD860;
defparam \sevenseg|WideOr225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneive_lcell_comb \sevenseg|WideOr239~0 (
// Equation(s):
// \sevenseg|WideOr239~0_combout  = (\cpu|regfile|q5 [13] & ((\cpu|regfile|q5 [12] & (\cpu|regfile|q5 [15])) # (!\cpu|regfile|q5 [12] & ((\cpu|regfile|q5 [14]))))) # (!\cpu|regfile|q5 [13] & (\cpu|regfile|q5 [14] & (\cpu|regfile|q5 [12] $ (\cpu|regfile|q5 
// [15]))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr239~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr239~0 .lut_mask = 16'hB680;
defparam \sevenseg|WideOr239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneive_lcell_comb \sevenseg|Mux29~0 (
// Equation(s):
// \sevenseg|Mux29~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|count1 [0]) # ((!\sevenseg|WideOr239~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|count1 [0] & (!\sevenseg|WideOr225~0_combout )))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr225~0_combout ),
	.datad(\sevenseg|WideOr239~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux29~0 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneive_lcell_comb \sevenseg|WideOr232~0 (
// Equation(s):
// \sevenseg|WideOr232~0_combout  = (\cpu|regfile|q3 [15] & ((\cpu|regfile|q3 [12] & ((\cpu|regfile|q3 [13]))) # (!\cpu|regfile|q3 [12] & (\cpu|regfile|q3 [14])))) # (!\cpu|regfile|q3 [15] & (\cpu|regfile|q3 [14] & (\cpu|regfile|q3 [12] $ (\cpu|regfile|q3 
// [13]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr232~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr232~0 .lut_mask = 16'hD860;
defparam \sevenseg|WideOr232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneive_lcell_comb \sevenseg|WideOr246~0 (
// Equation(s):
// \sevenseg|WideOr246~0_combout  = (\cpu|regfile|q7 [13] & ((\cpu|regfile|q7 [12] & ((\cpu|regfile|q7 [15]))) # (!\cpu|regfile|q7 [12] & (\cpu|regfile|q7 [14])))) # (!\cpu|regfile|q7 [13] & (\cpu|regfile|q7 [14] & (\cpu|regfile|q7 [12] $ (\cpu|regfile|q7 
// [15]))))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [13]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q7 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr246~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr246~0 .lut_mask = 16'hCA28;
defparam \sevenseg|WideOr246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneive_lcell_comb \sevenseg|Mux29~1 (
// Equation(s):
// \sevenseg|Mux29~1_combout  = (\sevenseg|Mux29~0_combout  & (((!\sevenseg|WideOr246~0_combout )) # (!\sevenseg|count1 [0]))) # (!\sevenseg|Mux29~0_combout  & (\sevenseg|count1 [0] & (!\sevenseg|WideOr232~0_combout )))

	.dataa(\sevenseg|Mux29~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr232~0_combout ),
	.datad(\sevenseg|WideOr246~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux29~1 .lut_mask = 16'h26AE;
defparam \sevenseg|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cycloneive_lcell_comb \sevenseg|Mux29~2 (
// Equation(s):
// \sevenseg|Mux29~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr267~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux29~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr267~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux29~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux29~2 .lut_mask = 16'h7A70;
defparam \sevenseg|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \sevenseg|Mux29~3 (
// Equation(s):
// \sevenseg|Mux29~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux29~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux29~2_combout  & (!\sevenseg|WideOr260~0_combout )) # (!\sevenseg|Mux29~2_combout  & ((!\sevenseg|WideOr253~0_combout 
// )))))

	.dataa(\sevenseg|WideOr260~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr253~0_combout ),
	.datad(\sevenseg|Mux29~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux29~3 .lut_mask = 16'hDD03;
defparam \sevenseg|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cycloneive_lcell_comb \sevenseg|Mux29~4 (
// Equation(s):
// \sevenseg|Mux29~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux29~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux29~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux29~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \sevenseg|WideOr259~0 (
// Equation(s):
// \sevenseg|WideOr259~0_combout  = (\cpu|sr2|q[13]~_Duplicate_1_q  & (\cpu|sr2|q[15]~_Duplicate_1_q  & (\cpu|sr2|q[12]~_Duplicate_1_q  & !\cpu|sr2|q[14]~_Duplicate_1_q ))) # (!\cpu|sr2|q[13]~_Duplicate_1_q  & (\cpu|sr2|q[14]~_Duplicate_1_q  $ 
// (((!\cpu|sr2|q[15]~_Duplicate_1_q  & \cpu|sr2|q[12]~_Duplicate_1_q )))))

	.dataa(\cpu|sr2|q[15]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[13]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[12]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[14]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr259~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr259~0 .lut_mask = 16'h2390;
defparam \sevenseg|WideOr259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
cycloneive_lcell_comb \sevenseg|WideOr252~0 (
// Equation(s):
// \sevenseg|WideOr252~0_combout  = (\cpu|ir|q [14] & (!\cpu|ir|q [13] & ((\cpu|ir|q [15]) # (!\cpu|ir|q [12])))) # (!\cpu|ir|q [14] & (\cpu|ir|q [12] & (\cpu|ir|q [13] $ (!\cpu|ir|q [15]))))

	.dataa(\cpu|ir|q [14]),
	.datab(\cpu|ir|q [13]),
	.datac(\cpu|ir|q [15]),
	.datad(\cpu|ir|q [12]),
	.cin(gnd),
	.combout(\sevenseg|WideOr252~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr252~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneive_lcell_comb \sevenseg|WideOr266~0 (
// Equation(s):
// \sevenseg|WideOr266~0_combout  = (\cpu|dr|q [14] & (!\cpu|dr|q [13] & ((\cpu|dr|q [15]) # (!\cpu|dr|q [12])))) # (!\cpu|dr|q [14] & (\cpu|dr|q [12] & (\cpu|dr|q [13] $ (!\cpu|dr|q [15]))))

	.dataa(\cpu|dr|q [14]),
	.datab(\cpu|dr|q [12]),
	.datac(\cpu|dr|q [13]),
	.datad(\cpu|dr|q [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr266~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr266~0 .lut_mask = 16'h4A06;
defparam \sevenseg|WideOr266~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneive_lcell_comb \sevenseg|WideOr238~0 (
// Equation(s):
// \sevenseg|WideOr238~0_combout  = (\cpu|regfile|q5 [13] & (\cpu|regfile|q5 [12] & (\cpu|regfile|q5 [15] & !\cpu|regfile|q5 [14]))) # (!\cpu|regfile|q5 [13] & (\cpu|regfile|q5 [14] $ (((\cpu|regfile|q5 [12] & !\cpu|regfile|q5 [15])))))

	.dataa(\cpu|regfile|q5 [13]),
	.datab(\cpu|regfile|q5 [12]),
	.datac(\cpu|regfile|q5 [15]),
	.datad(\cpu|regfile|q5 [14]),
	.cin(gnd),
	.combout(\sevenseg|WideOr238~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr238~0 .lut_mask = 16'h5184;
defparam \sevenseg|WideOr238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneive_lcell_comb \sevenseg|WideOr245~0 (
// Equation(s):
// \sevenseg|WideOr245~0_combout  = (\cpu|regfile|q7 [14] & (!\cpu|regfile|q7 [13] & ((\cpu|regfile|q7 [15]) # (!\cpu|regfile|q7 [12])))) # (!\cpu|regfile|q7 [14] & (\cpu|regfile|q7 [12] & (\cpu|regfile|q7 [15] $ (!\cpu|regfile|q7 [13]))))

	.dataa(\cpu|regfile|q7 [14]),
	.datab(\cpu|regfile|q7 [15]),
	.datac(\cpu|regfile|q7 [12]),
	.datad(\cpu|regfile|q7 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr245~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr245~0 .lut_mask = 16'h409A;
defparam \sevenseg|WideOr245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneive_lcell_comb \sevenseg|WideOr231~0 (
// Equation(s):
// \sevenseg|WideOr231~0_combout  = (\cpu|regfile|q3 [14] & (!\cpu|regfile|q3 [13] & ((\cpu|regfile|q3 [15]) # (!\cpu|regfile|q3 [12])))) # (!\cpu|regfile|q3 [14] & (\cpu|regfile|q3 [12] & (\cpu|regfile|q3 [15] $ (!\cpu|regfile|q3 [13]))))

	.dataa(\cpu|regfile|q3 [12]),
	.datab(\cpu|regfile|q3 [15]),
	.datac(\cpu|regfile|q3 [14]),
	.datad(\cpu|regfile|q3 [13]),
	.cin(gnd),
	.combout(\sevenseg|WideOr231~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr231~0 .lut_mask = 16'h08D2;
defparam \sevenseg|WideOr231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N22
cycloneive_lcell_comb \sevenseg|WideOr224~0 (
// Equation(s):
// \sevenseg|WideOr224~0_combout  = (\cpu|regfile|q1 [13] & (\cpu|regfile|q1 [12] & (!\cpu|regfile|q1 [14] & \cpu|regfile|q1 [15]))) # (!\cpu|regfile|q1 [13] & (\cpu|regfile|q1 [14] $ (((\cpu|regfile|q1 [12] & !\cpu|regfile|q1 [15])))))

	.dataa(\cpu|regfile|q1 [12]),
	.datab(\cpu|regfile|q1 [13]),
	.datac(\cpu|regfile|q1 [14]),
	.datad(\cpu|regfile|q1 [15]),
	.cin(gnd),
	.combout(\sevenseg|WideOr224~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr224~0 .lut_mask = 16'h3812;
defparam \sevenseg|WideOr224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneive_lcell_comb \sevenseg|Mux28~0 (
// Equation(s):
// \sevenseg|Mux28~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr231~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|count1 [1] & !\sevenseg|WideOr224~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr231~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr224~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux28~0 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneive_lcell_comb \sevenseg|Mux28~1 (
// Equation(s):
// \sevenseg|Mux28~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux28~0_combout  & ((!\sevenseg|WideOr245~0_combout ))) # (!\sevenseg|Mux28~0_combout  & (!\sevenseg|WideOr238~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux28~0_combout ))))

	.dataa(\sevenseg|WideOr238~0_combout ),
	.datab(\sevenseg|WideOr245~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux28~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux28~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \sevenseg|Mux28~2 (
// Equation(s):
// \sevenseg|Mux28~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr266~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux28~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|WideOr266~0_combout ),
	.datab(\sevenseg|Mux28~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux28~2 .lut_mask = 16'h5FC0;
defparam \sevenseg|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \sevenseg|Mux28~3 (
// Equation(s):
// \sevenseg|Mux28~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux28~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux28~2_combout  & (!\sevenseg|WideOr259~0_combout )) # (!\sevenseg|Mux28~2_combout  & ((!\sevenseg|WideOr252~0_combout 
// )))))

	.dataa(\sevenseg|WideOr259~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr252~0_combout ),
	.datad(\sevenseg|Mux28~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux28~3 .lut_mask = 16'hDD03;
defparam \sevenseg|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \sevenseg|Mux28~4 (
// Equation(s):
// \sevenseg|Mux28~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux28~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux28~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux28~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneive_lcell_comb \sevenseg|WideOr293~0 (
// Equation(s):
// \sevenseg|WideOr293~0_combout  = (\cpu|regfile|q3 [11]) # ((\cpu|regfile|q3 [10] & ((!\cpu|regfile|q3 [8]) # (!\cpu|regfile|q3 [9]))) # (!\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [9])))

	.dataa(\cpu|regfile|q3 [10]),
	.datab(\cpu|regfile|q3 [9]),
	.datac(\cpu|regfile|q3 [8]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr293~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr293~0 .lut_mask = 16'hFF6E;
defparam \sevenseg|WideOr293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneive_lcell_comb \sevenseg|WideOr300~0 (
// Equation(s):
// \sevenseg|WideOr300~0_combout  = (\cpu|regfile|q5 [11]) # ((\cpu|regfile|q5 [9] & ((!\cpu|regfile|q5 [10]) # (!\cpu|regfile|q5 [8]))) # (!\cpu|regfile|q5 [9] & ((\cpu|regfile|q5 [10]))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr300~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr300~0 .lut_mask = 16'hF7FC;
defparam \sevenseg|WideOr300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \sevenseg|WideOr286~0 (
// Equation(s):
// \sevenseg|WideOr286~0_combout  = (\cpu|regfile|q1 [11]) # ((\cpu|regfile|q1 [9] & ((!\cpu|regfile|q1 [10]) # (!\cpu|regfile|q1 [8]))) # (!\cpu|regfile|q1 [9] & ((\cpu|regfile|q1 [10]))))

	.dataa(\cpu|regfile|q1 [8]),
	.datab(\cpu|regfile|q1 [9]),
	.datac(\cpu|regfile|q1 [10]),
	.datad(\cpu|regfile|q1 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr286~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr286~0 .lut_mask = 16'hFF7C;
defparam \sevenseg|WideOr286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneive_lcell_comb \sevenseg|Mux41~0 (
// Equation(s):
// \sevenseg|Mux41~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|WideOr300~0_combout ) # ((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & (((!\sevenseg|count1 [0] & \sevenseg|WideOr286~0_combout ))))

	.dataa(\sevenseg|WideOr300~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr286~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux41~0 .lut_mask = 16'hCBC8;
defparam \sevenseg|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneive_lcell_comb \sevenseg|WideOr307~0 (
// Equation(s):
// \sevenseg|WideOr307~0_combout  = (\cpu|regfile|q7 [11]) # ((\cpu|regfile|q7 [9] & ((!\cpu|regfile|q7 [10]) # (!\cpu|regfile|q7 [8]))) # (!\cpu|regfile|q7 [9] & ((\cpu|regfile|q7 [10]))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr307~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr307~0 .lut_mask = 16'hBFFA;
defparam \sevenseg|WideOr307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneive_lcell_comb \sevenseg|Mux41~1 (
// Equation(s):
// \sevenseg|Mux41~1_combout  = (\sevenseg|Mux41~0_combout  & (((\sevenseg|WideOr307~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux41~0_combout  & (\sevenseg|WideOr293~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|WideOr293~0_combout ),
	.datab(\sevenseg|Mux41~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr307~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux41~1 .lut_mask = 16'hEC2C;
defparam \sevenseg|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cycloneive_lcell_comb \sevenseg|WideOr328~0 (
// Equation(s):
// \sevenseg|WideOr328~0_combout  = (\cpu|dr|q [11]) # ((\cpu|dr|q [10] & ((!\cpu|dr|q [8]) # (!\cpu|dr|q [9]))) # (!\cpu|dr|q [10] & (\cpu|dr|q [9])))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr328~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr328~0 .lut_mask = 16'hDEFE;
defparam \sevenseg|WideOr328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \sevenseg|Mux41~2 (
// Equation(s):
// \sevenseg|Mux41~2_combout  = (\sevenseg|Mux6~4_combout  & (\sevenseg|Mux6~3_combout  & ((\sevenseg|WideOr328~0_combout )))) # (!\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux41~1_combout )) # (!\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux41~1_combout ),
	.datad(\sevenseg|WideOr328~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux41~2 .lut_mask = 16'hD951;
defparam \sevenseg|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \sevenseg|WideOr314~0 (
// Equation(s):
// \sevenseg|WideOr314~0_combout  = (\cpu|ir|q [11]) # ((\cpu|ir|q [9] & ((!\cpu|ir|q [8]) # (!\cpu|ir|q [10]))) # (!\cpu|ir|q [9] & (\cpu|ir|q [10])))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr314~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr314~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cycloneive_lcell_comb \sevenseg|WideOr321~0 (
// Equation(s):
// \sevenseg|WideOr321~0_combout  = (\cpu|sr2|q[11]~_Duplicate_1_q ) # ((\cpu|sr2|q[10]~_Duplicate_1_q  & ((!\cpu|sr2|q[9]~_Duplicate_1_q ) # (!\cpu|sr2|q[8]~_Duplicate_1_q ))) # (!\cpu|sr2|q[10]~_Duplicate_1_q  & ((\cpu|sr2|q[9]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr321~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr321~0 .lut_mask = 16'hDFEE;
defparam \sevenseg|WideOr321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \sevenseg|Mux41~3 (
// Equation(s):
// \sevenseg|Mux41~3_combout  = (\sevenseg|Mux41~2_combout  & ((\sevenseg|WideOr314~0_combout ) # ((\sevenseg|Mux6~0_combout )))) # (!\sevenseg|Mux41~2_combout  & (((!\sevenseg|Mux6~0_combout  & \sevenseg|WideOr321~0_combout ))))

	.dataa(\sevenseg|Mux41~2_combout ),
	.datab(\sevenseg|WideOr314~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr321~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux41~3 .lut_mask = 16'hADA8;
defparam \sevenseg|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \sevenseg|Mux41~4 (
// Equation(s):
// \sevenseg|Mux41~4_combout  = (\sevenseg|Mux41~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(\sevenseg|Mux41~3_combout ),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux41~4 .lut_mask = 16'h0C0C;
defparam \sevenseg|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \sevenseg|WideOr306~0 (
// Equation(s):
// \sevenseg|WideOr306~0_combout  = (\cpu|regfile|q7 [11] & (((!\cpu|regfile|q7 [9] & \cpu|regfile|q7 [10])))) # (!\cpu|regfile|q7 [11] & ((\cpu|regfile|q7 [8] & ((\cpu|regfile|q7 [9]) # (!\cpu|regfile|q7 [10]))) # (!\cpu|regfile|q7 [8] & (\cpu|regfile|q7 
// [9] & !\cpu|regfile|q7 [10]))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr306~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr306~0 .lut_mask = 16'h4A54;
defparam \sevenseg|WideOr306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cycloneive_lcell_comb \sevenseg|WideOr299~0 (
// Equation(s):
// \sevenseg|WideOr299~0_combout  = (\cpu|regfile|q5 [9] & (!\cpu|regfile|q5 [11] & ((\cpu|regfile|q5 [8]) # (!\cpu|regfile|q5 [10])))) # (!\cpu|regfile|q5 [9] & ((\cpu|regfile|q5 [11] & ((\cpu|regfile|q5 [10]))) # (!\cpu|regfile|q5 [11] & (\cpu|regfile|q5 
// [8] & !\cpu|regfile|q5 [10]))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr299~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr299~0 .lut_mask = 16'h380E;
defparam \sevenseg|WideOr299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \sevenseg|WideOr285~0 (
// Equation(s):
// \sevenseg|WideOr285~0_combout  = (\cpu|regfile|q1 [9] & (!\cpu|regfile|q1 [11] & ((\cpu|regfile|q1 [8]) # (!\cpu|regfile|q1 [10])))) # (!\cpu|regfile|q1 [9] & ((\cpu|regfile|q1 [11] & ((\cpu|regfile|q1 [10]))) # (!\cpu|regfile|q1 [11] & (\cpu|regfile|q1 
// [8] & !\cpu|regfile|q1 [10]))))

	.dataa(\cpu|regfile|q1 [8]),
	.datab(\cpu|regfile|q1 [9]),
	.datac(\cpu|regfile|q1 [11]),
	.datad(\cpu|regfile|q1 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr285~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr285~0 .lut_mask = 16'h380E;
defparam \sevenseg|WideOr285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneive_lcell_comb \sevenseg|WideOr292~0 (
// Equation(s):
// \sevenseg|WideOr292~0_combout  = (\cpu|regfile|q3 [10] & ((\cpu|regfile|q3 [9] & (\cpu|regfile|q3 [8] & !\cpu|regfile|q3 [11])) # (!\cpu|regfile|q3 [9] & ((\cpu|regfile|q3 [11]))))) # (!\cpu|regfile|q3 [10] & (!\cpu|regfile|q3 [11] & ((\cpu|regfile|q3 
// [8]) # (\cpu|regfile|q3 [9]))))

	.dataa(\cpu|regfile|q3 [8]),
	.datab(\cpu|regfile|q3 [10]),
	.datac(\cpu|regfile|q3 [9]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr292~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr292~0 .lut_mask = 16'h0CB2;
defparam \sevenseg|WideOr292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneive_lcell_comb \sevenseg|Mux40~0 (
// Equation(s):
// \sevenseg|Mux40~0_combout  = (\sevenseg|count1 [1] & (\sevenseg|count1 [0])) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr292~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr285~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr285~0_combout ),
	.datad(\sevenseg|WideOr292~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux40~0 .lut_mask = 16'h89CD;
defparam \sevenseg|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cycloneive_lcell_comb \sevenseg|Mux40~1 (
// Equation(s):
// \sevenseg|Mux40~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux40~0_combout  & (!\sevenseg|WideOr306~0_combout )) # (!\sevenseg|Mux40~0_combout  & ((!\sevenseg|WideOr299~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux40~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr306~0_combout ),
	.datac(\sevenseg|WideOr299~0_combout ),
	.datad(\sevenseg|Mux40~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux40~1 .lut_mask = 16'h770A;
defparam \sevenseg|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \sevenseg|WideOr327~0 (
// Equation(s):
// \sevenseg|WideOr327~0_combout  = (\cpu|dr|q [10] & ((\cpu|dr|q [11] & (!\cpu|dr|q [9])) # (!\cpu|dr|q [11] & (\cpu|dr|q [9] & \cpu|dr|q [8])))) # (!\cpu|dr|q [10] & (!\cpu|dr|q [11] & ((\cpu|dr|q [9]) # (\cpu|dr|q [8]))))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr327~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr327~0 .lut_mask = 16'h3918;
defparam \sevenseg|WideOr327~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cycloneive_lcell_comb \sevenseg|Mux40~2 (
// Equation(s):
// \sevenseg|Mux40~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr327~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux40~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux40~1_combout ),
	.datad(\sevenseg|WideOr327~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux40~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \sevenseg|WideOr313~0 (
// Equation(s):
// \sevenseg|WideOr313~0_combout  = (\cpu|ir|q [11] & (!\cpu|ir|q [9] & (\cpu|ir|q [10]))) # (!\cpu|ir|q [11] & ((\cpu|ir|q [9] & ((\cpu|ir|q [8]) # (!\cpu|ir|q [10]))) # (!\cpu|ir|q [9] & (!\cpu|ir|q [10] & \cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr313~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr313~0 .lut_mask = 16'h6524;
defparam \sevenseg|WideOr313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_lcell_comb \sevenseg|WideOr320~0 (
// Equation(s):
// \sevenseg|WideOr320~0_combout  = (\cpu|sr2|q[10]~_Duplicate_1_q  & ((\cpu|sr2|q[11]~_Duplicate_1_q  & ((!\cpu|sr2|q[9]~_Duplicate_1_q ))) # (!\cpu|sr2|q[11]~_Duplicate_1_q  & (\cpu|sr2|q[8]~_Duplicate_1_q  & \cpu|sr2|q[9]~_Duplicate_1_q )))) # 
// (!\cpu|sr2|q[10]~_Duplicate_1_q  & (!\cpu|sr2|q[11]~_Duplicate_1_q  & ((\cpu|sr2|q[8]~_Duplicate_1_q ) # (\cpu|sr2|q[9]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr320~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr320~0 .lut_mask = 16'h0BC2;
defparam \sevenseg|WideOr320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
cycloneive_lcell_comb \sevenseg|Mux40~3 (
// Equation(s):
// \sevenseg|Mux40~3_combout  = (\sevenseg|Mux40~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr320~0_combout )))) # (!\sevenseg|Mux40~2_combout  & (!\sevenseg|Mux6~0_combout  & (!\sevenseg|WideOr313~0_combout )))

	.dataa(\sevenseg|Mux40~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr313~0_combout ),
	.datad(\sevenseg|WideOr320~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux40~3 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cycloneive_lcell_comb \sevenseg|Mux40~4 (
// Equation(s):
// \sevenseg|Mux40~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux40~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux40~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux40~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \sevenseg|WideOr312~0 (
// Equation(s):
// \sevenseg|WideOr312~0_combout  = (\cpu|ir|q [9] & (!\cpu|ir|q [11] & ((\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & ((\cpu|ir|q [10] & (!\cpu|ir|q [11])) # (!\cpu|ir|q [10] & ((\cpu|ir|q [8])))))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr312~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr312~0 .lut_mask = 16'h5710;
defparam \sevenseg|WideOr312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \sevenseg|WideOr326~0 (
// Equation(s):
// \sevenseg|WideOr326~0_combout  = (\cpu|dr|q [9] & (((!\cpu|dr|q [11] & \cpu|dr|q [8])))) # (!\cpu|dr|q [9] & ((\cpu|dr|q [10] & (!\cpu|dr|q [11])) # (!\cpu|dr|q [10] & ((\cpu|dr|q [8])))))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr326~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr326~0 .lut_mask = 16'h3702;
defparam \sevenseg|WideOr326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cycloneive_lcell_comb \sevenseg|WideOr298~0 (
// Equation(s):
// \sevenseg|WideOr298~0_combout  = (\cpu|regfile|q5 [9] & (\cpu|regfile|q5 [8] & (!\cpu|regfile|q5 [11]))) # (!\cpu|regfile|q5 [9] & ((\cpu|regfile|q5 [10] & ((!\cpu|regfile|q5 [11]))) # (!\cpu|regfile|q5 [10] & (\cpu|regfile|q5 [8]))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr298~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr298~0 .lut_mask = 16'h0B2A;
defparam \sevenseg|WideOr298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \sevenseg|WideOr284~0 (
// Equation(s):
// \sevenseg|WideOr284~0_combout  = (\cpu|regfile|q1 [9] & (\cpu|regfile|q1 [8] & ((!\cpu|regfile|q1 [11])))) # (!\cpu|regfile|q1 [9] & ((\cpu|regfile|q1 [10] & ((!\cpu|regfile|q1 [11]))) # (!\cpu|regfile|q1 [10] & (\cpu|regfile|q1 [8]))))

	.dataa(\cpu|regfile|q1 [8]),
	.datab(\cpu|regfile|q1 [10]),
	.datac(\cpu|regfile|q1 [9]),
	.datad(\cpu|regfile|q1 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr284~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr284~0 .lut_mask = 16'h02AE;
defparam \sevenseg|WideOr284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cycloneive_lcell_comb \sevenseg|Mux39~0 (
// Equation(s):
// \sevenseg|Mux39~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])) # (!\sevenseg|WideOr298~0_combout ))) # (!\sevenseg|count1 [1] & (((!\sevenseg|count1 [0] & !\sevenseg|WideOr284~0_combout ))))

	.dataa(\sevenseg|WideOr298~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr284~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux39~0 .lut_mask = 16'hC4C7;
defparam \sevenseg|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneive_lcell_comb \sevenseg|WideOr291~0 (
// Equation(s):
// \sevenseg|WideOr291~0_combout  = (\cpu|regfile|q3 [9] & (((\cpu|regfile|q3 [8] & !\cpu|regfile|q3 [11])))) # (!\cpu|regfile|q3 [9] & ((\cpu|regfile|q3 [10] & ((!\cpu|regfile|q3 [11]))) # (!\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [8]))))

	.dataa(\cpu|regfile|q3 [10]),
	.datab(\cpu|regfile|q3 [9]),
	.datac(\cpu|regfile|q3 [8]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr291~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr291~0 .lut_mask = 16'h10F2;
defparam \sevenseg|WideOr291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \sevenseg|WideOr305~0 (
// Equation(s):
// \sevenseg|WideOr305~0_combout  = (\cpu|regfile|q7 [9] & (!\cpu|regfile|q7 [11] & (\cpu|regfile|q7 [8]))) # (!\cpu|regfile|q7 [9] & ((\cpu|regfile|q7 [10] & (!\cpu|regfile|q7 [11])) # (!\cpu|regfile|q7 [10] & ((\cpu|regfile|q7 [8])))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr305~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr305~0 .lut_mask = 16'h454C;
defparam \sevenseg|WideOr305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneive_lcell_comb \sevenseg|Mux39~1 (
// Equation(s):
// \sevenseg|Mux39~1_combout  = (\sevenseg|Mux39~0_combout  & (((!\sevenseg|WideOr305~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux39~0_combout  & (!\sevenseg|WideOr291~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|Mux39~0_combout ),
	.datab(\sevenseg|WideOr291~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr305~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux39~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \sevenseg|Mux39~2 (
// Equation(s):
// \sevenseg|Mux39~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr326~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux39~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|WideOr326~0_combout ),
	.datad(\sevenseg|Mux39~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux39~2 .lut_mask = 16'h6E4C;
defparam \sevenseg|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneive_lcell_comb \sevenseg|WideOr319~0 (
// Equation(s):
// \sevenseg|WideOr319~0_combout  = (\cpu|sr2|q[9]~_Duplicate_1_q  & (((!\cpu|sr2|q[11]~_Duplicate_1_q  & \cpu|sr2|q[8]~_Duplicate_1_q )))) # (!\cpu|sr2|q[9]~_Duplicate_1_q  & ((\cpu|sr2|q[10]~_Duplicate_1_q  & (!\cpu|sr2|q[11]~_Duplicate_1_q )) # 
// (!\cpu|sr2|q[10]~_Duplicate_1_q  & ((\cpu|sr2|q[8]~_Duplicate_1_q )))))

	.dataa(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr319~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr319~0 .lut_mask = 16'h3072;
defparam \sevenseg|WideOr319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \sevenseg|Mux39~3 (
// Equation(s):
// \sevenseg|Mux39~3_combout  = (\sevenseg|Mux39~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr319~0_combout )))) # (!\sevenseg|Mux39~2_combout  & (!\sevenseg|WideOr312~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr312~0_combout ),
	.datab(\sevenseg|Mux39~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr319~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux39~3 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux39~4 (
// Equation(s):
// \sevenseg|Mux39~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux39~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux39~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux39~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \sevenseg|WideOr325~0 (
// Equation(s):
// \sevenseg|WideOr325~0_combout  = (\cpu|dr|q [9] & ((\cpu|dr|q [10] & ((\cpu|dr|q [8]))) # (!\cpu|dr|q [10] & (\cpu|dr|q [11] & !\cpu|dr|q [8])))) # (!\cpu|dr|q [9] & (!\cpu|dr|q [11] & (\cpu|dr|q [10] $ (\cpu|dr|q [8]))))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr325~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr325~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneive_lcell_comb \sevenseg|WideOr290~0 (
// Equation(s):
// \sevenseg|WideOr290~0_combout  = (\cpu|regfile|q3 [9] & ((\cpu|regfile|q3 [8] & (\cpu|regfile|q3 [10])) # (!\cpu|regfile|q3 [8] & (!\cpu|regfile|q3 [10] & \cpu|regfile|q3 [11])))) # (!\cpu|regfile|q3 [9] & (!\cpu|regfile|q3 [11] & (\cpu|regfile|q3 [8] $ 
// (\cpu|regfile|q3 [10]))))

	.dataa(\cpu|regfile|q3 [8]),
	.datab(\cpu|regfile|q3 [10]),
	.datac(\cpu|regfile|q3 [9]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr290~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr290~0 .lut_mask = 16'h9086;
defparam \sevenseg|WideOr290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \sevenseg|WideOr283~0 (
// Equation(s):
// \sevenseg|WideOr283~0_combout  = (\cpu|regfile|q1 [9] & ((\cpu|regfile|q1 [8] & ((\cpu|regfile|q1 [10]))) # (!\cpu|regfile|q1 [8] & (\cpu|regfile|q1 [11] & !\cpu|regfile|q1 [10])))) # (!\cpu|regfile|q1 [9] & (!\cpu|regfile|q1 [11] & (\cpu|regfile|q1 [8] $ 
// (\cpu|regfile|q1 [10]))))

	.dataa(\cpu|regfile|q1 [11]),
	.datab(\cpu|regfile|q1 [9]),
	.datac(\cpu|regfile|q1 [8]),
	.datad(\cpu|regfile|q1 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr283~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr283~0 .lut_mask = 16'hC118;
defparam \sevenseg|WideOr283~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneive_lcell_comb \sevenseg|Mux38~0 (
// Equation(s):
// \sevenseg|Mux38~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr290~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|count1 [1] & !\sevenseg|WideOr283~0_combout ))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr290~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr283~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux38~0 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneive_lcell_comb \sevenseg|WideOr297~0 (
// Equation(s):
// \sevenseg|WideOr297~0_combout  = (\cpu|regfile|q5 [9] & ((\cpu|regfile|q5 [8] & ((\cpu|regfile|q5 [10]))) # (!\cpu|regfile|q5 [8] & (\cpu|regfile|q5 [11] & !\cpu|regfile|q5 [10])))) # (!\cpu|regfile|q5 [9] & (!\cpu|regfile|q5 [11] & (\cpu|regfile|q5 [8] $ 
// (\cpu|regfile|q5 [10]))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [11]),
	.datac(\cpu|regfile|q5 [9]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr297~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr297~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneive_lcell_comb \sevenseg|WideOr304~0 (
// Equation(s):
// \sevenseg|WideOr304~0_combout  = (\cpu|regfile|q7 [9] & ((\cpu|regfile|q7 [8] & ((\cpu|regfile|q7 [10]))) # (!\cpu|regfile|q7 [8] & (\cpu|regfile|q7 [11] & !\cpu|regfile|q7 [10])))) # (!\cpu|regfile|q7 [9] & (!\cpu|regfile|q7 [11] & (\cpu|regfile|q7 [8] $ 
// (\cpu|regfile|q7 [10]))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr304~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr304~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneive_lcell_comb \sevenseg|Mux38~1 (
// Equation(s):
// \sevenseg|Mux38~1_combout  = (\sevenseg|Mux38~0_combout  & (((!\sevenseg|count1 [1]) # (!\sevenseg|WideOr304~0_combout )))) # (!\sevenseg|Mux38~0_combout  & (!\sevenseg|WideOr297~0_combout  & ((\sevenseg|count1 [1]))))

	.dataa(\sevenseg|Mux38~0_combout ),
	.datab(\sevenseg|WideOr297~0_combout ),
	.datac(\sevenseg|WideOr304~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux38~1 .lut_mask = 16'h1BAA;
defparam \sevenseg|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \sevenseg|Mux38~2 (
// Equation(s):
// \sevenseg|Mux38~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr325~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux38~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|WideOr325~0_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux38~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux38~2 .lut_mask = 16'h7A70;
defparam \sevenseg|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
cycloneive_lcell_comb \sevenseg|WideOr318~0 (
// Equation(s):
// \sevenseg|WideOr318~0_combout  = (\cpu|sr2|q[9]~_Duplicate_1_q  & ((\cpu|sr2|q[8]~_Duplicate_1_q  & (\cpu|sr2|q[10]~_Duplicate_1_q )) # (!\cpu|sr2|q[8]~_Duplicate_1_q  & (!\cpu|sr2|q[10]~_Duplicate_1_q  & \cpu|sr2|q[11]~_Duplicate_1_q )))) # 
// (!\cpu|sr2|q[9]~_Duplicate_1_q  & (!\cpu|sr2|q[11]~_Duplicate_1_q  & (\cpu|sr2|q[8]~_Duplicate_1_q  $ (\cpu|sr2|q[10]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr318~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr318~0 .lut_mask = 16'h9806;
defparam \sevenseg|WideOr318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \sevenseg|WideOr311~0 (
// Equation(s):
// \sevenseg|WideOr311~0_combout  = (\cpu|ir|q [9] & ((\cpu|ir|q [10] & ((\cpu|ir|q [8]))) # (!\cpu|ir|q [10] & (\cpu|ir|q [11] & !\cpu|ir|q [8])))) # (!\cpu|ir|q [9] & (!\cpu|ir|q [11] & (\cpu|ir|q [10] $ (\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr311~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr311~0 .lut_mask = 16'hC118;
defparam \sevenseg|WideOr311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_lcell_comb \sevenseg|Mux38~3 (
// Equation(s):
// \sevenseg|Mux38~3_combout  = (\sevenseg|Mux38~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr318~0_combout )))) # (!\sevenseg|Mux38~2_combout  & (!\sevenseg|Mux6~0_combout  & ((!\sevenseg|WideOr311~0_combout ))))

	.dataa(\sevenseg|Mux38~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr318~0_combout ),
	.datad(\sevenseg|WideOr311~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux38~3 .lut_mask = 16'h8A9B;
defparam \sevenseg|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N16
cycloneive_lcell_comb \sevenseg|Mux38~4 (
// Equation(s):
// \sevenseg|Mux38~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux38~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux38~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux38~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N10
cycloneive_lcell_comb \sevenseg|WideOr317~0 (
// Equation(s):
// \sevenseg|WideOr317~0_combout  = (\cpu|sr2|q[10]~_Duplicate_1_q  & (\cpu|sr2|q[11]~_Duplicate_1_q  & ((\cpu|sr2|q[9]~_Duplicate_1_q ) # (!\cpu|sr2|q[8]~_Duplicate_1_q )))) # (!\cpu|sr2|q[10]~_Duplicate_1_q  & (!\cpu|sr2|q[8]~_Duplicate_1_q  & 
// (!\cpu|sr2|q[11]~_Duplicate_1_q  & \cpu|sr2|q[9]~_Duplicate_1_q )))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr317~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr317~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cycloneive_lcell_comb \sevenseg|WideOr324~0 (
// Equation(s):
// \sevenseg|WideOr324~0_combout  = (\cpu|dr|q [10] & (\cpu|dr|q [11] & ((\cpu|dr|q [9]) # (!\cpu|dr|q [8])))) # (!\cpu|dr|q [10] & (!\cpu|dr|q [11] & (\cpu|dr|q [9] & !\cpu|dr|q [8])))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr324~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr324~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr324~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \sevenseg|WideOr303~0 (
// Equation(s):
// \sevenseg|WideOr303~0_combout  = (\cpu|regfile|q7 [11] & (\cpu|regfile|q7 [10] & ((\cpu|regfile|q7 [9]) # (!\cpu|regfile|q7 [8])))) # (!\cpu|regfile|q7 [11] & (!\cpu|regfile|q7 [8] & (\cpu|regfile|q7 [9] & !\cpu|regfile|q7 [10])))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr303~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr303~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cycloneive_lcell_comb \sevenseg|WideOr296~0 (
// Equation(s):
// \sevenseg|WideOr296~0_combout  = (\cpu|regfile|q5 [11] & (\cpu|regfile|q5 [10] & ((\cpu|regfile|q5 [9]) # (!\cpu|regfile|q5 [8])))) # (!\cpu|regfile|q5 [11] & (!\cpu|regfile|q5 [8] & (\cpu|regfile|q5 [9] & !\cpu|regfile|q5 [10])))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr296~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr296~0 .lut_mask = 16'hD004;
defparam \sevenseg|WideOr296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \sevenseg|WideOr282~0 (
// Equation(s):
// \sevenseg|WideOr282~0_combout  = (\cpu|regfile|q1 [10] & (\cpu|regfile|q1 [11] & ((\cpu|regfile|q1 [9]) # (!\cpu|regfile|q1 [8])))) # (!\cpu|regfile|q1 [10] & (\cpu|regfile|q1 [9] & (!\cpu|regfile|q1 [8] & !\cpu|regfile|q1 [11])))

	.dataa(\cpu|regfile|q1 [9]),
	.datab(\cpu|regfile|q1 [10]),
	.datac(\cpu|regfile|q1 [8]),
	.datad(\cpu|regfile|q1 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr282~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr282~0 .lut_mask = 16'h8C02;
defparam \sevenseg|WideOr282~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \sevenseg|Mux37~0 (
// Equation(s):
// \sevenseg|Mux37~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr296~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr282~0_combout )))))

	.dataa(\sevenseg|WideOr296~0_combout ),
	.datab(\sevenseg|WideOr282~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux37~0 .lut_mask = 16'hF503;
defparam \sevenseg|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneive_lcell_comb \sevenseg|WideOr289~0 (
// Equation(s):
// \sevenseg|WideOr289~0_combout  = (\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [11] & ((\cpu|regfile|q3 [9]) # (!\cpu|regfile|q3 [8])))) # (!\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [9] & (!\cpu|regfile|q3 [8] & !\cpu|regfile|q3 [11])))

	.dataa(\cpu|regfile|q3 [10]),
	.datab(\cpu|regfile|q3 [9]),
	.datac(\cpu|regfile|q3 [8]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr289~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr289~0 .lut_mask = 16'h8A04;
defparam \sevenseg|WideOr289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \sevenseg|Mux37~1 (
// Equation(s):
// \sevenseg|Mux37~1_combout  = (\sevenseg|Mux37~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr303~0_combout ))) # (!\sevenseg|Mux37~0_combout  & (((\sevenseg|count1 [0] & !\sevenseg|WideOr289~0_combout ))))

	.dataa(\sevenseg|WideOr303~0_combout ),
	.datab(\sevenseg|Mux37~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr289~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux37~1 .lut_mask = 16'h4C7C;
defparam \sevenseg|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneive_lcell_comb \sevenseg|Mux37~2 (
// Equation(s):
// \sevenseg|Mux37~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr324~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux37~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|WideOr324~0_combout ),
	.datab(\sevenseg|Mux37~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux37~2 .lut_mask = 16'h5FC0;
defparam \sevenseg|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \sevenseg|WideOr310~0 (
// Equation(s):
// \sevenseg|WideOr310~0_combout  = (\cpu|ir|q [11] & (\cpu|ir|q [10] & ((\cpu|ir|q [9]) # (!\cpu|ir|q [8])))) # (!\cpu|ir|q [11] & (\cpu|ir|q [9] & (!\cpu|ir|q [10] & !\cpu|ir|q [8])))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr310~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr310~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \sevenseg|Mux37~3 (
// Equation(s):
// \sevenseg|Mux37~3_combout  = (\sevenseg|Mux37~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr317~0_combout ))) # (!\sevenseg|Mux37~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr310~0_combout ))))

	.dataa(\sevenseg|WideOr317~0_combout ),
	.datab(\sevenseg|Mux37~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr310~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux37~3 .lut_mask = 16'hC4C7;
defparam \sevenseg|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \sevenseg|Mux37~4 (
// Equation(s):
// \sevenseg|Mux37~4_combout  = (\sevenseg|Mux37~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux37~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux37~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneive_lcell_comb \sevenseg|WideOr295~0 (
// Equation(s):
// \sevenseg|WideOr295~0_combout  = (\cpu|regfile|q5 [9] & ((\cpu|regfile|q5 [8] & (\cpu|regfile|q5 [11])) # (!\cpu|regfile|q5 [8] & ((\cpu|regfile|q5 [10]))))) # (!\cpu|regfile|q5 [9] & (\cpu|regfile|q5 [10] & (\cpu|regfile|q5 [8] $ (\cpu|regfile|q5 
// [11]))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr295~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr295~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \sevenseg|WideOr302~0 (
// Equation(s):
// \sevenseg|WideOr302~0_combout  = (\cpu|regfile|q7 [11] & ((\cpu|regfile|q7 [8] & (\cpu|regfile|q7 [9])) # (!\cpu|regfile|q7 [8] & ((\cpu|regfile|q7 [10]))))) # (!\cpu|regfile|q7 [11] & (\cpu|regfile|q7 [10] & (\cpu|regfile|q7 [8] $ (\cpu|regfile|q7 
// [9]))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [8]),
	.datac(\cpu|regfile|q7 [9]),
	.datad(\cpu|regfile|q7 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr302~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr302~0 .lut_mask = 16'hB680;
defparam \sevenseg|WideOr302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \sevenseg|WideOr281~0 (
// Equation(s):
// \sevenseg|WideOr281~0_combout  = (\cpu|regfile|q1 [9] & ((\cpu|regfile|q1 [8] & ((\cpu|regfile|q1 [11]))) # (!\cpu|regfile|q1 [8] & (\cpu|regfile|q1 [10])))) # (!\cpu|regfile|q1 [9] & (\cpu|regfile|q1 [10] & (\cpu|regfile|q1 [8] $ (\cpu|regfile|q1 
// [11]))))

	.dataa(\cpu|regfile|q1 [9]),
	.datab(\cpu|regfile|q1 [10]),
	.datac(\cpu|regfile|q1 [8]),
	.datad(\cpu|regfile|q1 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr281~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr281~0 .lut_mask = 16'hAC48;
defparam \sevenseg|WideOr281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneive_lcell_comb \sevenseg|WideOr288~0 (
// Equation(s):
// \sevenseg|WideOr288~0_combout  = (\cpu|regfile|q3 [9] & ((\cpu|regfile|q3 [8] & ((\cpu|regfile|q3 [11]))) # (!\cpu|regfile|q3 [8] & (\cpu|regfile|q3 [10])))) # (!\cpu|regfile|q3 [9] & (\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [8] $ (\cpu|regfile|q3 
// [11]))))

	.dataa(\cpu|regfile|q3 [8]),
	.datab(\cpu|regfile|q3 [10]),
	.datac(\cpu|regfile|q3 [9]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr288~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr288~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneive_lcell_comb \sevenseg|Mux36~0 (
// Equation(s):
// \sevenseg|Mux36~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr288~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr281~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|WideOr281~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr288~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux36~0 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_lcell_comb \sevenseg|Mux36~1 (
// Equation(s):
// \sevenseg|Mux36~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux36~0_combout  & ((!\sevenseg|WideOr302~0_combout ))) # (!\sevenseg|Mux36~0_combout  & (!\sevenseg|WideOr295~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux36~0_combout ))))

	.dataa(\sevenseg|WideOr295~0_combout ),
	.datab(\sevenseg|WideOr302~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux36~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux36~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \sevenseg|WideOr323~0 (
// Equation(s):
// \sevenseg|WideOr323~0_combout  = (\cpu|dr|q [11] & ((\cpu|dr|q [8] & ((\cpu|dr|q [9]))) # (!\cpu|dr|q [8] & (\cpu|dr|q [10])))) # (!\cpu|dr|q [11] & (\cpu|dr|q [10] & (\cpu|dr|q [9] $ (\cpu|dr|q [8]))))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr323~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr323~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_lcell_comb \sevenseg|Mux36~2 (
// Equation(s):
// \sevenseg|Mux36~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr323~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux36~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux36~1_combout ),
	.datad(\sevenseg|WideOr323~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux36~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \sevenseg|WideOr309~0 (
// Equation(s):
// \sevenseg|WideOr309~0_combout  = (\cpu|ir|q [11] & ((\cpu|ir|q [8] & (\cpu|ir|q [9])) # (!\cpu|ir|q [8] & ((\cpu|ir|q [10]))))) # (!\cpu|ir|q [11] & (\cpu|ir|q [10] & (\cpu|ir|q [9] $ (\cpu|ir|q [8]))))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr309~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr309~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr316~0 (
// Equation(s):
// \sevenseg|WideOr316~0_combout  = (\cpu|sr2|q[11]~_Duplicate_1_q  & ((\cpu|sr2|q[8]~_Duplicate_1_q  & ((\cpu|sr2|q[9]~_Duplicate_1_q ))) # (!\cpu|sr2|q[8]~_Duplicate_1_q  & (\cpu|sr2|q[10]~_Duplicate_1_q )))) # (!\cpu|sr2|q[11]~_Duplicate_1_q  & 
// (\cpu|sr2|q[10]~_Duplicate_1_q  & (\cpu|sr2|q[8]~_Duplicate_1_q  $ (\cpu|sr2|q[9]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr316~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr316~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_lcell_comb \sevenseg|Mux36~3 (
// Equation(s):
// \sevenseg|Mux36~3_combout  = (\sevenseg|Mux36~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr316~0_combout )))) # (!\sevenseg|Mux36~2_combout  & (!\sevenseg|Mux6~0_combout  & (!\sevenseg|WideOr309~0_combout )))

	.dataa(\sevenseg|Mux36~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr309~0_combout ),
	.datad(\sevenseg|WideOr316~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux36~3 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneive_lcell_comb \sevenseg|Mux36~4 (
// Equation(s):
// \sevenseg|Mux36~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux36~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(\sevenseg|Mux36~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux36~4 .lut_mask = 16'h5050;
defparam \sevenseg|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \sevenseg|WideOr308~0 (
// Equation(s):
// \sevenseg|WideOr308~0_combout  = (\cpu|ir|q [9] & (\cpu|ir|q [11] & (!\cpu|ir|q [10] & \cpu|ir|q [8]))) # (!\cpu|ir|q [9] & (\cpu|ir|q [10] $ (((!\cpu|ir|q [11] & \cpu|ir|q [8])))))

	.dataa(\cpu|ir|q [11]),
	.datab(\cpu|ir|q [9]),
	.datac(\cpu|ir|q [10]),
	.datad(\cpu|ir|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr308~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr308~0 .lut_mask = 16'h2930;
defparam \sevenseg|WideOr308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneive_lcell_comb \sevenseg|WideOr294~0 (
// Equation(s):
// \sevenseg|WideOr294~0_combout  = (\cpu|regfile|q5 [9] & (\cpu|regfile|q5 [8] & (\cpu|regfile|q5 [11] & !\cpu|regfile|q5 [10]))) # (!\cpu|regfile|q5 [9] & (\cpu|regfile|q5 [10] $ (((\cpu|regfile|q5 [8] & !\cpu|regfile|q5 [11])))))

	.dataa(\cpu|regfile|q5 [8]),
	.datab(\cpu|regfile|q5 [9]),
	.datac(\cpu|regfile|q5 [11]),
	.datad(\cpu|regfile|q5 [10]),
	.cin(gnd),
	.combout(\sevenseg|WideOr294~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr294~0 .lut_mask = 16'h3182;
defparam \sevenseg|WideOr294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \sevenseg|WideOr280~0 (
// Equation(s):
// \sevenseg|WideOr280~0_combout  = (\cpu|regfile|q1 [9] & (!\cpu|regfile|q1 [10] & (\cpu|regfile|q1 [8] & \cpu|regfile|q1 [11]))) # (!\cpu|regfile|q1 [9] & (\cpu|regfile|q1 [10] $ (((\cpu|regfile|q1 [8] & !\cpu|regfile|q1 [11])))))

	.dataa(\cpu|regfile|q1 [9]),
	.datab(\cpu|regfile|q1 [10]),
	.datac(\cpu|regfile|q1 [8]),
	.datad(\cpu|regfile|q1 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr280~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr280~0 .lut_mask = 16'h6414;
defparam \sevenseg|WideOr280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneive_lcell_comb \sevenseg|Mux35~0 (
// Equation(s):
// \sevenseg|Mux35~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr294~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr280~0_combout )))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr294~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr280~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux35~0 .lut_mask = 16'hB0B5;
defparam \sevenseg|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneive_lcell_comb \sevenseg|WideOr287~0 (
// Equation(s):
// \sevenseg|WideOr287~0_combout  = (\cpu|regfile|q3 [10] & (!\cpu|regfile|q3 [9] & ((\cpu|regfile|q3 [11]) # (!\cpu|regfile|q3 [8])))) # (!\cpu|regfile|q3 [10] & (\cpu|regfile|q3 [8] & (\cpu|regfile|q3 [9] $ (!\cpu|regfile|q3 [11]))))

	.dataa(\cpu|regfile|q3 [10]),
	.datab(\cpu|regfile|q3 [9]),
	.datac(\cpu|regfile|q3 [8]),
	.datad(\cpu|regfile|q3 [11]),
	.cin(gnd),
	.combout(\sevenseg|WideOr287~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr287~0 .lut_mask = 16'h6212;
defparam \sevenseg|WideOr287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \sevenseg|WideOr301~0 (
// Equation(s):
// \sevenseg|WideOr301~0_combout  = (\cpu|regfile|q7 [9] & (\cpu|regfile|q7 [11] & (!\cpu|regfile|q7 [10] & \cpu|regfile|q7 [8]))) # (!\cpu|regfile|q7 [9] & (\cpu|regfile|q7 [10] $ (((!\cpu|regfile|q7 [11] & \cpu|regfile|q7 [8])))))

	.dataa(\cpu|regfile|q7 [11]),
	.datab(\cpu|regfile|q7 [9]),
	.datac(\cpu|regfile|q7 [10]),
	.datad(\cpu|regfile|q7 [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr301~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr301~0 .lut_mask = 16'h2930;
defparam \sevenseg|WideOr301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \sevenseg|Mux35~1 (
// Equation(s):
// \sevenseg|Mux35~1_combout  = (\sevenseg|Mux35~0_combout  & (((!\sevenseg|WideOr301~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux35~0_combout  & (!\sevenseg|WideOr287~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|Mux35~0_combout ),
	.datab(\sevenseg|WideOr287~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr301~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux35~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneive_lcell_comb \sevenseg|WideOr322~0 (
// Equation(s):
// \sevenseg|WideOr322~0_combout  = (\cpu|dr|q [10] & (!\cpu|dr|q [9] & ((\cpu|dr|q [11]) # (!\cpu|dr|q [8])))) # (!\cpu|dr|q [10] & (\cpu|dr|q [8] & (\cpu|dr|q [11] $ (!\cpu|dr|q [9]))))

	.dataa(\cpu|dr|q [10]),
	.datab(\cpu|dr|q [11]),
	.datac(\cpu|dr|q [9]),
	.datad(\cpu|dr|q [8]),
	.cin(gnd),
	.combout(\sevenseg|WideOr322~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr322~0 .lut_mask = 16'h490A;
defparam \sevenseg|WideOr322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneive_lcell_comb \sevenseg|Mux35~2 (
// Equation(s):
// \sevenseg|Mux35~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr322~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux35~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux35~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr322~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux35~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
cycloneive_lcell_comb \sevenseg|WideOr315~0 (
// Equation(s):
// \sevenseg|WideOr315~0_combout  = (\cpu|sr2|q[10]~_Duplicate_1_q  & (!\cpu|sr2|q[9]~_Duplicate_1_q  & ((\cpu|sr2|q[11]~_Duplicate_1_q ) # (!\cpu|sr2|q[8]~_Duplicate_1_q )))) # (!\cpu|sr2|q[10]~_Duplicate_1_q  & (\cpu|sr2|q[8]~_Duplicate_1_q  & 
// (\cpu|sr2|q[11]~_Duplicate_1_q  $ (!\cpu|sr2|q[9]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[8]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[10]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[11]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[9]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr315~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr315~0 .lut_mask = 16'h20C6;
defparam \sevenseg|WideOr315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \sevenseg|Mux35~3 (
// Equation(s):
// \sevenseg|Mux35~3_combout  = (\sevenseg|Mux35~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr315~0_combout )))) # (!\sevenseg|Mux35~2_combout  & (!\sevenseg|WideOr308~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr308~0_combout ),
	.datab(\sevenseg|Mux35~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr315~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux35~3 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \sevenseg|Mux35~4 (
// Equation(s):
// \sevenseg|Mux35~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux35~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux35~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux35~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \sevenseg|WideOr377~0 (
// Equation(s):
// \sevenseg|WideOr377~0_combout  = (\cpu|sr2|q[7]~_Duplicate_1_q ) # ((\cpu|sr2|q[6]~_Duplicate_1_q  & ((!\cpu|sr2|q[5]~_Duplicate_1_q ) # (!\cpu|sr2|q[4]~_Duplicate_1_q ))) # (!\cpu|sr2|q[6]~_Duplicate_1_q  & ((\cpu|sr2|q[5]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr377~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr377~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr377~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \sevenseg|WideOr356~0 (
// Equation(s):
// \sevenseg|WideOr356~0_combout  = (\cpu|regfile|q5 [7]) # ((\cpu|regfile|q5 [5] & ((!\cpu|regfile|q5 [6]) # (!\cpu|regfile|q5 [4]))) # (!\cpu|regfile|q5 [5] & ((\cpu|regfile|q5 [6]))))

	.dataa(\cpu|regfile|q5 [5]),
	.datab(\cpu|regfile|q5 [4]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr356~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr356~0 .lut_mask = 16'hFF7A;
defparam \sevenseg|WideOr356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneive_lcell_comb \sevenseg|WideOr342~0 (
// Equation(s):
// \sevenseg|WideOr342~0_combout  = (\cpu|regfile|q1 [7]) # ((\cpu|regfile|q1 [6] & ((!\cpu|regfile|q1 [5]) # (!\cpu|regfile|q1 [4]))) # (!\cpu|regfile|q1 [6] & ((\cpu|regfile|q1 [5]))))

	.dataa(\cpu|regfile|q1 [4]),
	.datab(\cpu|regfile|q1 [6]),
	.datac(\cpu|regfile|q1 [5]),
	.datad(\cpu|regfile|q1 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr342~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr342~0 .lut_mask = 16'hFF7C;
defparam \sevenseg|WideOr342~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneive_lcell_comb \sevenseg|WideOr349~0 (
// Equation(s):
// \sevenseg|WideOr349~0_combout  = (\cpu|regfile|q3 [7]) # ((\cpu|regfile|q3 [6] & ((!\cpu|regfile|q3 [5]) # (!\cpu|regfile|q3 [4]))) # (!\cpu|regfile|q3 [6] & ((\cpu|regfile|q3 [5]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr349~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr349~0 .lut_mask = 16'hFF7A;
defparam \sevenseg|WideOr349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \sevenseg|Mux48~0 (
// Equation(s):
// \sevenseg|Mux48~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|WideOr349~0_combout ) # (\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & (\sevenseg|WideOr342~0_combout  & ((!\sevenseg|count1 [1]))))

	.dataa(\sevenseg|WideOr342~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr349~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux48~0 .lut_mask = 16'hCCE2;
defparam \sevenseg|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \sevenseg|WideOr363~0 (
// Equation(s):
// \sevenseg|WideOr363~0_combout  = (\cpu|regfile|q7 [7]) # ((\cpu|regfile|q7 [6] & ((!\cpu|regfile|q7 [4]) # (!\cpu|regfile|q7 [5]))) # (!\cpu|regfile|q7 [6] & (\cpu|regfile|q7 [5])))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr363~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr363~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr363~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneive_lcell_comb \sevenseg|Mux48~1 (
// Equation(s):
// \sevenseg|Mux48~1_combout  = (\sevenseg|Mux48~0_combout  & (((\sevenseg|WideOr363~0_combout ) # (!\sevenseg|count1 [1])))) # (!\sevenseg|Mux48~0_combout  & (\sevenseg|WideOr356~0_combout  & ((\sevenseg|count1 [1]))))

	.dataa(\sevenseg|WideOr356~0_combout ),
	.datab(\sevenseg|Mux48~0_combout ),
	.datac(\sevenseg|WideOr363~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux48~1 .lut_mask = 16'hE2CC;
defparam \sevenseg|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneive_lcell_comb \sevenseg|WideOr384~0 (
// Equation(s):
// \sevenseg|WideOr384~0_combout  = (\cpu|dr|q [7]) # ((\cpu|dr|q [6] & ((!\cpu|dr|q [4]) # (!\cpu|dr|q [5]))) # (!\cpu|dr|q [6] & (\cpu|dr|q [5])))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr384~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr384~0 .lut_mask = 16'hBEFE;
defparam \sevenseg|WideOr384~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneive_lcell_comb \sevenseg|Mux48~2 (
// Equation(s):
// \sevenseg|Mux48~2_combout  = (\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux6~3_combout  & \sevenseg|WideOr384~0_combout )))) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux48~1_combout ) # ((!\sevenseg|Mux6~3_combout ))))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux48~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr384~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux48~2 .lut_mask = 16'hE545;
defparam \sevenseg|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneive_lcell_comb \sevenseg|WideOr370~0 (
// Equation(s):
// \sevenseg|WideOr370~0_combout  = (\cpu|ir|q [7]) # ((\cpu|ir|q [6] & ((!\cpu|ir|q [5]) # (!\cpu|ir|q [4]))) # (!\cpu|ir|q [6] & ((\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr370~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr370~0 .lut_mask = 16'hF7FA;
defparam \sevenseg|WideOr370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneive_lcell_comb \sevenseg|Mux48~3 (
// Equation(s):
// \sevenseg|Mux48~3_combout  = (\sevenseg|Mux48~2_combout  & (((\sevenseg|Mux6~0_combout ) # (\sevenseg|WideOr370~0_combout )))) # (!\sevenseg|Mux48~2_combout  & (\sevenseg|WideOr377~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr377~0_combout ),
	.datab(\sevenseg|Mux48~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr370~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux48~3 .lut_mask = 16'hCEC2;
defparam \sevenseg|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N30
cycloneive_lcell_comb \sevenseg|Mux48~4 (
// Equation(s):
// \sevenseg|Mux48~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux48~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux48~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux48~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneive_lcell_comb \sevenseg|WideOr369~0 (
// Equation(s):
// \sevenseg|WideOr369~0_combout  = (\cpu|ir|q [6] & ((\cpu|ir|q [7] & ((!\cpu|ir|q [5]))) # (!\cpu|ir|q [7] & (\cpu|ir|q [4] & \cpu|ir|q [5])))) # (!\cpu|ir|q [6] & (!\cpu|ir|q [7] & ((\cpu|ir|q [4]) # (\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr369~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr369~0 .lut_mask = 16'h0DA4;
defparam \sevenseg|WideOr369~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneive_lcell_comb \sevenseg|WideOr348~0 (
// Equation(s):
// \sevenseg|WideOr348~0_combout  = (\cpu|regfile|q3 [6] & ((\cpu|regfile|q3 [5] & (\cpu|regfile|q3 [4] & !\cpu|regfile|q3 [7])) # (!\cpu|regfile|q3 [5] & ((\cpu|regfile|q3 [7]))))) # (!\cpu|regfile|q3 [6] & (!\cpu|regfile|q3 [7] & ((\cpu|regfile|q3 [4]) # 
// (\cpu|regfile|q3 [5]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr348~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr348~0 .lut_mask = 16'h0AD4;
defparam \sevenseg|WideOr348~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneive_lcell_comb \sevenseg|WideOr341~0 (
// Equation(s):
// \sevenseg|WideOr341~0_combout  = (\cpu|regfile|q1 [5] & (!\cpu|regfile|q1 [7] & ((\cpu|regfile|q1 [4]) # (!\cpu|regfile|q1 [6])))) # (!\cpu|regfile|q1 [5] & ((\cpu|regfile|q1 [7] & (\cpu|regfile|q1 [6])) # (!\cpu|regfile|q1 [7] & (!\cpu|regfile|q1 [6] & 
// \cpu|regfile|q1 [4]))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr341~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr341~0 .lut_mask = 16'h6342;
defparam \sevenseg|WideOr341~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneive_lcell_comb \sevenseg|WideOr355~0 (
// Equation(s):
// \sevenseg|WideOr355~0_combout  = (\cpu|regfile|q5 [5] & (!\cpu|regfile|q5 [7] & ((\cpu|regfile|q5 [4]) # (!\cpu|regfile|q5 [6])))) # (!\cpu|regfile|q5 [5] & ((\cpu|regfile|q5 [6] & ((\cpu|regfile|q5 [7]))) # (!\cpu|regfile|q5 [6] & (\cpu|regfile|q5 [4] & 
// !\cpu|regfile|q5 [7]))))

	.dataa(\cpu|regfile|q5 [5]),
	.datab(\cpu|regfile|q5 [4]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr355~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr355~0 .lut_mask = 16'h508E;
defparam \sevenseg|WideOr355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cycloneive_lcell_comb \sevenseg|Mux47~0 (
// Equation(s):
// \sevenseg|Mux47~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (!\sevenseg|WideOr355~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr341~0_combout  & ((!\sevenseg|count1 [0]))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr341~0_combout ),
	.datac(\sevenseg|WideOr355~0_combout ),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux47~0 .lut_mask = 16'hAA1B;
defparam \sevenseg|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \sevenseg|WideOr362~0 (
// Equation(s):
// \sevenseg|WideOr362~0_combout  = (\cpu|regfile|q7 [6] & ((\cpu|regfile|q7 [5] & (!\cpu|regfile|q7 [7] & \cpu|regfile|q7 [4])) # (!\cpu|regfile|q7 [5] & (\cpu|regfile|q7 [7])))) # (!\cpu|regfile|q7 [6] & (!\cpu|regfile|q7 [7] & ((\cpu|regfile|q7 [5]) # 
// (\cpu|regfile|q7 [4]))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr362~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr362~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr362~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneive_lcell_comb \sevenseg|Mux47~1 (
// Equation(s):
// \sevenseg|Mux47~1_combout  = (\sevenseg|Mux47~0_combout  & (((!\sevenseg|WideOr362~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux47~0_combout  & (!\sevenseg|WideOr348~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|WideOr348~0_combout ),
	.datab(\sevenseg|Mux47~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr362~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux47~1 .lut_mask = 16'h1CDC;
defparam \sevenseg|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneive_lcell_comb \sevenseg|WideOr383~0 (
// Equation(s):
// \sevenseg|WideOr383~0_combout  = (\cpu|dr|q [7] & (\cpu|dr|q [6] & (!\cpu|dr|q [5]))) # (!\cpu|dr|q [7] & ((\cpu|dr|q [6] & (\cpu|dr|q [5] & \cpu|dr|q [4])) # (!\cpu|dr|q [6] & ((\cpu|dr|q [5]) # (\cpu|dr|q [4])))))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr383~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr383~0 .lut_mask = 16'h5918;
defparam \sevenseg|WideOr383~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneive_lcell_comb \sevenseg|Mux47~2 (
// Equation(s):
// \sevenseg|Mux47~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr383~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux47~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux47~1_combout ),
	.datac(\sevenseg|WideOr383~0_combout ),
	.datad(\sevenseg|Mux6~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux47~2 .lut_mask = 16'h5F88;
defparam \sevenseg|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \sevenseg|WideOr376~0 (
// Equation(s):
// \sevenseg|WideOr376~0_combout  = (\cpu|sr2|q[7]~_Duplicate_1_q  & (((\cpu|sr2|q[6]~_Duplicate_1_q  & !\cpu|sr2|q[5]~_Duplicate_1_q )))) # (!\cpu|sr2|q[7]~_Duplicate_1_q  & ((\cpu|sr2|q[4]~_Duplicate_1_q  & ((\cpu|sr2|q[5]~_Duplicate_1_q ) # 
// (!\cpu|sr2|q[6]~_Duplicate_1_q ))) # (!\cpu|sr2|q[4]~_Duplicate_1_q  & (!\cpu|sr2|q[6]~_Duplicate_1_q  & \cpu|sr2|q[5]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr376~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr376~0 .lut_mask = 16'h23C2;
defparam \sevenseg|WideOr376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \sevenseg|Mux47~3 (
// Equation(s):
// \sevenseg|Mux47~3_combout  = (\sevenseg|Mux47~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr376~0_combout )))) # (!\sevenseg|Mux47~2_combout  & (!\sevenseg|WideOr369~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|WideOr369~0_combout ),
	.datab(\sevenseg|Mux47~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr376~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux47~3 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \sevenseg|Mux47~4 (
// Equation(s):
// \sevenseg|Mux47~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux47~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux47~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux47~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneive_lcell_comb \sevenseg|WideOr340~0 (
// Equation(s):
// \sevenseg|WideOr340~0_combout  = (\cpu|regfile|q1 [5] & (!\cpu|regfile|q1 [7] & ((\cpu|regfile|q1 [4])))) # (!\cpu|regfile|q1 [5] & ((\cpu|regfile|q1 [6] & (!\cpu|regfile|q1 [7])) # (!\cpu|regfile|q1 [6] & ((\cpu|regfile|q1 [4])))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr340~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr340~0 .lut_mask = 16'h3710;
defparam \sevenseg|WideOr340~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cycloneive_lcell_comb \sevenseg|WideOr347~0 (
// Equation(s):
// \sevenseg|WideOr347~0_combout  = (\cpu|regfile|q3 [5] & (((\cpu|regfile|q3 [4] & !\cpu|regfile|q3 [7])))) # (!\cpu|regfile|q3 [5] & ((\cpu|regfile|q3 [6] & ((!\cpu|regfile|q3 [7]))) # (!\cpu|regfile|q3 [6] & (\cpu|regfile|q3 [4]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr347~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr347~0 .lut_mask = 16'h04CE;
defparam \sevenseg|WideOr347~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cycloneive_lcell_comb \sevenseg|Mux46~0 (
// Equation(s):
// \sevenseg|Mux46~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr347~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr340~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|WideOr340~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr347~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux46~0 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \sevenseg|WideOr361~0 (
// Equation(s):
// \sevenseg|WideOr361~0_combout  = (\cpu|regfile|q7 [5] & (((!\cpu|regfile|q7 [7] & \cpu|regfile|q7 [4])))) # (!\cpu|regfile|q7 [5] & ((\cpu|regfile|q7 [6] & (!\cpu|regfile|q7 [7])) # (!\cpu|regfile|q7 [6] & ((\cpu|regfile|q7 [4])))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr361~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr361~0 .lut_mask = 16'h1F02;
defparam \sevenseg|WideOr361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \sevenseg|WideOr354~0 (
// Equation(s):
// \sevenseg|WideOr354~0_combout  = (\cpu|regfile|q5 [5] & (!\cpu|regfile|q5 [7] & ((\cpu|regfile|q5 [4])))) # (!\cpu|regfile|q5 [5] & ((\cpu|regfile|q5 [6] & (!\cpu|regfile|q5 [7])) # (!\cpu|regfile|q5 [6] & ((\cpu|regfile|q5 [4])))))

	.dataa(\cpu|regfile|q5 [7]),
	.datab(\cpu|regfile|q5 [5]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr354~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr354~0 .lut_mask = 16'h5710;
defparam \sevenseg|WideOr354~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cycloneive_lcell_comb \sevenseg|Mux46~1 (
// Equation(s):
// \sevenseg|Mux46~1_combout  = (\sevenseg|Mux46~0_combout  & (((!\sevenseg|count1 [1])) # (!\sevenseg|WideOr361~0_combout ))) # (!\sevenseg|Mux46~0_combout  & (((\sevenseg|count1 [1] & !\sevenseg|WideOr354~0_combout ))))

	.dataa(\sevenseg|Mux46~0_combout ),
	.datab(\sevenseg|WideOr361~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr354~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux46~1 .lut_mask = 16'h2A7A;
defparam \sevenseg|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneive_lcell_comb \sevenseg|WideOr382~0 (
// Equation(s):
// \sevenseg|WideOr382~0_combout  = (\cpu|dr|q [5] & (!\cpu|dr|q [7] & ((\cpu|dr|q [4])))) # (!\cpu|dr|q [5] & ((\cpu|dr|q [6] & (!\cpu|dr|q [7])) # (!\cpu|dr|q [6] & ((\cpu|dr|q [4])))))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr382~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr382~0 .lut_mask = 16'h5704;
defparam \sevenseg|WideOr382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneive_lcell_comb \sevenseg|Mux46~2 (
// Equation(s):
// \sevenseg|Mux46~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr382~0_combout ) # (!\sevenseg|Mux6~3_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux46~1_combout  & (\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux46~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr382~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux46~2 .lut_mask = 16'h4AEA;
defparam \sevenseg|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneive_lcell_comb \sevenseg|WideOr368~0 (
// Equation(s):
// \sevenseg|WideOr368~0_combout  = (\cpu|ir|q [5] & (((\cpu|ir|q [4] & !\cpu|ir|q [7])))) # (!\cpu|ir|q [5] & ((\cpu|ir|q [6] & ((!\cpu|ir|q [7]))) # (!\cpu|ir|q [6] & (\cpu|ir|q [4]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr368~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr368~0 .lut_mask = 16'h0C4E;
defparam \sevenseg|WideOr368~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \sevenseg|WideOr375~0 (
// Equation(s):
// \sevenseg|WideOr375~0_combout  = (\cpu|sr2|q[5]~_Duplicate_1_q  & (\cpu|sr2|q[4]~_Duplicate_1_q  & (!\cpu|sr2|q[7]~_Duplicate_1_q ))) # (!\cpu|sr2|q[5]~_Duplicate_1_q  & ((\cpu|sr2|q[6]~_Duplicate_1_q  & ((!\cpu|sr2|q[7]~_Duplicate_1_q ))) # 
// (!\cpu|sr2|q[6]~_Duplicate_1_q  & (\cpu|sr2|q[4]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr375~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr375~0 .lut_mask = 16'h223A;
defparam \sevenseg|WideOr375~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \sevenseg|Mux46~3 (
// Equation(s):
// \sevenseg|Mux46~3_combout  = (\sevenseg|Mux46~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr375~0_combout )))) # (!\sevenseg|Mux46~2_combout  & (!\sevenseg|WideOr368~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux46~2_combout ),
	.datab(\sevenseg|WideOr368~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr375~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux46~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \sevenseg|Mux46~4 (
// Equation(s):
// \sevenseg|Mux46~4_combout  = (\sevenseg|Mux46~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux46~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux46~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneive_lcell_comb \sevenseg|WideOr339~0 (
// Equation(s):
// \sevenseg|WideOr339~0_combout  = (\cpu|regfile|q1 [5] & ((\cpu|regfile|q1 [6] & ((\cpu|regfile|q1 [4]))) # (!\cpu|regfile|q1 [6] & (\cpu|regfile|q1 [7] & !\cpu|regfile|q1 [4])))) # (!\cpu|regfile|q1 [5] & (!\cpu|regfile|q1 [7] & (\cpu|regfile|q1 [6] $ 
// (\cpu|regfile|q1 [4]))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr339~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr339~0 .lut_mask = 16'hA118;
defparam \sevenseg|WideOr339~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \sevenseg|WideOr353~0 (
// Equation(s):
// \sevenseg|WideOr353~0_combout  = (\cpu|regfile|q5 [5] & ((\cpu|regfile|q5 [4] & (\cpu|regfile|q5 [6])) # (!\cpu|regfile|q5 [4] & (!\cpu|regfile|q5 [6] & \cpu|regfile|q5 [7])))) # (!\cpu|regfile|q5 [5] & (!\cpu|regfile|q5 [7] & (\cpu|regfile|q5 [4] $ 
// (\cpu|regfile|q5 [6]))))

	.dataa(\cpu|regfile|q5 [5]),
	.datab(\cpu|regfile|q5 [4]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr353~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr353~0 .lut_mask = 16'h8294;
defparam \sevenseg|WideOr353~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \sevenseg|Mux45~0 (
// Equation(s):
// \sevenseg|Mux45~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr353~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr339~0_combout ))))

	.dataa(\sevenseg|WideOr339~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr353~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux45~0 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneive_lcell_comb \sevenseg|WideOr346~0 (
// Equation(s):
// \sevenseg|WideOr346~0_combout  = (\cpu|regfile|q3 [5] & ((\cpu|regfile|q3 [6] & (\cpu|regfile|q3 [4])) # (!\cpu|regfile|q3 [6] & (!\cpu|regfile|q3 [4] & \cpu|regfile|q3 [7])))) # (!\cpu|regfile|q3 [5] & (!\cpu|regfile|q3 [7] & (\cpu|regfile|q3 [6] $ 
// (\cpu|regfile|q3 [4]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr346~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr346~0 .lut_mask = 16'h9086;
defparam \sevenseg|WideOr346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \sevenseg|WideOr360~0 (
// Equation(s):
// \sevenseg|WideOr360~0_combout  = (\cpu|regfile|q7 [5] & ((\cpu|regfile|q7 [6] & ((\cpu|regfile|q7 [4]))) # (!\cpu|regfile|q7 [6] & (\cpu|regfile|q7 [7] & !\cpu|regfile|q7 [4])))) # (!\cpu|regfile|q7 [5] & (!\cpu|regfile|q7 [7] & (\cpu|regfile|q7 [6] $ 
// (\cpu|regfile|q7 [4]))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr360~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr360~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr360~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \sevenseg|Mux45~1 (
// Equation(s):
// \sevenseg|Mux45~1_combout  = (\sevenseg|Mux45~0_combout  & (((!\sevenseg|WideOr360~0_combout )) # (!\sevenseg|count1 [0]))) # (!\sevenseg|Mux45~0_combout  & (\sevenseg|count1 [0] & (!\sevenseg|WideOr346~0_combout )))

	.dataa(\sevenseg|Mux45~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr346~0_combout ),
	.datad(\sevenseg|WideOr360~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux45~1 .lut_mask = 16'h26AE;
defparam \sevenseg|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneive_lcell_comb \sevenseg|WideOr381~0 (
// Equation(s):
// \sevenseg|WideOr381~0_combout  = (\cpu|dr|q [5] & ((\cpu|dr|q [6] & ((\cpu|dr|q [4]))) # (!\cpu|dr|q [6] & (\cpu|dr|q [7] & !\cpu|dr|q [4])))) # (!\cpu|dr|q [5] & (!\cpu|dr|q [7] & (\cpu|dr|q [6] $ (\cpu|dr|q [4]))))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr381~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr381~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr381~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneive_lcell_comb \sevenseg|Mux45~2 (
// Equation(s):
// \sevenseg|Mux45~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr381~0_combout ) # (!\sevenseg|Mux6~3_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux45~1_combout  & (\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux45~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr381~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux45~2 .lut_mask = 16'h4AEA;
defparam \sevenseg|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \sevenseg|WideOr374~0 (
// Equation(s):
// \sevenseg|WideOr374~0_combout  = (\cpu|sr2|q[5]~_Duplicate_1_q  & ((\cpu|sr2|q[4]~_Duplicate_1_q  & ((\cpu|sr2|q[6]~_Duplicate_1_q ))) # (!\cpu|sr2|q[4]~_Duplicate_1_q  & (\cpu|sr2|q[7]~_Duplicate_1_q  & !\cpu|sr2|q[6]~_Duplicate_1_q )))) # 
// (!\cpu|sr2|q[5]~_Duplicate_1_q  & (!\cpu|sr2|q[7]~_Duplicate_1_q  & (\cpu|sr2|q[4]~_Duplicate_1_q  $ (\cpu|sr2|q[6]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr374~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr374~0 .lut_mask = 16'hA412;
defparam \sevenseg|WideOr374~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneive_lcell_comb \sevenseg|WideOr367~0 (
// Equation(s):
// \sevenseg|WideOr367~0_combout  = (\cpu|ir|q [5] & ((\cpu|ir|q [6] & (\cpu|ir|q [4])) # (!\cpu|ir|q [6] & (!\cpu|ir|q [4] & \cpu|ir|q [7])))) # (!\cpu|ir|q [5] & (!\cpu|ir|q [7] & (\cpu|ir|q [6] $ (\cpu|ir|q [4]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr367~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr367~0 .lut_mask = 16'h9806;
defparam \sevenseg|WideOr367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N2
cycloneive_lcell_comb \sevenseg|Mux45~3 (
// Equation(s):
// \sevenseg|Mux45~3_combout  = (\sevenseg|Mux45~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr374~0_combout ))) # (!\sevenseg|Mux45~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr367~0_combout ))))

	.dataa(\sevenseg|Mux45~2_combout ),
	.datab(\sevenseg|WideOr374~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr367~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux45~3 .lut_mask = 16'hA2A7;
defparam \sevenseg|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneive_lcell_comb \sevenseg|Mux45~4 (
// Equation(s):
// \sevenseg|Mux45~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux45~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux45~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux45~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneive_lcell_comb \sevenseg|WideOr359~0 (
// Equation(s):
// \sevenseg|WideOr359~0_combout  = (\cpu|regfile|q7 [6] & (\cpu|regfile|q7 [7] & ((\cpu|regfile|q7 [5]) # (!\cpu|regfile|q7 [4])))) # (!\cpu|regfile|q7 [6] & (!\cpu|regfile|q7 [7] & (\cpu|regfile|q7 [5] & !\cpu|regfile|q7 [4])))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [7]),
	.datac(\cpu|regfile|q7 [5]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr359~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr359~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr359~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cycloneive_lcell_comb \sevenseg|WideOr345~0 (
// Equation(s):
// \sevenseg|WideOr345~0_combout  = (\cpu|regfile|q3 [6] & (\cpu|regfile|q3 [7] & ((\cpu|regfile|q3 [5]) # (!\cpu|regfile|q3 [4])))) # (!\cpu|regfile|q3 [6] & (!\cpu|regfile|q3 [4] & (\cpu|regfile|q3 [5] & !\cpu|regfile|q3 [7])))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr345~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr345~0 .lut_mask = 16'hA210;
defparam \sevenseg|WideOr345~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneive_lcell_comb \sevenseg|WideOr338~0 (
// Equation(s):
// \sevenseg|WideOr338~0_combout  = (\cpu|regfile|q1 [7] & (\cpu|regfile|q1 [6] & ((\cpu|regfile|q1 [5]) # (!\cpu|regfile|q1 [4])))) # (!\cpu|regfile|q1 [7] & (\cpu|regfile|q1 [5] & (!\cpu|regfile|q1 [6] & !\cpu|regfile|q1 [4])))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr338~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr338~0 .lut_mask = 16'h80C2;
defparam \sevenseg|WideOr338~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cycloneive_lcell_comb \sevenseg|Mux44~0 (
// Equation(s):
// \sevenseg|Mux44~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & (!\sevenseg|WideOr345~0_combout )) # (!\sevenseg|count1 [0] & ((!\sevenseg|WideOr338~0_combout )))))

	.dataa(\sevenseg|WideOr345~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr338~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux44~0 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneive_lcell_comb \sevenseg|WideOr352~0 (
// Equation(s):
// \sevenseg|WideOr352~0_combout  = (\cpu|regfile|q5 [6] & (\cpu|regfile|q5 [7] & ((\cpu|regfile|q5 [5]) # (!\cpu|regfile|q5 [4])))) # (!\cpu|regfile|q5 [6] & (\cpu|regfile|q5 [5] & (!\cpu|regfile|q5 [4] & !\cpu|regfile|q5 [7])))

	.dataa(\cpu|regfile|q5 [5]),
	.datab(\cpu|regfile|q5 [4]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr352~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr352~0 .lut_mask = 16'hB002;
defparam \sevenseg|WideOr352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cycloneive_lcell_comb \sevenseg|Mux44~1 (
// Equation(s):
// \sevenseg|Mux44~1_combout  = (\sevenseg|Mux44~0_combout  & (((!\sevenseg|count1 [1])) # (!\sevenseg|WideOr359~0_combout ))) # (!\sevenseg|Mux44~0_combout  & (((\sevenseg|count1 [1] & !\sevenseg|WideOr352~0_combout ))))

	.dataa(\sevenseg|WideOr359~0_combout ),
	.datab(\sevenseg|Mux44~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr352~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux44~1 .lut_mask = 16'h4C7C;
defparam \sevenseg|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneive_lcell_comb \sevenseg|WideOr380~0 (
// Equation(s):
// \sevenseg|WideOr380~0_combout  = (\cpu|dr|q [7] & (\cpu|dr|q [6] & ((\cpu|dr|q [5]) # (!\cpu|dr|q [4])))) # (!\cpu|dr|q [7] & (!\cpu|dr|q [6] & (\cpu|dr|q [5] & !\cpu|dr|q [4])))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr380~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr380~0 .lut_mask = 16'h8098;
defparam \sevenseg|WideOr380~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneive_lcell_comb \sevenseg|Mux44~2 (
// Equation(s):
// \sevenseg|Mux44~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr380~0_combout ) # (!\sevenseg|Mux6~3_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux44~1_combout  & (\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux44~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr380~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux44~2 .lut_mask = 16'h4AEA;
defparam \sevenseg|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneive_lcell_comb \sevenseg|WideOr366~0 (
// Equation(s):
// \sevenseg|WideOr366~0_combout  = (\cpu|ir|q [6] & (\cpu|ir|q [7] & ((\cpu|ir|q [5]) # (!\cpu|ir|q [4])))) # (!\cpu|ir|q [6] & (!\cpu|ir|q [4] & (!\cpu|ir|q [7] & \cpu|ir|q [5])))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr366~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr366~0 .lut_mask = 16'hA120;
defparam \sevenseg|WideOr366~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \sevenseg|WideOr373~0 (
// Equation(s):
// \sevenseg|WideOr373~0_combout  = (\cpu|sr2|q[7]~_Duplicate_1_q  & (\cpu|sr2|q[6]~_Duplicate_1_q  & ((\cpu|sr2|q[5]~_Duplicate_1_q ) # (!\cpu|sr2|q[4]~_Duplicate_1_q )))) # (!\cpu|sr2|q[7]~_Duplicate_1_q  & (!\cpu|sr2|q[4]~_Duplicate_1_q  & 
// (!\cpu|sr2|q[6]~_Duplicate_1_q  & \cpu|sr2|q[5]~_Duplicate_1_q )))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr373~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr373~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \sevenseg|Mux44~3 (
// Equation(s):
// \sevenseg|Mux44~3_combout  = (\sevenseg|Mux44~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr373~0_combout )))) # (!\sevenseg|Mux44~2_combout  & (!\sevenseg|WideOr366~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux44~2_combout ),
	.datab(\sevenseg|WideOr366~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr373~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux44~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \sevenseg|Mux44~4 (
// Equation(s):
// \sevenseg|Mux44~4_combout  = (\sevenseg|Mux44~3_combout  & !\sevenseg|count1 [3])

	.dataa(\sevenseg|Mux44~3_combout ),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux44~4 .lut_mask = 16'h0A0A;
defparam \sevenseg|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneive_lcell_comb \sevenseg|WideOr372~0 (
// Equation(s):
// \sevenseg|WideOr372~0_combout  = (\cpu|sr2|q[7]~_Duplicate_1_q  & ((\cpu|sr2|q[4]~_Duplicate_1_q  & (\cpu|sr2|q[5]~_Duplicate_1_q )) # (!\cpu|sr2|q[4]~_Duplicate_1_q  & ((\cpu|sr2|q[6]~_Duplicate_1_q ))))) # (!\cpu|sr2|q[7]~_Duplicate_1_q  & 
// (\cpu|sr2|q[6]~_Duplicate_1_q  & (\cpu|sr2|q[4]~_Duplicate_1_q  $ (\cpu|sr2|q[5]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr372~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr372~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr372~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneive_lcell_comb \sevenseg|WideOr379~0 (
// Equation(s):
// \sevenseg|WideOr379~0_combout  = (\cpu|dr|q [7] & ((\cpu|dr|q [4] & ((\cpu|dr|q [5]))) # (!\cpu|dr|q [4] & (\cpu|dr|q [6])))) # (!\cpu|dr|q [7] & (\cpu|dr|q [6] & (\cpu|dr|q [5] $ (\cpu|dr|q [4]))))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr379~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr379~0 .lut_mask = 16'hA4C8;
defparam \sevenseg|WideOr379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneive_lcell_comb \sevenseg|WideOr358~0 (
// Equation(s):
// \sevenseg|WideOr358~0_combout  = (\cpu|regfile|q7 [5] & ((\cpu|regfile|q7 [4] & ((\cpu|regfile|q7 [7]))) # (!\cpu|regfile|q7 [4] & (\cpu|regfile|q7 [6])))) # (!\cpu|regfile|q7 [5] & (\cpu|regfile|q7 [6] & (\cpu|regfile|q7 [7] $ (\cpu|regfile|q7 [4]))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr358~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr358~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr358~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneive_lcell_comb \sevenseg|WideOr344~0 (
// Equation(s):
// \sevenseg|WideOr344~0_combout  = (\cpu|regfile|q3 [5] & ((\cpu|regfile|q3 [4] & ((\cpu|regfile|q3 [7]))) # (!\cpu|regfile|q3 [4] & (\cpu|regfile|q3 [6])))) # (!\cpu|regfile|q3 [5] & (\cpu|regfile|q3 [6] & (\cpu|regfile|q3 [4] $ (\cpu|regfile|q3 [7]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr344~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr344~0 .lut_mask = 16'hE228;
defparam \sevenseg|WideOr344~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneive_lcell_comb \sevenseg|WideOr337~0 (
// Equation(s):
// \sevenseg|WideOr337~0_combout  = (\cpu|regfile|q1 [5] & ((\cpu|regfile|q1 [4] & (\cpu|regfile|q1 [7])) # (!\cpu|regfile|q1 [4] & ((\cpu|regfile|q1 [6]))))) # (!\cpu|regfile|q1 [5] & (\cpu|regfile|q1 [6] & (\cpu|regfile|q1 [7] $ (\cpu|regfile|q1 [4]))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr337~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr337~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \sevenseg|WideOr351~0 (
// Equation(s):
// \sevenseg|WideOr351~0_combout  = (\cpu|regfile|q5 [7] & ((\cpu|regfile|q5 [4] & (\cpu|regfile|q5 [5])) # (!\cpu|regfile|q5 [4] & ((\cpu|regfile|q5 [6]))))) # (!\cpu|regfile|q5 [7] & (\cpu|regfile|q5 [6] & (\cpu|regfile|q5 [5] $ (\cpu|regfile|q5 [4]))))

	.dataa(\cpu|regfile|q5 [7]),
	.datab(\cpu|regfile|q5 [5]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr351~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr351~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr351~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneive_lcell_comb \sevenseg|Mux43~0 (
// Equation(s):
// \sevenseg|Mux43~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr351~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr337~0_combout ))))

	.dataa(\sevenseg|WideOr337~0_combout ),
	.datab(\sevenseg|WideOr351~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux43~0 .lut_mask = 16'hF305;
defparam \sevenseg|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \sevenseg|Mux43~1 (
// Equation(s):
// \sevenseg|Mux43~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux43~0_combout  & (!\sevenseg|WideOr358~0_combout )) # (!\sevenseg|Mux43~0_combout  & ((!\sevenseg|WideOr344~0_combout ))))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux43~0_combout ))))

	.dataa(\sevenseg|WideOr358~0_combout ),
	.datab(\sevenseg|WideOr344~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|Mux43~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux43~1 .lut_mask = 16'h5F30;
defparam \sevenseg|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneive_lcell_comb \sevenseg|Mux43~2 (
// Equation(s):
// \sevenseg|Mux43~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|Mux6~3_combout )) # (!\sevenseg|WideOr379~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (((\sevenseg|Mux6~3_combout  & \sevenseg|Mux43~1_combout ))))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|WideOr379~0_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|Mux43~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux43~2 .lut_mask = 16'h7A2A;
defparam \sevenseg|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneive_lcell_comb \sevenseg|WideOr365~0 (
// Equation(s):
// \sevenseg|WideOr365~0_combout  = (\cpu|ir|q [7] & ((\cpu|ir|q [4] & ((\cpu|ir|q [5]))) # (!\cpu|ir|q [4] & (\cpu|ir|q [6])))) # (!\cpu|ir|q [7] & (\cpu|ir|q [6] & (\cpu|ir|q [4] $ (\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr365~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr365~0 .lut_mask = 16'hE228;
defparam \sevenseg|WideOr365~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneive_lcell_comb \sevenseg|Mux43~3 (
// Equation(s):
// \sevenseg|Mux43~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux43~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux43~2_combout  & (!\sevenseg|WideOr372~0_combout )) # (!\sevenseg|Mux43~2_combout  & ((!\sevenseg|WideOr365~0_combout 
// )))))

	.dataa(\sevenseg|WideOr372~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|Mux43~2_combout ),
	.datad(\sevenseg|WideOr365~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux43~3 .lut_mask = 16'hD0D3;
defparam \sevenseg|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \sevenseg|Mux43~4 (
// Equation(s):
// \sevenseg|Mux43~4_combout  = (\sevenseg|Mux43~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(\sevenseg|Mux43~3_combout ),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux43~4 .lut_mask = 16'h0C0C;
defparam \sevenseg|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \sevenseg|WideOr371~0 (
// Equation(s):
// \sevenseg|WideOr371~0_combout  = (\cpu|sr2|q[6]~_Duplicate_1_q  & (!\cpu|sr2|q[5]~_Duplicate_1_q  & ((\cpu|sr2|q[7]~_Duplicate_1_q ) # (!\cpu|sr2|q[4]~_Duplicate_1_q )))) # (!\cpu|sr2|q[6]~_Duplicate_1_q  & (\cpu|sr2|q[4]~_Duplicate_1_q  & 
// (\cpu|sr2|q[7]~_Duplicate_1_q  $ (!\cpu|sr2|q[5]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[4]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[7]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[6]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr371~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr371~0 .lut_mask = 16'h08D2;
defparam \sevenseg|WideOr371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \sevenseg|WideOr350~0 (
// Equation(s):
// \sevenseg|WideOr350~0_combout  = (\cpu|regfile|q5 [5] & (\cpu|regfile|q5 [4] & (!\cpu|regfile|q5 [6] & \cpu|regfile|q5 [7]))) # (!\cpu|regfile|q5 [5] & (\cpu|regfile|q5 [6] $ (((\cpu|regfile|q5 [4] & !\cpu|regfile|q5 [7])))))

	.dataa(\cpu|regfile|q5 [5]),
	.datab(\cpu|regfile|q5 [4]),
	.datac(\cpu|regfile|q5 [6]),
	.datad(\cpu|regfile|q5 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr350~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr350~0 .lut_mask = 16'h5814;
defparam \sevenseg|WideOr350~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \sevenseg|WideOr357~0 (
// Equation(s):
// \sevenseg|WideOr357~0_combout  = (\cpu|regfile|q7 [6] & (!\cpu|regfile|q7 [5] & ((\cpu|regfile|q7 [7]) # (!\cpu|regfile|q7 [4])))) # (!\cpu|regfile|q7 [6] & (\cpu|regfile|q7 [4] & (\cpu|regfile|q7 [5] $ (!\cpu|regfile|q7 [7]))))

	.dataa(\cpu|regfile|q7 [6]),
	.datab(\cpu|regfile|q7 [5]),
	.datac(\cpu|regfile|q7 [7]),
	.datad(\cpu|regfile|q7 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr357~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr357~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr357~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneive_lcell_comb \sevenseg|WideOr336~0 (
// Equation(s):
// \sevenseg|WideOr336~0_combout  = (\cpu|regfile|q1 [5] & (\cpu|regfile|q1 [7] & (!\cpu|regfile|q1 [6] & \cpu|regfile|q1 [4]))) # (!\cpu|regfile|q1 [5] & (\cpu|regfile|q1 [6] $ (((!\cpu|regfile|q1 [7] & \cpu|regfile|q1 [4])))))

	.dataa(\cpu|regfile|q1 [5]),
	.datab(\cpu|regfile|q1 [7]),
	.datac(\cpu|regfile|q1 [6]),
	.datad(\cpu|regfile|q1 [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr336~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr336~0 .lut_mask = 16'h4950;
defparam \sevenseg|WideOr336~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cycloneive_lcell_comb \sevenseg|WideOr343~0 (
// Equation(s):
// \sevenseg|WideOr343~0_combout  = (\cpu|regfile|q3 [6] & (!\cpu|regfile|q3 [5] & ((\cpu|regfile|q3 [7]) # (!\cpu|regfile|q3 [4])))) # (!\cpu|regfile|q3 [6] & (\cpu|regfile|q3 [4] & (\cpu|regfile|q3 [5] $ (!\cpu|regfile|q3 [7]))))

	.dataa(\cpu|regfile|q3 [6]),
	.datab(\cpu|regfile|q3 [4]),
	.datac(\cpu|regfile|q3 [5]),
	.datad(\cpu|regfile|q3 [7]),
	.cin(gnd),
	.combout(\sevenseg|WideOr343~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr343~0 .lut_mask = 16'h4A06;
defparam \sevenseg|WideOr343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneive_lcell_comb \sevenseg|Mux42~0 (
// Equation(s):
// \sevenseg|Mux42~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1]) # (!\sevenseg|WideOr343~0_combout )))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr336~0_combout  & (!\sevenseg|count1 [1])))

	.dataa(\sevenseg|WideOr336~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr343~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux42~0 .lut_mask = 16'hC1CD;
defparam \sevenseg|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cycloneive_lcell_comb \sevenseg|Mux42~1 (
// Equation(s):
// \sevenseg|Mux42~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux42~0_combout  & ((!\sevenseg|WideOr357~0_combout ))) # (!\sevenseg|Mux42~0_combout  & (!\sevenseg|WideOr350~0_combout )))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux42~0_combout ))))

	.dataa(\sevenseg|WideOr350~0_combout ),
	.datab(\sevenseg|WideOr357~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|Mux42~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux42~1 .lut_mask = 16'h3F50;
defparam \sevenseg|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneive_lcell_comb \sevenseg|WideOr378~0 (
// Equation(s):
// \sevenseg|WideOr378~0_combout  = (\cpu|dr|q [6] & (!\cpu|dr|q [5] & ((\cpu|dr|q [7]) # (!\cpu|dr|q [4])))) # (!\cpu|dr|q [6] & (\cpu|dr|q [4] & (\cpu|dr|q [7] $ (!\cpu|dr|q [5]))))

	.dataa(\cpu|dr|q [7]),
	.datab(\cpu|dr|q [6]),
	.datac(\cpu|dr|q [5]),
	.datad(\cpu|dr|q [4]),
	.cin(gnd),
	.combout(\sevenseg|WideOr378~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr378~0 .lut_mask = 16'h290C;
defparam \sevenseg|WideOr378~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneive_lcell_comb \sevenseg|Mux42~2 (
// Equation(s):
// \sevenseg|Mux42~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr378~0_combout ) # (!\sevenseg|Mux6~3_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux42~1_combout  & (\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux42~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr378~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux42~2 .lut_mask = 16'h4AEA;
defparam \sevenseg|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N18
cycloneive_lcell_comb \sevenseg|WideOr364~0 (
// Equation(s):
// \sevenseg|WideOr364~0_combout  = (\cpu|ir|q [6] & (!\cpu|ir|q [5] & ((\cpu|ir|q [7]) # (!\cpu|ir|q [4])))) # (!\cpu|ir|q [6] & (\cpu|ir|q [4] & (\cpu|ir|q [7] $ (!\cpu|ir|q [5]))))

	.dataa(\cpu|ir|q [6]),
	.datab(\cpu|ir|q [4]),
	.datac(\cpu|ir|q [7]),
	.datad(\cpu|ir|q [5]),
	.cin(gnd),
	.combout(\sevenseg|WideOr364~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr364~0 .lut_mask = 16'h40A6;
defparam \sevenseg|WideOr364~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneive_lcell_comb \sevenseg|Mux42~3 (
// Equation(s):
// \sevenseg|Mux42~3_combout  = (\sevenseg|Mux42~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr371~0_combout ))) # (!\sevenseg|Mux42~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr364~0_combout ))))

	.dataa(\sevenseg|WideOr371~0_combout ),
	.datab(\sevenseg|Mux42~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr364~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux42~3 .lut_mask = 16'hC4C7;
defparam \sevenseg|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \sevenseg|Mux42~4 (
// Equation(s):
// \sevenseg|Mux42~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux42~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux42~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux42~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cycloneive_lcell_comb \sevenseg|WideOr405~0 (
// Equation(s):
// \sevenseg|WideOr405~0_combout  = (\cpu|regfile|q3 [3]) # ((\cpu|regfile|q3 [2] & ((!\cpu|regfile|q3 [1]) # (!\cpu|regfile|q3 [0]))) # (!\cpu|regfile|q3 [2] & ((\cpu|regfile|q3 [1]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [3]),
	.datac(\cpu|regfile|q3 [2]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr405~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr405~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr405~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneive_lcell_comb \sevenseg|WideOr419~0 (
// Equation(s):
// \sevenseg|WideOr419~0_combout  = (\cpu|regfile|q7 [3]) # ((\cpu|regfile|q7 [2] & ((!\cpu|regfile|q7 [0]) # (!\cpu|regfile|q7 [1]))) # (!\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [1])))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr419~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr419~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr419~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N2
cycloneive_lcell_comb \sevenseg|WideOr398~0 (
// Equation(s):
// \sevenseg|WideOr398~0_combout  = (\cpu|regfile|q1 [3]) # ((\cpu|regfile|q1 [2] & ((!\cpu|regfile|q1 [1]) # (!\cpu|regfile|q1 [0]))) # (!\cpu|regfile|q1 [2] & ((\cpu|regfile|q1 [1]))))

	.dataa(\cpu|regfile|q1 [0]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr398~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr398~0 .lut_mask = 16'hFF7C;
defparam \sevenseg|WideOr398~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneive_lcell_comb \sevenseg|WideOr412~0 (
// Equation(s):
// \sevenseg|WideOr412~0_combout  = (\cpu|regfile|q5 [3]) # ((\cpu|regfile|q5 [1] & ((!\cpu|regfile|q5 [2]) # (!\cpu|regfile|q5 [0]))) # (!\cpu|regfile|q5 [1] & ((\cpu|regfile|q5 [2]))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr412~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr412~0 .lut_mask = 16'hDFFC;
defparam \sevenseg|WideOr412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_lcell_comb \sevenseg|Mux55~0 (
// Equation(s):
// \sevenseg|Mux55~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0]) # (\sevenseg|WideOr412~0_combout )))) # (!\sevenseg|count1 [1] & (\sevenseg|WideOr398~0_combout  & (!\sevenseg|count1 [0])))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr398~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr412~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux55~0 .lut_mask = 16'hAEA4;
defparam \sevenseg|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N22
cycloneive_lcell_comb \sevenseg|Mux55~1 (
// Equation(s):
// \sevenseg|Mux55~1_combout  = (\sevenseg|count1 [0] & ((\sevenseg|Mux55~0_combout  & ((\sevenseg|WideOr419~0_combout ))) # (!\sevenseg|Mux55~0_combout  & (\sevenseg|WideOr405~0_combout )))) # (!\sevenseg|count1 [0] & (((\sevenseg|Mux55~0_combout ))))

	.dataa(\sevenseg|WideOr405~0_combout ),
	.datab(\sevenseg|WideOr419~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|Mux55~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux55~1 .lut_mask = 16'hCFA0;
defparam \sevenseg|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \sevenseg|WideOr440~0 (
// Equation(s):
// \sevenseg|WideOr440~0_combout  = (\cpu|dr|q [3]) # ((\cpu|dr|q [2] & ((!\cpu|dr|q [0]) # (!\cpu|dr|q [1]))) # (!\cpu|dr|q [2] & (\cpu|dr|q [1])))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr440~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr440~0 .lut_mask = 16'hF6FE;
defparam \sevenseg|WideOr440~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \sevenseg|Mux55~2 (
// Equation(s):
// \sevenseg|Mux55~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((\sevenseg|WideOr440~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux55~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((!\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux55~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr440~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux55~2 .lut_mask = 16'hAD0D;
defparam \sevenseg|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \sevenseg|WideOr433~0 (
// Equation(s):
// \sevenseg|WideOr433~0_combout  = (\cpu|sr2|q[3]~_Duplicate_1_q ) # ((\cpu|sr2|q[1]~_Duplicate_1_q  & ((!\cpu|sr2|q[2]~_Duplicate_1_q ) # (!\cpu|sr2|q[0]~_Duplicate_1_q ))) # (!\cpu|sr2|q[1]~_Duplicate_1_q  & ((\cpu|sr2|q[2]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr433~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr433~0 .lut_mask = 16'hF7FC;
defparam \sevenseg|WideOr433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \sevenseg|WideOr426~0 (
// Equation(s):
// \sevenseg|WideOr426~0_combout  = (\cpu|ir|q [3]) # ((\cpu|ir|q [1] & ((!\cpu|ir|q [0]) # (!\cpu|ir|q [2]))) # (!\cpu|ir|q [1] & (\cpu|ir|q [2])))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr426~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr426~0 .lut_mask = 16'hDEFE;
defparam \sevenseg|WideOr426~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \sevenseg|Mux55~3 (
// Equation(s):
// \sevenseg|Mux55~3_combout  = (\sevenseg|Mux55~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((\sevenseg|WideOr426~0_combout )))) # (!\sevenseg|Mux55~2_combout  & (!\sevenseg|Mux6~0_combout  & (\sevenseg|WideOr433~0_combout )))

	.dataa(\sevenseg|Mux55~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr433~0_combout ),
	.datad(\sevenseg|WideOr426~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux55~3 .lut_mask = 16'hBA98;
defparam \sevenseg|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \sevenseg|Mux55~4 (
// Equation(s):
// \sevenseg|Mux55~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux55~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux55~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux55~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \sevenseg|WideOr439~0 (
// Equation(s):
// \sevenseg|WideOr439~0_combout  = (\cpu|dr|q [2] & ((\cpu|dr|q [1] & (!\cpu|dr|q [3] & \cpu|dr|q [0])) # (!\cpu|dr|q [1] & (\cpu|dr|q [3])))) # (!\cpu|dr|q [2] & (!\cpu|dr|q [3] & ((\cpu|dr|q [1]) # (\cpu|dr|q [0]))))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr439~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr439~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr439~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cycloneive_lcell_comb \sevenseg|WideOr411~0 (
// Equation(s):
// \sevenseg|WideOr411~0_combout  = (\cpu|regfile|q5 [3] & (((!\cpu|regfile|q5 [1] & \cpu|regfile|q5 [2])))) # (!\cpu|regfile|q5 [3] & ((\cpu|regfile|q5 [0] & ((\cpu|regfile|q5 [1]) # (!\cpu|regfile|q5 [2]))) # (!\cpu|regfile|q5 [0] & (\cpu|regfile|q5 [1] & 
// !\cpu|regfile|q5 [2]))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr411~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr411~0 .lut_mask = 16'h2C32;
defparam \sevenseg|WideOr411~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneive_lcell_comb \sevenseg|WideOr397~0 (
// Equation(s):
// \sevenseg|WideOr397~0_combout  = (\cpu|regfile|q1 [3] & (\cpu|regfile|q1 [2] & (!\cpu|regfile|q1 [1]))) # (!\cpu|regfile|q1 [3] & ((\cpu|regfile|q1 [2] & (\cpu|regfile|q1 [1] & \cpu|regfile|q1 [0])) # (!\cpu|regfile|q1 [2] & ((\cpu|regfile|q1 [1]) # 
// (\cpu|regfile|q1 [0])))))

	.dataa(\cpu|regfile|q1 [3]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr397~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr397~0 .lut_mask = 16'h5918;
defparam \sevenseg|WideOr397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cycloneive_lcell_comb \sevenseg|WideOr404~0 (
// Equation(s):
// \sevenseg|WideOr404~0_combout  = (\cpu|regfile|q3 [2] & ((\cpu|regfile|q3 [3] & ((!\cpu|regfile|q3 [1]))) # (!\cpu|regfile|q3 [3] & (\cpu|regfile|q3 [0] & \cpu|regfile|q3 [1])))) # (!\cpu|regfile|q3 [2] & (!\cpu|regfile|q3 [3] & ((\cpu|regfile|q3 [0]) # 
// (\cpu|regfile|q3 [1]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr404~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr404~0 .lut_mask = 16'h0BC2;
defparam \sevenseg|WideOr404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneive_lcell_comb \sevenseg|Mux54~0 (
// Equation(s):
// \sevenseg|Mux54~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr404~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr397~0_combout ))))

	.dataa(\sevenseg|WideOr397~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr404~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux54~0 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cycloneive_lcell_comb \sevenseg|WideOr418~0 (
// Equation(s):
// \sevenseg|WideOr418~0_combout  = (\cpu|regfile|q7 [2] & ((\cpu|regfile|q7 [1] & (!\cpu|regfile|q7 [3] & \cpu|regfile|q7 [0])) # (!\cpu|regfile|q7 [1] & (\cpu|regfile|q7 [3])))) # (!\cpu|regfile|q7 [2] & (!\cpu|regfile|q7 [3] & ((\cpu|regfile|q7 [1]) # 
// (\cpu|regfile|q7 [0]))))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr418~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr418~0 .lut_mask = 16'h2D24;
defparam \sevenseg|WideOr418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneive_lcell_comb \sevenseg|Mux54~1 (
// Equation(s):
// \sevenseg|Mux54~1_combout  = (\sevenseg|Mux54~0_combout  & (((!\sevenseg|count1 [1]) # (!\sevenseg|WideOr418~0_combout )))) # (!\sevenseg|Mux54~0_combout  & (!\sevenseg|WideOr411~0_combout  & ((\sevenseg|count1 [1]))))

	.dataa(\sevenseg|WideOr411~0_combout ),
	.datab(\sevenseg|Mux54~0_combout ),
	.datac(\sevenseg|WideOr418~0_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux54~1 .lut_mask = 16'h1DCC;
defparam \sevenseg|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \sevenseg|Mux54~2 (
// Equation(s):
// \sevenseg|Mux54~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & (!\sevenseg|WideOr439~0_combout )) # (!\sevenseg|Mux6~4_combout  & ((\sevenseg|Mux54~1_combout ))))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|WideOr439~0_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|Mux54~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux54~2 .lut_mask = 16'h7C70;
defparam \sevenseg|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \sevenseg|WideOr425~0 (
// Equation(s):
// \sevenseg|WideOr425~0_combout  = (\cpu|ir|q [1] & (!\cpu|ir|q [3] & ((\cpu|ir|q [0]) # (!\cpu|ir|q [2])))) # (!\cpu|ir|q [1] & ((\cpu|ir|q [3] & (\cpu|ir|q [2])) # (!\cpu|ir|q [3] & (!\cpu|ir|q [2] & \cpu|ir|q [0]))))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr425~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr425~0 .lut_mask = 16'h6342;
defparam \sevenseg|WideOr425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \sevenseg|WideOr432~0 (
// Equation(s):
// \sevenseg|WideOr432~0_combout  = (\cpu|sr2|q[3]~_Duplicate_1_q  & (((!\cpu|sr2|q[1]~_Duplicate_1_q  & \cpu|sr2|q[2]~_Duplicate_1_q )))) # (!\cpu|sr2|q[3]~_Duplicate_1_q  & ((\cpu|sr2|q[0]~_Duplicate_1_q  & ((\cpu|sr2|q[1]~_Duplicate_1_q ) # 
// (!\cpu|sr2|q[2]~_Duplicate_1_q ))) # (!\cpu|sr2|q[0]~_Duplicate_1_q  & (\cpu|sr2|q[1]~_Duplicate_1_q  & !\cpu|sr2|q[2]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr432~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr432~0 .lut_mask = 16'h2C32;
defparam \sevenseg|WideOr432~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \sevenseg|Mux54~3 (
// Equation(s):
// \sevenseg|Mux54~3_combout  = (\sevenseg|Mux54~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr432~0_combout )))) # (!\sevenseg|Mux54~2_combout  & (!\sevenseg|Mux6~0_combout  & (!\sevenseg|WideOr425~0_combout )))

	.dataa(\sevenseg|Mux54~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr425~0_combout ),
	.datad(\sevenseg|WideOr432~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux54~3 .lut_mask = 16'h89AB;
defparam \sevenseg|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \sevenseg|Mux54~4 (
// Equation(s):
// \sevenseg|Mux54~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux54~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux54~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux54~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \sevenseg|WideOr424~0 (
// Equation(s):
// \sevenseg|WideOr424~0_combout  = (\cpu|ir|q [1] & (!\cpu|ir|q [3] & ((\cpu|ir|q [0])))) # (!\cpu|ir|q [1] & ((\cpu|ir|q [2] & (!\cpu|ir|q [3])) # (!\cpu|ir|q [2] & ((\cpu|ir|q [0])))))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr424~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr424~0 .lut_mask = 16'h3710;
defparam \sevenseg|WideOr424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \sevenseg|WideOr431~0 (
// Equation(s):
// \sevenseg|WideOr431~0_combout  = (\cpu|sr2|q[1]~_Duplicate_1_q  & (!\cpu|sr2|q[3]~_Duplicate_1_q  & ((\cpu|sr2|q[0]~_Duplicate_1_q )))) # (!\cpu|sr2|q[1]~_Duplicate_1_q  & ((\cpu|sr2|q[2]~_Duplicate_1_q  & (!\cpu|sr2|q[3]~_Duplicate_1_q )) # 
// (!\cpu|sr2|q[2]~_Duplicate_1_q  & ((\cpu|sr2|q[0]~_Duplicate_1_q )))))

	.dataa(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr431~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr431~0 .lut_mask = 16'h5704;
defparam \sevenseg|WideOr431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneive_lcell_comb \sevenseg|WideOr396~0 (
// Equation(s):
// \sevenseg|WideOr396~0_combout  = (\cpu|regfile|q1 [1] & (!\cpu|regfile|q1 [3] & ((\cpu|regfile|q1 [0])))) # (!\cpu|regfile|q1 [1] & ((\cpu|regfile|q1 [2] & (!\cpu|regfile|q1 [3])) # (!\cpu|regfile|q1 [2] & ((\cpu|regfile|q1 [0])))))

	.dataa(\cpu|regfile|q1 [3]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr396~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr396~0 .lut_mask = 16'h5704;
defparam \sevenseg|WideOr396~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cycloneive_lcell_comb \sevenseg|WideOr410~0 (
// Equation(s):
// \sevenseg|WideOr410~0_combout  = (\cpu|regfile|q5 [1] & (\cpu|regfile|q5 [0] & (!\cpu|regfile|q5 [3]))) # (!\cpu|regfile|q5 [1] & ((\cpu|regfile|q5 [2] & ((!\cpu|regfile|q5 [3]))) # (!\cpu|regfile|q5 [2] & (\cpu|regfile|q5 [0]))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr410~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr410~0 .lut_mask = 16'h232A;
defparam \sevenseg|WideOr410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneive_lcell_comb \sevenseg|Mux53~0 (
// Equation(s):
// \sevenseg|Mux53~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & ((!\sevenseg|WideOr410~0_combout ))) # (!\sevenseg|count1 [1] & (!\sevenseg|WideOr396~0_combout ))))

	.dataa(\sevenseg|WideOr396~0_combout ),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr410~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux53~0 .lut_mask = 16'hC1F1;
defparam \sevenseg|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneive_lcell_comb \sevenseg|WideOr417~0 (
// Equation(s):
// \sevenseg|WideOr417~0_combout  = (\cpu|regfile|q7 [1] & (((!\cpu|regfile|q7 [3] & \cpu|regfile|q7 [0])))) # (!\cpu|regfile|q7 [1] & ((\cpu|regfile|q7 [2] & (!\cpu|regfile|q7 [3])) # (!\cpu|regfile|q7 [2] & ((\cpu|regfile|q7 [0])))))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr417~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr417~0 .lut_mask = 16'h1F02;
defparam \sevenseg|WideOr417~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cycloneive_lcell_comb \sevenseg|WideOr403~0 (
// Equation(s):
// \sevenseg|WideOr403~0_combout  = (\cpu|regfile|q3 [1] & (\cpu|regfile|q3 [0] & ((!\cpu|regfile|q3 [3])))) # (!\cpu|regfile|q3 [1] & ((\cpu|regfile|q3 [2] & ((!\cpu|regfile|q3 [3]))) # (!\cpu|regfile|q3 [2] & (\cpu|regfile|q3 [0]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr403~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr403~0 .lut_mask = 16'h0A2E;
defparam \sevenseg|WideOr403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneive_lcell_comb \sevenseg|Mux53~1 (
// Equation(s):
// \sevenseg|Mux53~1_combout  = (\sevenseg|Mux53~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr417~0_combout ))) # (!\sevenseg|Mux53~0_combout  & (((!\sevenseg|WideOr403~0_combout  & \sevenseg|count1 [0]))))

	.dataa(\sevenseg|Mux53~0_combout ),
	.datab(\sevenseg|WideOr417~0_combout ),
	.datac(\sevenseg|WideOr403~0_combout ),
	.datad(\sevenseg|count1 [0]),
	.cin(gnd),
	.combout(\sevenseg|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux53~1 .lut_mask = 16'h27AA;
defparam \sevenseg|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N14
cycloneive_lcell_comb \sevenseg|WideOr438~0 (
// Equation(s):
// \sevenseg|WideOr438~0_combout  = (\cpu|dr|q [1] & (((!\cpu|dr|q [3] & \cpu|dr|q [0])))) # (!\cpu|dr|q [1] & ((\cpu|dr|q [2] & (!\cpu|dr|q [3])) # (!\cpu|dr|q [2] & ((\cpu|dr|q [0])))))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr438~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr438~0 .lut_mask = 16'h1F02;
defparam \sevenseg|WideOr438~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_lcell_comb \sevenseg|Mux53~2 (
// Equation(s):
// \sevenseg|Mux53~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr438~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux53~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (\sevenseg|Mux6~4_combout ))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux6~4_combout ),
	.datac(\sevenseg|Mux53~1_combout ),
	.datad(\sevenseg|WideOr438~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux53~2 .lut_mask = 16'h64EC;
defparam \sevenseg|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_lcell_comb \sevenseg|Mux53~3 (
// Equation(s):
// \sevenseg|Mux53~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux53~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux53~2_combout  & ((!\sevenseg|WideOr431~0_combout ))) # (!\sevenseg|Mux53~2_combout  & 
// (!\sevenseg|WideOr424~0_combout ))))

	.dataa(\sevenseg|WideOr424~0_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr431~0_combout ),
	.datad(\sevenseg|Mux53~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux53~3 .lut_mask = 16'hCF11;
defparam \sevenseg|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneive_lcell_comb \sevenseg|Mux53~4 (
// Equation(s):
// \sevenseg|Mux53~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux53~3_combout )

	.dataa(\sevenseg|count1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sevenseg|Mux53~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux53~4 .lut_mask = 16'h5500;
defparam \sevenseg|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \sevenseg|WideOr423~0 (
// Equation(s):
// \sevenseg|WideOr423~0_combout  = (\cpu|ir|q [1] & ((\cpu|ir|q [2] & ((\cpu|ir|q [0]))) # (!\cpu|ir|q [2] & (\cpu|ir|q [3] & !\cpu|ir|q [0])))) # (!\cpu|ir|q [1] & (!\cpu|ir|q [3] & (\cpu|ir|q [2] $ (\cpu|ir|q [0]))))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr423~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr423~0 .lut_mask = 16'hA118;
defparam \sevenseg|WideOr423~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \sevenseg|WideOr430~0 (
// Equation(s):
// \sevenseg|WideOr430~0_combout  = (\cpu|sr2|q[1]~_Duplicate_1_q  & ((\cpu|sr2|q[0]~_Duplicate_1_q  & ((\cpu|sr2|q[2]~_Duplicate_1_q ))) # (!\cpu|sr2|q[0]~_Duplicate_1_q  & (\cpu|sr2|q[3]~_Duplicate_1_q  & !\cpu|sr2|q[2]~_Duplicate_1_q )))) # 
// (!\cpu|sr2|q[1]~_Duplicate_1_q  & (!\cpu|sr2|q[3]~_Duplicate_1_q  & (\cpu|sr2|q[0]~_Duplicate_1_q  $ (\cpu|sr2|q[2]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr430~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr430~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cycloneive_lcell_comb \sevenseg|WideOr416~0 (
// Equation(s):
// \sevenseg|WideOr416~0_combout  = (\cpu|regfile|q7 [1] & ((\cpu|regfile|q7 [2] & ((\cpu|regfile|q7 [0]))) # (!\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [3] & !\cpu|regfile|q7 [0])))) # (!\cpu|regfile|q7 [1] & (!\cpu|regfile|q7 [3] & (\cpu|regfile|q7 [2] $ 
// (\cpu|regfile|q7 [0]))))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr416~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr416~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr416~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cycloneive_lcell_comb \sevenseg|WideOr409~0 (
// Equation(s):
// \sevenseg|WideOr409~0_combout  = (\cpu|regfile|q5 [1] & ((\cpu|regfile|q5 [0] & ((\cpu|regfile|q5 [2]))) # (!\cpu|regfile|q5 [0] & (\cpu|regfile|q5 [3] & !\cpu|regfile|q5 [2])))) # (!\cpu|regfile|q5 [1] & (!\cpu|regfile|q5 [3] & (\cpu|regfile|q5 [0] $ 
// (\cpu|regfile|q5 [2]))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr409~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr409~0 .lut_mask = 16'hA142;
defparam \sevenseg|WideOr409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cycloneive_lcell_comb \sevenseg|WideOr395~0 (
// Equation(s):
// \sevenseg|WideOr395~0_combout  = (\cpu|regfile|q1 [1] & ((\cpu|regfile|q1 [2] & ((\cpu|regfile|q1 [0]))) # (!\cpu|regfile|q1 [2] & (\cpu|regfile|q1 [3] & !\cpu|regfile|q1 [0])))) # (!\cpu|regfile|q1 [1] & (!\cpu|regfile|q1 [3] & (\cpu|regfile|q1 [2] $ 
// (\cpu|regfile|q1 [0]))))

	.dataa(\cpu|regfile|q1 [3]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr395~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr395~0 .lut_mask = 16'hC124;
defparam \sevenseg|WideOr395~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cycloneive_lcell_comb \sevenseg|WideOr402~0 (
// Equation(s):
// \sevenseg|WideOr402~0_combout  = (\cpu|regfile|q3 [1] & ((\cpu|regfile|q3 [0] & (\cpu|regfile|q3 [2])) # (!\cpu|regfile|q3 [0] & (!\cpu|regfile|q3 [2] & \cpu|regfile|q3 [3])))) # (!\cpu|regfile|q3 [1] & (!\cpu|regfile|q3 [3] & (\cpu|regfile|q3 [0] $ 
// (\cpu|regfile|q3 [2]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr402~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr402~0 .lut_mask = 16'h9806;
defparam \sevenseg|WideOr402~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cycloneive_lcell_comb \sevenseg|Mux52~0 (
// Equation(s):
// \sevenseg|Mux52~0_combout  = (\sevenseg|count1 [1] & (((\sevenseg|count1 [0])))) # (!\sevenseg|count1 [1] & ((\sevenseg|count1 [0] & ((!\sevenseg|WideOr402~0_combout ))) # (!\sevenseg|count1 [0] & (!\sevenseg|WideOr395~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr395~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr402~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux52~0 .lut_mask = 16'hA1F1;
defparam \sevenseg|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneive_lcell_comb \sevenseg|Mux52~1 (
// Equation(s):
// \sevenseg|Mux52~1_combout  = (\sevenseg|count1 [1] & ((\sevenseg|Mux52~0_combout  & (!\sevenseg|WideOr416~0_combout )) # (!\sevenseg|Mux52~0_combout  & ((!\sevenseg|WideOr409~0_combout ))))) # (!\sevenseg|count1 [1] & (((\sevenseg|Mux52~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|WideOr416~0_combout ),
	.datac(\sevenseg|WideOr409~0_combout ),
	.datad(\sevenseg|Mux52~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux52~1 .lut_mask = 16'h770A;
defparam \sevenseg|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
cycloneive_lcell_comb \sevenseg|WideOr437~0 (
// Equation(s):
// \sevenseg|WideOr437~0_combout  = (\cpu|dr|q [1] & ((\cpu|dr|q [2] & ((\cpu|dr|q [0]))) # (!\cpu|dr|q [2] & (\cpu|dr|q [3] & !\cpu|dr|q [0])))) # (!\cpu|dr|q [1] & (!\cpu|dr|q [3] & (\cpu|dr|q [2] $ (\cpu|dr|q [0]))))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr437~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr437~0 .lut_mask = 16'h8942;
defparam \sevenseg|WideOr437~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \sevenseg|Mux52~2 (
// Equation(s):
// \sevenseg|Mux52~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr437~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux52~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux52~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr437~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux52~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \sevenseg|Mux52~3 (
// Equation(s):
// \sevenseg|Mux52~3_combout  = (\sevenseg|Mux6~0_combout  & (((\sevenseg|Mux52~2_combout )))) # (!\sevenseg|Mux6~0_combout  & ((\sevenseg|Mux52~2_combout  & ((!\sevenseg|WideOr430~0_combout ))) # (!\sevenseg|Mux52~2_combout  & 
// (!\sevenseg|WideOr423~0_combout ))))

	.dataa(\sevenseg|WideOr423~0_combout ),
	.datab(\sevenseg|WideOr430~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|Mux52~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux52~3 .lut_mask = 16'hF305;
defparam \sevenseg|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \sevenseg|Mux52~4 (
// Equation(s):
// \sevenseg|Mux52~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux52~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux52~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux52~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneive_lcell_comb \sevenseg|WideOr408~0 (
// Equation(s):
// \sevenseg|WideOr408~0_combout  = (\cpu|regfile|q5 [3] & (\cpu|regfile|q5 [2] & ((\cpu|regfile|q5 [1]) # (!\cpu|regfile|q5 [0])))) # (!\cpu|regfile|q5 [3] & (\cpu|regfile|q5 [1] & (!\cpu|regfile|q5 [0] & !\cpu|regfile|q5 [2])))

	.dataa(\cpu|regfile|q5 [3]),
	.datab(\cpu|regfile|q5 [1]),
	.datac(\cpu|regfile|q5 [0]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr408~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr408~0 .lut_mask = 16'h8A04;
defparam \sevenseg|WideOr408~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneive_lcell_comb \sevenseg|WideOr394~0 (
// Equation(s):
// \sevenseg|WideOr394~0_combout  = (\cpu|regfile|q1 [3] & (\cpu|regfile|q1 [2] & ((\cpu|regfile|q1 [1]) # (!\cpu|regfile|q1 [0])))) # (!\cpu|regfile|q1 [3] & (\cpu|regfile|q1 [1] & (!\cpu|regfile|q1 [0] & !\cpu|regfile|q1 [2])))

	.dataa(\cpu|regfile|q1 [3]),
	.datab(\cpu|regfile|q1 [1]),
	.datac(\cpu|regfile|q1 [0]),
	.datad(\cpu|regfile|q1 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr394~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr394~0 .lut_mask = 16'h8A04;
defparam \sevenseg|WideOr394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cycloneive_lcell_comb \sevenseg|Mux51~0 (
// Equation(s):
// \sevenseg|Mux51~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])))) # (!\sevenseg|count1 [0] & ((\sevenseg|count1 [1] & (!\sevenseg|WideOr408~0_combout )) # (!\sevenseg|count1 [1] & ((!\sevenseg|WideOr394~0_combout )))))

	.dataa(\sevenseg|count1 [0]),
	.datab(\sevenseg|WideOr408~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr394~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux51~0 .lut_mask = 16'hB0B5;
defparam \sevenseg|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cycloneive_lcell_comb \sevenseg|WideOr401~0 (
// Equation(s):
// \sevenseg|WideOr401~0_combout  = (\cpu|regfile|q3 [2] & (\cpu|regfile|q3 [3] & ((\cpu|regfile|q3 [1]) # (!\cpu|regfile|q3 [0])))) # (!\cpu|regfile|q3 [2] & (!\cpu|regfile|q3 [0] & (!\cpu|regfile|q3 [3] & \cpu|regfile|q3 [1])))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr401~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr401~0 .lut_mask = 16'hC140;
defparam \sevenseg|WideOr401~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cycloneive_lcell_comb \sevenseg|WideOr415~0 (
// Equation(s):
// \sevenseg|WideOr415~0_combout  = (\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [3] & ((\cpu|regfile|q7 [1]) # (!\cpu|regfile|q7 [0])))) # (!\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [1] & (!\cpu|regfile|q7 [3] & !\cpu|regfile|q7 [0])))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr415~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr415~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneive_lcell_comb \sevenseg|Mux51~1 (
// Equation(s):
// \sevenseg|Mux51~1_combout  = (\sevenseg|Mux51~0_combout  & (((!\sevenseg|WideOr415~0_combout ) # (!\sevenseg|count1 [0])))) # (!\sevenseg|Mux51~0_combout  & (!\sevenseg|WideOr401~0_combout  & (\sevenseg|count1 [0])))

	.dataa(\sevenseg|Mux51~0_combout ),
	.datab(\sevenseg|WideOr401~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr415~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux51~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneive_lcell_comb \sevenseg|WideOr436~0 (
// Equation(s):
// \sevenseg|WideOr436~0_combout  = (\cpu|dr|q [2] & (\cpu|dr|q [3] & ((\cpu|dr|q [1]) # (!\cpu|dr|q [0])))) # (!\cpu|dr|q [2] & (\cpu|dr|q [1] & (!\cpu|dr|q [3] & !\cpu|dr|q [0])))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr436~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr436~0 .lut_mask = 16'h80A4;
defparam \sevenseg|WideOr436~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \sevenseg|Mux51~2 (
// Equation(s):
// \sevenseg|Mux51~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr436~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux51~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux6~3_combout ),
	.datab(\sevenseg|Mux51~1_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr436~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux51~2 .lut_mask = 16'h58F8;
defparam \sevenseg|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \sevenseg|WideOr429~0 (
// Equation(s):
// \sevenseg|WideOr429~0_combout  = (\cpu|sr2|q[3]~_Duplicate_1_q  & (\cpu|sr2|q[2]~_Duplicate_1_q  & ((\cpu|sr2|q[1]~_Duplicate_1_q ) # (!\cpu|sr2|q[0]~_Duplicate_1_q )))) # (!\cpu|sr2|q[3]~_Duplicate_1_q  & (!\cpu|sr2|q[0]~_Duplicate_1_q  & 
// (\cpu|sr2|q[1]~_Duplicate_1_q  & !\cpu|sr2|q[2]~_Duplicate_1_q )))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr429~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr429~0 .lut_mask = 16'hC410;
defparam \sevenseg|WideOr429~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \sevenseg|WideOr422~0 (
// Equation(s):
// \sevenseg|WideOr422~0_combout  = (\cpu|ir|q [3] & (\cpu|ir|q [2] & ((\cpu|ir|q [1]) # (!\cpu|ir|q [0])))) # (!\cpu|ir|q [3] & (\cpu|ir|q [1] & (!\cpu|ir|q [2] & !\cpu|ir|q [0])))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr422~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr422~0 .lut_mask = 16'h80C2;
defparam \sevenseg|WideOr422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \sevenseg|Mux51~3 (
// Equation(s):
// \sevenseg|Mux51~3_combout  = (\sevenseg|Mux51~2_combout  & ((\sevenseg|Mux6~0_combout ) # ((!\sevenseg|WideOr429~0_combout )))) # (!\sevenseg|Mux51~2_combout  & (!\sevenseg|Mux6~0_combout  & ((!\sevenseg|WideOr422~0_combout ))))

	.dataa(\sevenseg|Mux51~2_combout ),
	.datab(\sevenseg|Mux6~0_combout ),
	.datac(\sevenseg|WideOr429~0_combout ),
	.datad(\sevenseg|WideOr422~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux51~3 .lut_mask = 16'h8A9B;
defparam \sevenseg|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \sevenseg|Mux51~4 (
// Equation(s):
// \sevenseg|Mux51~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux51~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count1 [3]),
	.datad(\sevenseg|Mux51~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux51~4 .lut_mask = 16'h0F00;
defparam \sevenseg|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cycloneive_lcell_comb \sevenseg|WideOr400~0 (
// Equation(s):
// \sevenseg|WideOr400~0_combout  = (\cpu|regfile|q3 [3] & ((\cpu|regfile|q3 [0] & ((\cpu|regfile|q3 [1]))) # (!\cpu|regfile|q3 [0] & (\cpu|regfile|q3 [2])))) # (!\cpu|regfile|q3 [3] & (\cpu|regfile|q3 [2] & (\cpu|regfile|q3 [0] $ (\cpu|regfile|q3 [1]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr400~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr400~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneive_lcell_comb \sevenseg|WideOr393~0 (
// Equation(s):
// \sevenseg|WideOr393~0_combout  = (\cpu|regfile|q1 [1] & ((\cpu|regfile|q1 [0] & ((\cpu|regfile|q1 [3]))) # (!\cpu|regfile|q1 [0] & (\cpu|regfile|q1 [2])))) # (!\cpu|regfile|q1 [1] & (\cpu|regfile|q1 [2] & (\cpu|regfile|q1 [0] $ (\cpu|regfile|q1 [3]))))

	.dataa(\cpu|regfile|q1 [0]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [3]),
	.cin(gnd),
	.combout(\sevenseg|WideOr393~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr393~0 .lut_mask = 16'hE448;
defparam \sevenseg|WideOr393~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \sevenseg|Mux50~0 (
// Equation(s):
// \sevenseg|Mux50~0_combout  = (\sevenseg|count1 [0] & (((\sevenseg|count1 [1])) # (!\sevenseg|WideOr400~0_combout ))) # (!\sevenseg|count1 [0] & (((!\sevenseg|WideOr393~0_combout  & !\sevenseg|count1 [1]))))

	.dataa(\sevenseg|WideOr400~0_combout ),
	.datab(\sevenseg|WideOr393~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux50~0 .lut_mask = 16'hF053;
defparam \sevenseg|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cycloneive_lcell_comb \sevenseg|WideOr407~0 (
// Equation(s):
// \sevenseg|WideOr407~0_combout  = (\cpu|regfile|q5 [3] & ((\cpu|regfile|q5 [0] & (\cpu|regfile|q5 [1])) # (!\cpu|regfile|q5 [0] & ((\cpu|regfile|q5 [2]))))) # (!\cpu|regfile|q5 [3] & (\cpu|regfile|q5 [2] & (\cpu|regfile|q5 [0] $ (\cpu|regfile|q5 [1]))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr407~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr407~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cycloneive_lcell_comb \sevenseg|WideOr414~0 (
// Equation(s):
// \sevenseg|WideOr414~0_combout  = (\cpu|regfile|q7 [1] & ((\cpu|regfile|q7 [0] & ((\cpu|regfile|q7 [3]))) # (!\cpu|regfile|q7 [0] & (\cpu|regfile|q7 [2])))) # (!\cpu|regfile|q7 [1] & (\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [3] $ (\cpu|regfile|q7 [0]))))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr414~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr414~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr414~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \sevenseg|Mux50~1 (
// Equation(s):
// \sevenseg|Mux50~1_combout  = (\sevenseg|Mux50~0_combout  & (((!\sevenseg|WideOr414~0_combout ) # (!\sevenseg|count1 [1])))) # (!\sevenseg|Mux50~0_combout  & (!\sevenseg|WideOr407~0_combout  & (\sevenseg|count1 [1])))

	.dataa(\sevenseg|Mux50~0_combout ),
	.datab(\sevenseg|WideOr407~0_combout ),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|WideOr414~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux50~1 .lut_mask = 16'h1ABA;
defparam \sevenseg|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneive_lcell_comb \sevenseg|WideOr435~0 (
// Equation(s):
// \sevenseg|WideOr435~0_combout  = (\cpu|dr|q [1] & ((\cpu|dr|q [0] & ((\cpu|dr|q [3]))) # (!\cpu|dr|q [0] & (\cpu|dr|q [2])))) # (!\cpu|dr|q [1] & (\cpu|dr|q [2] & (\cpu|dr|q [3] $ (\cpu|dr|q [0]))))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr435~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr435~0 .lut_mask = 16'hC2A8;
defparam \sevenseg|WideOr435~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneive_lcell_comb \sevenseg|Mux50~2 (
// Equation(s):
// \sevenseg|Mux50~2_combout  = (\sevenseg|Mux6~4_combout  & (((!\sevenseg|WideOr435~0_combout ) # (!\sevenseg|Mux6~3_combout )))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux50~1_combout  & (\sevenseg|Mux6~3_combout )))

	.dataa(\sevenseg|Mux6~4_combout ),
	.datab(\sevenseg|Mux50~1_combout ),
	.datac(\sevenseg|Mux6~3_combout ),
	.datad(\sevenseg|WideOr435~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux50~2 .lut_mask = 16'h4AEA;
defparam \sevenseg|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \sevenseg|WideOr421~0 (
// Equation(s):
// \sevenseg|WideOr421~0_combout  = (\cpu|ir|q [1] & ((\cpu|ir|q [0] & (\cpu|ir|q [3])) # (!\cpu|ir|q [0] & ((\cpu|ir|q [2]))))) # (!\cpu|ir|q [1] & (\cpu|ir|q [2] & (\cpu|ir|q [3] $ (\cpu|ir|q [0]))))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr421~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr421~0 .lut_mask = 16'h98E0;
defparam \sevenseg|WideOr421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \sevenseg|WideOr428~0 (
// Equation(s):
// \sevenseg|WideOr428~0_combout  = (\cpu|sr2|q[3]~_Duplicate_1_q  & ((\cpu|sr2|q[0]~_Duplicate_1_q  & (\cpu|sr2|q[1]~_Duplicate_1_q )) # (!\cpu|sr2|q[0]~_Duplicate_1_q  & ((\cpu|sr2|q[2]~_Duplicate_1_q ))))) # (!\cpu|sr2|q[3]~_Duplicate_1_q  & 
// (\cpu|sr2|q[2]~_Duplicate_1_q  & (\cpu|sr2|q[0]~_Duplicate_1_q  $ (\cpu|sr2|q[1]~_Duplicate_1_q ))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr428~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr428~0 .lut_mask = 16'hD680;
defparam \sevenseg|WideOr428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \sevenseg|Mux50~3 (
// Equation(s):
// \sevenseg|Mux50~3_combout  = (\sevenseg|Mux50~2_combout  & (((\sevenseg|Mux6~0_combout ) # (!\sevenseg|WideOr428~0_combout )))) # (!\sevenseg|Mux50~2_combout  & (!\sevenseg|WideOr421~0_combout  & (!\sevenseg|Mux6~0_combout )))

	.dataa(\sevenseg|Mux50~2_combout ),
	.datab(\sevenseg|WideOr421~0_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr428~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux50~3 .lut_mask = 16'hA1AB;
defparam \sevenseg|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \sevenseg|Mux50~4 (
// Equation(s):
// \sevenseg|Mux50~4_combout  = (\sevenseg|Mux50~3_combout  & !\sevenseg|count1 [3])

	.dataa(gnd),
	.datab(\sevenseg|Mux50~3_combout ),
	.datac(\sevenseg|count1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux50~4 .lut_mask = 16'h0C0C;
defparam \sevenseg|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \sevenseg|WideOr427~0 (
// Equation(s):
// \sevenseg|WideOr427~0_combout  = (\cpu|sr2|q[1]~_Duplicate_1_q  & (\cpu|sr2|q[0]~_Duplicate_1_q  & (\cpu|sr2|q[3]~_Duplicate_1_q  & !\cpu|sr2|q[2]~_Duplicate_1_q ))) # (!\cpu|sr2|q[1]~_Duplicate_1_q  & (\cpu|sr2|q[2]~_Duplicate_1_q  $ 
// (((\cpu|sr2|q[0]~_Duplicate_1_q  & !\cpu|sr2|q[3]~_Duplicate_1_q )))))

	.dataa(\cpu|sr2|q[0]~_Duplicate_1_q ),
	.datab(\cpu|sr2|q[3]~_Duplicate_1_q ),
	.datac(\cpu|sr2|q[1]~_Duplicate_1_q ),
	.datad(\cpu|sr2|q[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sevenseg|WideOr427~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr427~0 .lut_mask = 16'h0D82;
defparam \sevenseg|WideOr427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneive_lcell_comb \sevenseg|WideOr406~0 (
// Equation(s):
// \sevenseg|WideOr406~0_combout  = (\cpu|regfile|q5 [1] & (\cpu|regfile|q5 [0] & (\cpu|regfile|q5 [3] & !\cpu|regfile|q5 [2]))) # (!\cpu|regfile|q5 [1] & (\cpu|regfile|q5 [2] $ (((\cpu|regfile|q5 [0] & !\cpu|regfile|q5 [3])))))

	.dataa(\cpu|regfile|q5 [0]),
	.datab(\cpu|regfile|q5 [3]),
	.datac(\cpu|regfile|q5 [1]),
	.datad(\cpu|regfile|q5 [2]),
	.cin(gnd),
	.combout(\sevenseg|WideOr406~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr406~0 .lut_mask = 16'h0D82;
defparam \sevenseg|WideOr406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneive_lcell_comb \sevenseg|WideOr392~0 (
// Equation(s):
// \sevenseg|WideOr392~0_combout  = (\cpu|regfile|q1 [2] & (!\cpu|regfile|q1 [1] & ((\cpu|regfile|q1 [3]) # (!\cpu|regfile|q1 [0])))) # (!\cpu|regfile|q1 [2] & (\cpu|regfile|q1 [0] & (\cpu|regfile|q1 [3] $ (!\cpu|regfile|q1 [1]))))

	.dataa(\cpu|regfile|q1 [3]),
	.datab(\cpu|regfile|q1 [2]),
	.datac(\cpu|regfile|q1 [1]),
	.datad(\cpu|regfile|q1 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr392~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr392~0 .lut_mask = 16'h290C;
defparam \sevenseg|WideOr392~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cycloneive_lcell_comb \sevenseg|Mux49~0 (
// Equation(s):
// \sevenseg|Mux49~0_combout  = (\sevenseg|count1 [1] & ((\sevenseg|count1 [0]) # ((!\sevenseg|WideOr406~0_combout )))) # (!\sevenseg|count1 [1] & (!\sevenseg|count1 [0] & ((!\sevenseg|WideOr392~0_combout ))))

	.dataa(\sevenseg|count1 [1]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|WideOr406~0_combout ),
	.datad(\sevenseg|WideOr392~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux49~0 .lut_mask = 16'h8A9B;
defparam \sevenseg|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cycloneive_lcell_comb \sevenseg|WideOr413~0 (
// Equation(s):
// \sevenseg|WideOr413~0_combout  = (\cpu|regfile|q7 [2] & (!\cpu|regfile|q7 [1] & ((\cpu|regfile|q7 [3]) # (!\cpu|regfile|q7 [0])))) # (!\cpu|regfile|q7 [2] & (\cpu|regfile|q7 [0] & (\cpu|regfile|q7 [1] $ (!\cpu|regfile|q7 [3]))))

	.dataa(\cpu|regfile|q7 [2]),
	.datab(\cpu|regfile|q7 [1]),
	.datac(\cpu|regfile|q7 [3]),
	.datad(\cpu|regfile|q7 [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr413~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr413~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr413~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cycloneive_lcell_comb \sevenseg|WideOr399~0 (
// Equation(s):
// \sevenseg|WideOr399~0_combout  = (\cpu|regfile|q3 [2] & (!\cpu|regfile|q3 [1] & ((\cpu|regfile|q3 [3]) # (!\cpu|regfile|q3 [0])))) # (!\cpu|regfile|q3 [2] & (\cpu|regfile|q3 [0] & (\cpu|regfile|q3 [3] $ (!\cpu|regfile|q3 [1]))))

	.dataa(\cpu|regfile|q3 [0]),
	.datab(\cpu|regfile|q3 [2]),
	.datac(\cpu|regfile|q3 [3]),
	.datad(\cpu|regfile|q3 [1]),
	.cin(gnd),
	.combout(\sevenseg|WideOr399~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr399~0 .lut_mask = 16'h20C6;
defparam \sevenseg|WideOr399~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cycloneive_lcell_comb \sevenseg|Mux49~1 (
// Equation(s):
// \sevenseg|Mux49~1_combout  = (\sevenseg|Mux49~0_combout  & (((!\sevenseg|count1 [0])) # (!\sevenseg|WideOr413~0_combout ))) # (!\sevenseg|Mux49~0_combout  & (((\sevenseg|count1 [0] & !\sevenseg|WideOr399~0_combout ))))

	.dataa(\sevenseg|Mux49~0_combout ),
	.datab(\sevenseg|WideOr413~0_combout ),
	.datac(\sevenseg|count1 [0]),
	.datad(\sevenseg|WideOr399~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux49~1 .lut_mask = 16'h2A7A;
defparam \sevenseg|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneive_lcell_comb \sevenseg|WideOr434~0 (
// Equation(s):
// \sevenseg|WideOr434~0_combout  = (\cpu|dr|q [2] & (!\cpu|dr|q [1] & ((\cpu|dr|q [3]) # (!\cpu|dr|q [0])))) # (!\cpu|dr|q [2] & (\cpu|dr|q [0] & (\cpu|dr|q [1] $ (!\cpu|dr|q [3]))))

	.dataa(\cpu|dr|q [2]),
	.datab(\cpu|dr|q [1]),
	.datac(\cpu|dr|q [3]),
	.datad(\cpu|dr|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr434~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr434~0 .lut_mask = 16'h6122;
defparam \sevenseg|WideOr434~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \sevenseg|Mux49~2 (
// Equation(s):
// \sevenseg|Mux49~2_combout  = (\sevenseg|Mux6~3_combout  & ((\sevenseg|Mux6~4_combout  & ((!\sevenseg|WideOr434~0_combout ))) # (!\sevenseg|Mux6~4_combout  & (\sevenseg|Mux49~1_combout )))) # (!\sevenseg|Mux6~3_combout  & (((\sevenseg|Mux6~4_combout ))))

	.dataa(\sevenseg|Mux49~1_combout ),
	.datab(\sevenseg|Mux6~3_combout ),
	.datac(\sevenseg|Mux6~4_combout ),
	.datad(\sevenseg|WideOr434~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux49~2 .lut_mask = 16'h38F8;
defparam \sevenseg|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \sevenseg|WideOr420~0 (
// Equation(s):
// \sevenseg|WideOr420~0_combout  = (\cpu|ir|q [1] & (\cpu|ir|q [3] & (!\cpu|ir|q [2] & \cpu|ir|q [0]))) # (!\cpu|ir|q [1] & (\cpu|ir|q [2] $ (((!\cpu|ir|q [3] & \cpu|ir|q [0])))))

	.dataa(\cpu|ir|q [1]),
	.datab(\cpu|ir|q [3]),
	.datac(\cpu|ir|q [2]),
	.datad(\cpu|ir|q [0]),
	.cin(gnd),
	.combout(\sevenseg|WideOr420~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|WideOr420~0 .lut_mask = 16'h4950;
defparam \sevenseg|WideOr420~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \sevenseg|Mux49~3 (
// Equation(s):
// \sevenseg|Mux49~3_combout  = (\sevenseg|Mux49~2_combout  & (((\sevenseg|Mux6~0_combout )) # (!\sevenseg|WideOr427~0_combout ))) # (!\sevenseg|Mux49~2_combout  & (((!\sevenseg|Mux6~0_combout  & !\sevenseg|WideOr420~0_combout ))))

	.dataa(\sevenseg|WideOr427~0_combout ),
	.datab(\sevenseg|Mux49~2_combout ),
	.datac(\sevenseg|Mux6~0_combout ),
	.datad(\sevenseg|WideOr420~0_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux49~3 .lut_mask = 16'hC4C7;
defparam \sevenseg|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \sevenseg|Mux49~4 (
// Equation(s):
// \sevenseg|Mux49~4_combout  = (!\sevenseg|count1 [3] & \sevenseg|Mux49~3_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Mux49~3_combout ),
	.cin(gnd),
	.combout(\sevenseg|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Mux49~4 .lut_mask = 16'h3300;
defparam \sevenseg|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N10
cycloneive_lcell_comb \sevenseg|Equal11~0 (
// Equation(s):
// \sevenseg|Equal11~0_combout  = (\sevenseg|count0 [0] & (!\sevenseg|count0 [2] & (!\sevenseg|count0 [3] & !\sevenseg|count0 [1])))

	.dataa(\sevenseg|count0 [0]),
	.datab(\sevenseg|count0 [2]),
	.datac(\sevenseg|count0 [3]),
	.datad(\sevenseg|count0 [1]),
	.cin(gnd),
	.combout(\sevenseg|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal11~0 .lut_mask = 16'h0002;
defparam \sevenseg|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneive_lcell_comb \sevenseg|Equal11~3 (
// Equation(s):
// \sevenseg|Equal11~3_combout  = (!\sevenseg|count0 [13] & !\sevenseg|count0 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sevenseg|count0 [13]),
	.datad(\sevenseg|count0 [12]),
	.cin(gnd),
	.combout(\sevenseg|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal11~3 .lut_mask = 16'h000F;
defparam \sevenseg|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \sevenseg|Equal11~1 (
// Equation(s):
// \sevenseg|Equal11~1_combout  = (!\sevenseg|count0 [6] & (!\sevenseg|count0 [7] & (!\sevenseg|count0 [4] & !\sevenseg|count0 [5])))

	.dataa(\sevenseg|count0 [6]),
	.datab(\sevenseg|count0 [7]),
	.datac(\sevenseg|count0 [4]),
	.datad(\sevenseg|count0 [5]),
	.cin(gnd),
	.combout(\sevenseg|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal11~1 .lut_mask = 16'h0001;
defparam \sevenseg|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \sevenseg|Equal11~2 (
// Equation(s):
// \sevenseg|Equal11~2_combout  = (!\sevenseg|count0 [10] & (!\sevenseg|count0 [11] & (!\sevenseg|count0 [8] & !\sevenseg|count0 [9])))

	.dataa(\sevenseg|count0 [10]),
	.datab(\sevenseg|count0 [11]),
	.datac(\sevenseg|count0 [8]),
	.datad(\sevenseg|count0 [9]),
	.cin(gnd),
	.combout(\sevenseg|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal11~2 .lut_mask = 16'h0001;
defparam \sevenseg|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneive_lcell_comb \sevenseg|Equal11~4 (
// Equation(s):
// \sevenseg|Equal11~4_combout  = (\sevenseg|Equal11~0_combout  & (\sevenseg|Equal11~3_combout  & (\sevenseg|Equal11~1_combout  & \sevenseg|Equal11~2_combout )))

	.dataa(\sevenseg|Equal11~0_combout ),
	.datab(\sevenseg|Equal11~3_combout ),
	.datac(\sevenseg|Equal11~1_combout ),
	.datad(\sevenseg|Equal11~2_combout ),
	.cin(gnd),
	.combout(\sevenseg|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal11~4 .lut_mask = 16'h8000;
defparam \sevenseg|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \sevenseg|Equal1~0 (
// Equation(s):
// \sevenseg|Equal1~0_combout  = (!\sevenseg|count1 [0] & !\sevenseg|count1 [1])

	.dataa(gnd),
	.datab(\sevenseg|count1 [0]),
	.datac(gnd),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|Equal1~0 .lut_mask = 16'h0033;
defparam \sevenseg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \sevenseg|SEGX_SEL[0] (
// Equation(s):
// \sevenseg|SEGX_SEL [0] = (!\sevenseg|count1 [2] & (\sevenseg|Equal11~4_combout  & (\sevenseg|Equal1~0_combout  & !\sevenseg|count1 [3])))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|Equal11~4_combout ),
	.datac(\sevenseg|Equal1~0_combout ),
	.datad(\sevenseg|count1 [3]),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [0]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[0] .lut_mask = 16'h0040;
defparam \sevenseg|SEGX_SEL[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \sevenseg|SEGX_SEL[3]~0 (
// Equation(s):
// \sevenseg|SEGX_SEL[3]~0_combout  = (!\sevenseg|count1 [2] & (!\sevenseg|count1 [3] & \sevenseg|Equal11~4_combout ))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Equal11~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[3]~0 .lut_mask = 16'h1100;
defparam \sevenseg|SEGX_SEL[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneive_lcell_comb \sevenseg|SEGX_SEL[1] (
// Equation(s):
// \sevenseg|SEGX_SEL [1] = (\sevenseg|SEGX_SEL[3]~0_combout  & (!\sevenseg|count1 [1] & \sevenseg|count1 [0]))

	.dataa(\sevenseg|SEGX_SEL[3]~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [1]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[1] .lut_mask = 16'h2020;
defparam \sevenseg|SEGX_SEL[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cycloneive_lcell_comb \sevenseg|SEGX_SEL[2] (
// Equation(s):
// \sevenseg|SEGX_SEL [2] = (\sevenseg|SEGX_SEL[3]~0_combout  & (\sevenseg|count1 [1] & !\sevenseg|count1 [0]))

	.dataa(\sevenseg|SEGX_SEL[3]~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [2]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[2] .lut_mask = 16'h0808;
defparam \sevenseg|SEGX_SEL[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneive_lcell_comb \sevenseg|SEGX_SEL[3] (
// Equation(s):
// \sevenseg|SEGX_SEL [3] = (\sevenseg|SEGX_SEL[3]~0_combout  & (\sevenseg|count1 [1] & \sevenseg|count1 [0]))

	.dataa(\sevenseg|SEGX_SEL[3]~0_combout ),
	.datab(\sevenseg|count1 [1]),
	.datac(\sevenseg|count1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [3]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[3] .lut_mask = 16'h8080;
defparam \sevenseg|SEGX_SEL[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \sevenseg|SEGX_SEL[4] (
// Equation(s):
// \sevenseg|SEGX_SEL [4] = (\sevenseg|count1 [2] & (\sevenseg|Equal11~4_combout  & (\sevenseg|Equal1~0_combout  & !\sevenseg|count1 [3])))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|Equal11~4_combout ),
	.datac(\sevenseg|Equal1~0_combout ),
	.datad(\sevenseg|count1 [3]),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [4]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[4] .lut_mask = 16'h0080;
defparam \sevenseg|SEGX_SEL[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \sevenseg|SEGX_SEL[7]~1 (
// Equation(s):
// \sevenseg|SEGX_SEL[7]~1_combout  = (!\sevenseg|count1 [3] & \sevenseg|Equal11~4_combout )

	.dataa(gnd),
	.datab(\sevenseg|count1 [3]),
	.datac(gnd),
	.datad(\sevenseg|Equal11~4_combout ),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[7]~1 .lut_mask = 16'h3300;
defparam \sevenseg|SEGX_SEL[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \sevenseg|SEGX_SEL[5] (
// Equation(s):
// \sevenseg|SEGX_SEL [5] = (\sevenseg|count1 [2] & (\sevenseg|count1 [0] & (!\sevenseg|count1 [1] & \sevenseg|SEGX_SEL[7]~1_combout )))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|SEGX_SEL[7]~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [5]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[5] .lut_mask = 16'h0800;
defparam \sevenseg|SEGX_SEL[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \sevenseg|SEGX_SEL[6] (
// Equation(s):
// \sevenseg|SEGX_SEL [6] = (\sevenseg|count1 [2] & (!\sevenseg|count1 [0] & (\sevenseg|count1 [1] & \sevenseg|SEGX_SEL[7]~1_combout )))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|count1 [1]),
	.datad(\sevenseg|SEGX_SEL[7]~1_combout ),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [6]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[6] .lut_mask = 16'h2000;
defparam \sevenseg|SEGX_SEL[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \sevenseg|SEGX_SEL[7] (
// Equation(s):
// \sevenseg|SEGX_SEL [7] = (\sevenseg|count1 [2] & (\sevenseg|count1 [0] & (\sevenseg|SEGX_SEL[7]~1_combout  & \sevenseg|count1 [1])))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|count1 [0]),
	.datac(\sevenseg|SEGX_SEL[7]~1_combout ),
	.datad(\sevenseg|count1 [1]),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [7]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[7] .lut_mask = 16'h8000;
defparam \sevenseg|SEGX_SEL[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \sevenseg|SEGX_SEL[8] (
// Equation(s):
// \sevenseg|SEGX_SEL [8] = (!\sevenseg|count1 [2] & (\sevenseg|Equal11~4_combout  & (\sevenseg|Equal1~0_combout  & \sevenseg|count1 [3])))

	.dataa(\sevenseg|count1 [2]),
	.datab(\sevenseg|Equal11~4_combout ),
	.datac(\sevenseg|Equal1~0_combout ),
	.datad(\sevenseg|count1 [3]),
	.cin(gnd),
	.combout(\sevenseg|SEGX_SEL [8]),
	.cout());
// synopsys translate_off
defparam \sevenseg|SEGX_SEL[8] .lut_mask = 16'h4000;
defparam \sevenseg|SEGX_SEL[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneive_lcell_comb \sound|counter[0]~17 (
// Equation(s):
// \sound|counter[0]~17_combout  = \sound|counter [0] $ (VCC)
// \sound|counter[0]~18  = CARRY(\sound|counter [0])

	.dataa(gnd),
	.datab(\sound|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sound|counter[0]~17_combout ),
	.cout(\sound|counter[0]~18 ));
// synopsys translate_off
defparam \sound|counter[0]~17 .lut_mask = 16'h33CC;
defparam \sound|counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \sound|Equal12~2 (
// Equation(s):
// \sound|Equal12~2_combout  = (\cpu|regfile|q0 [2] & \cpu|regfile|q0 [3])

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [2]),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal12~2 .lut_mask = 16'hCC00;
defparam \sound|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cycloneive_lcell_comb \sound|Equal0~1 (
// Equation(s):
// \sound|Equal0~1_combout  = (!\cpu|regfile|q0 [11] & (!\cpu|regfile|q0 [10] & (!\cpu|regfile|q0 [8] & !\cpu|regfile|q0 [9])))

	.dataa(\cpu|regfile|q0 [11]),
	.datab(\cpu|regfile|q0 [10]),
	.datac(\cpu|regfile|q0 [8]),
	.datad(\cpu|regfile|q0 [9]),
	.cin(gnd),
	.combout(\sound|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~1 .lut_mask = 16'h0001;
defparam \sound|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cycloneive_lcell_comb \sound|Equal0~2 (
// Equation(s):
// \sound|Equal0~2_combout  = (!\cpu|regfile|q0 [6] & !\cpu|regfile|q0 [7])

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [6]),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [7]),
	.cin(gnd),
	.combout(\sound|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~2 .lut_mask = 16'h0033;
defparam \sound|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \sound|Equal0~7 (
// Equation(s):
// \sound|Equal0~7_combout  = (\cpu|regfile|q0 [0] & !\cpu|regfile|q0 [5])

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sound|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~7 .lut_mask = 16'h0C0C;
defparam \sound|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cycloneive_lcell_comb \sound|Equal0~0 (
// Equation(s):
// \sound|Equal0~0_combout  = (!\cpu|regfile|q0 [14] & (!\cpu|regfile|q0 [13] & (!\cpu|regfile|q0 [12] & !\cpu|regfile|q0 [15])))

	.dataa(\cpu|regfile|q0 [14]),
	.datab(\cpu|regfile|q0 [13]),
	.datac(\cpu|regfile|q0 [12]),
	.datad(\cpu|regfile|q0 [15]),
	.cin(gnd),
	.combout(\sound|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~0 .lut_mask = 16'h0001;
defparam \sound|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cycloneive_lcell_comb \sound|Equal0~8 (
// Equation(s):
// \sound|Equal0~8_combout  = (\sound|Equal0~1_combout  & (\sound|Equal0~2_combout  & (\sound|Equal0~7_combout  & \sound|Equal0~0_combout )))

	.dataa(\sound|Equal0~1_combout ),
	.datab(\sound|Equal0~2_combout ),
	.datac(\sound|Equal0~7_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~8 .lut_mask = 16'h8000;
defparam \sound|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \sound|Equal30~0 (
// Equation(s):
// \sound|Equal30~0_combout  = (\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [1] & (\sound|Equal12~2_combout  & \sound|Equal0~8_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal12~2_combout ),
	.datad(\sound|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sound|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal30~0 .lut_mask = 16'h8000;
defparam \sound|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cycloneive_lcell_comb \sound|Equal28~0 (
// Equation(s):
// \sound|Equal28~0_combout  = (\cpu|regfile|q0 [4] & (\sound|Equal12~2_combout  & (!\cpu|regfile|q0 [1] & \sound|Equal0~8_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal12~2_combout ),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\sound|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sound|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal28~0 .lut_mask = 16'h0800;
defparam \sound|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cycloneive_lcell_comb \sound|Equal33~0 (
// Equation(s):
// \sound|Equal33~0_combout  = (\cpu|regfile|q0 [5] & (!\cpu|regfile|q0 [4] & \cpu|regfile|q0 [1]))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [1]),
	.cin(gnd),
	.combout(\sound|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal33~0 .lut_mask = 16'h2200;
defparam \sound|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cycloneive_lcell_comb \sound|Equal33~1 (
// Equation(s):
// \sound|Equal33~1_combout  = (\sound|Equal0~1_combout  & (\sound|Equal0~2_combout  & (\sound|Equal33~0_combout  & \sound|Equal0~0_combout )))

	.dataa(\sound|Equal0~1_combout ),
	.datab(\sound|Equal0~2_combout ),
	.datac(\sound|Equal33~0_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal33~1 .lut_mask = 16'h8000;
defparam \sound|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \sound|Equal34~0 (
// Equation(s):
// \sound|Equal34~0_combout  = (\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [5] & !\cpu|regfile|q0 [4]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [5]),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal34~0 .lut_mask = 16'h00C0;
defparam \sound|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cycloneive_lcell_comb \sound|Equal34~1 (
// Equation(s):
// \sound|Equal34~1_combout  = (\sound|Equal34~0_combout  & (\sound|Equal0~2_combout  & (\sound|Equal0~1_combout  & \sound|Equal0~0_combout )))

	.dataa(\sound|Equal34~0_combout ),
	.datab(\sound|Equal0~2_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal34~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal34~1 .lut_mask = 16'h8000;
defparam \sound|Equal34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cycloneive_lcell_comb \sound|Equal44~2 (
// Equation(s):
// \sound|Equal44~2_combout  = (\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [3] & \sound|Equal34~1_combout )))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\sound|Equal34~1_combout ),
	.cin(gnd),
	.combout(\sound|Equal44~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal44~2 .lut_mask = 16'h2000;
defparam \sound|Equal44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cycloneive_lcell_comb \sound|WideOr10~0 (
// Equation(s):
// \sound|WideOr10~0_combout  = (!\sound|Equal44~2_combout  & ((\cpu|regfile|q0 [0]) # ((!\sound|Equal33~1_combout ) # (!\sound|Equal12~2_combout ))))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal12~2_combout ),
	.datac(\sound|Equal33~1_combout ),
	.datad(\sound|Equal44~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr10~0 .lut_mask = 16'h00BF;
defparam \sound|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cycloneive_lcell_comb \sound|Equal51~0 (
// Equation(s):
// \sound|Equal51~0_combout  = (\cpu|regfile|q0 [5] & (\sound|Equal0~2_combout  & (\sound|Equal0~1_combout  & \sound|Equal0~0_combout )))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(\sound|Equal0~2_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal51~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal51~0 .lut_mask = 16'h8000;
defparam \sound|Equal51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \sound|Equal1~0 (
// Equation(s):
// \sound|Equal1~0_combout  = (!\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [3] & !\cpu|regfile|q0 [2]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\cpu|regfile|q0 [2]),
	.cin(gnd),
	.combout(\sound|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal1~0 .lut_mask = 16'h0003;
defparam \sound|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \sound|Equal31~0 (
// Equation(s):
// \sound|Equal31~0_combout  = (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [4] & (\sound|Equal51~0_combout  & \sound|Equal1~0_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal51~0_combout ),
	.datad(\sound|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal31~0 .lut_mask = 16'h1000;
defparam \sound|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \sound|WideOr10~1 (
// Equation(s):
// \sound|WideOr10~1_combout  = (!\sound|Equal30~0_combout  & (!\sound|Equal28~0_combout  & (\sound|WideOr10~0_combout  & !\sound|Equal31~0_combout )))

	.dataa(\sound|Equal30~0_combout ),
	.datab(\sound|Equal28~0_combout ),
	.datac(\sound|WideOr10~0_combout ),
	.datad(\sound|Equal31~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr10~1 .lut_mask = 16'h0010;
defparam \sound|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \sound|Equal0~3 (
// Equation(s):
// \sound|Equal0~3_combout  = (!\cpu|regfile|q0 [5] & (\cpu|regfile|q0 [0] & !\cpu|regfile|q0 [4]))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~3 .lut_mask = 16'h0050;
defparam \sound|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cycloneive_lcell_comb \sound|Equal0~4 (
// Equation(s):
// \sound|Equal0~4_combout  = (\sound|Equal0~2_combout  & (\sound|Equal0~3_combout  & (\sound|Equal0~1_combout  & \sound|Equal0~0_combout )))

	.dataa(\sound|Equal0~2_combout ),
	.datab(\sound|Equal0~3_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~4 .lut_mask = 16'h8000;
defparam \sound|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \sound|Equal12~3 (
// Equation(s):
// \sound|Equal12~3_combout  = (\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [2] & \sound|Equal0~4_combout )))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal12~3 .lut_mask = 16'h2000;
defparam \sound|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cycloneive_lcell_comb \sound|Equal0~6 (
// Equation(s):
// \sound|Equal0~6_combout  = (!\cpu|regfile|q0 [5] & (\sound|Equal0~2_combout  & (\sound|Equal0~1_combout  & \sound|Equal0~0_combout )))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(\sound|Equal0~2_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal0~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~6 .lut_mask = 16'h4000;
defparam \sound|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \sound|Equal9~2 (
// Equation(s):
// \sound|Equal9~2_combout  = (!\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [1] & \sound|Equal0~6_combout ))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal9~2 .lut_mask = 16'h5000;
defparam \sound|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \sound|Equal29~2 (
// Equation(s):
// \sound|Equal29~2_combout  = (\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [2] & \sound|Equal9~2_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [3]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal9~2_combout ),
	.cin(gnd),
	.combout(\sound|Equal29~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal29~2 .lut_mask = 16'h8000;
defparam \sound|Equal29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \sound|Equal9~0 (
// Equation(s):
// \sound|Equal9~0_combout  = (\cpu|regfile|q0 [1] & !\cpu|regfile|q0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sound|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal9~0 .lut_mask = 16'h00F0;
defparam \sound|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \sound|Equal8~0 (
// Equation(s):
// \sound|Equal8~0_combout  = (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [3])

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [2]),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal8~0 .lut_mask = 16'h3300;
defparam \sound|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \sound|Equal9~1 (
// Equation(s):
// \sound|Equal9~1_combout  = (\sound|Equal9~0_combout  & (!\cpu|regfile|q0 [4] & (\sound|Equal8~0_combout  & \sound|Equal0~6_combout )))

	.dataa(\sound|Equal9~0_combout ),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal8~0_combout ),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal9~1 .lut_mask = 16'h2000;
defparam \sound|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \sound|WideOr16~3 (
// Equation(s):
// \sound|WideOr16~3_combout  = (!\sound|Equal12~3_combout  & (!\sound|Equal29~2_combout  & !\sound|Equal9~1_combout ))

	.dataa(\sound|Equal12~3_combout ),
	.datab(\sound|Equal29~2_combout ),
	.datac(gnd),
	.datad(\sound|Equal9~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~3 .lut_mask = 16'h0011;
defparam \sound|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \sound|Equal7~0 (
// Equation(s):
// \sound|Equal7~0_combout  = (\sound|Equal8~0_combout  & (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [0] & \sound|Equal0~6_combout )))

	.dataa(\sound|Equal8~0_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal7~0 .lut_mask = 16'h0200;
defparam \sound|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \sound|Equal7~1 (
// Equation(s):
// \sound|Equal7~1_combout  = (!\cpu|regfile|q0 [4] & \sound|Equal7~0_combout )

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [4]),
	.datac(gnd),
	.datad(\sound|Equal7~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal7~1 .lut_mask = 16'h3300;
defparam \sound|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \sound|Equal4~2 (
// Equation(s):
// \sound|Equal4~2_combout  = (\cpu|regfile|q0 [2] & !\cpu|regfile|q0 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal4~2 .lut_mask = 16'h00F0;
defparam \sound|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \sound|Equal20~0 (
// Equation(s):
// \sound|Equal20~0_combout  = (!\cpu|regfile|q0 [1] & \cpu|regfile|q0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sound|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal20~0 .lut_mask = 16'h0F00;
defparam \sound|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \sound|Equal20~1 (
// Equation(s):
// \sound|Equal20~1_combout  = (\cpu|regfile|q0 [4] & (\sound|Equal4~2_combout  & (\sound|Equal20~0_combout  & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal4~2_combout ),
	.datac(\sound|Equal20~0_combout ),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal20~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal20~1 .lut_mask = 16'h8000;
defparam \sound|Equal20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \sound|Equal22~0 (
// Equation(s):
// \sound|Equal22~0_combout  = (\cpu|regfile|q0 [1] & (\sound|Equal0~8_combout  & (\cpu|regfile|q0 [4] & \sound|Equal4~2_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal0~8_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal4~2_combout ),
	.cin(gnd),
	.combout(\sound|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal22~0 .lut_mask = 16'h8000;
defparam \sound|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \sound|Equal5~0 (
// Equation(s):
// \sound|Equal5~0_combout  = (!\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [2] & !\cpu|regfile|q0 [3]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal5~0 .lut_mask = 16'h0030;
defparam \sound|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cycloneive_lcell_comb \sound|WideOr0~0 (
// Equation(s):
// \sound|WideOr0~0_combout  = ((\cpu|regfile|q0 [4]) # ((!\sound|Equal1~0_combout  & !\sound|Equal5~0_combout ))) # (!\cpu|regfile|q0 [1])

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal1~0_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal5~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr0~0 .lut_mask = 16'hF5F7;
defparam \sound|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneive_lcell_comb \sound|Equal2~0 (
// Equation(s):
// \sound|Equal2~0_combout  = (!\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [1]))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [1]),
	.cin(gnd),
	.combout(\sound|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal2~0 .lut_mask = 16'h0500;
defparam \sound|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cycloneive_lcell_comb \sound|WideOr0~1 (
// Equation(s):
// \sound|WideOr0~1_combout  = (\sound|WideOr0~0_combout  & (((!\sound|Equal0~4_combout )) # (!\sound|Equal2~0_combout ))) # (!\sound|WideOr0~0_combout  & (!\sound|Equal0~6_combout  & ((!\sound|Equal0~4_combout ) # (!\sound|Equal2~0_combout ))))

	.dataa(\sound|WideOr0~0_combout ),
	.datab(\sound|Equal2~0_combout ),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr0~1 .lut_mask = 16'h23AF;
defparam \sound|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \sound|Equal31~1 (
// Equation(s):
// \sound|Equal31~1_combout  = (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [5] & !\cpu|regfile|q0 [4]))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [5]),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal31~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal31~1 .lut_mask = 16'h0044;
defparam \sound|Equal31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \sound|Equal31~2 (
// Equation(s):
// \sound|Equal31~2_combout  = (\sound|Equal0~2_combout  & (\sound|Equal0~0_combout  & (\sound|Equal0~1_combout  & \sound|Equal31~1_combout )))

	.dataa(\sound|Equal0~2_combout ),
	.datab(\sound|Equal0~0_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal31~1_combout ),
	.cin(gnd),
	.combout(\sound|Equal31~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal31~2 .lut_mask = 16'h8000;
defparam \sound|Equal31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \sound|Equal43~2 (
// Equation(s):
// \sound|Equal43~2_combout  = (\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [2] & \sound|Equal31~2_combout )))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal31~2_combout ),
	.cin(gnd),
	.combout(\sound|Equal43~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal43~2 .lut_mask = 16'h2000;
defparam \sound|Equal43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cycloneive_lcell_comb \sound|Equal6~2 (
// Equation(s):
// \sound|Equal6~2_combout  = (\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [3] & \sound|Equal0~4_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal6~2 .lut_mask = 16'h0800;
defparam \sound|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneive_lcell_comb \sound|Equal23~0 (
// Equation(s):
// \sound|Equal23~0_combout  = (!\cpu|regfile|q0 [1] & !\cpu|regfile|q0 [0])

	.dataa(\cpu|regfile|q0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sound|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal23~0 .lut_mask = 16'h0055;
defparam \sound|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneive_lcell_comb \sound|Equal23~1 (
// Equation(s):
// \sound|Equal23~1_combout  = (\cpu|regfile|q0 [4] & (\sound|Equal8~0_combout  & (\sound|Equal0~6_combout  & \sound|Equal23~0_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal8~0_combout ),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal23~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal23~1 .lut_mask = 16'h8000;
defparam \sound|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \sound|Equal16~0 (
// Equation(s):
// \sound|Equal16~0_combout  = (!\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [4]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [3]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal16~0 .lut_mask = 16'h0300;
defparam \sound|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cycloneive_lcell_comb \sound|Equal15~0 (
// Equation(s):
// \sound|Equal15~0_combout  = (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [0] & (\sound|Equal0~6_combout  & \sound|Equal16~0_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal16~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal15~0 .lut_mask = 16'h1000;
defparam \sound|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cycloneive_lcell_comb \sound|Equal4~3 (
// Equation(s):
// \sound|Equal4~3_combout  = (!\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [3] & \sound|Equal0~4_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal4~3 .lut_mask = 16'h0400;
defparam \sound|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cycloneive_lcell_comb \sound|WideOr16~1 (
// Equation(s):
// \sound|WideOr16~1_combout  = (!\sound|Equal6~2_combout  & (!\sound|Equal23~1_combout  & (!\sound|Equal15~0_combout  & !\sound|Equal4~3_combout )))

	.dataa(\sound|Equal6~2_combout ),
	.datab(\sound|Equal23~1_combout ),
	.datac(\sound|Equal15~0_combout ),
	.datad(\sound|Equal4~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~1 .lut_mask = 16'h0001;
defparam \sound|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \sound|Equal17~0 (
// Equation(s):
// \sound|Equal17~0_combout  = (\sound|Equal16~0_combout  & (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [0] & \sound|Equal0~6_combout )))

	.dataa(\sound|Equal16~0_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal17~0 .lut_mask = 16'h0800;
defparam \sound|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneive_lcell_comb \sound|Equal47~3 (
// Equation(s):
// \sound|Equal47~3_combout  = (!\cpu|regfile|q0 [2] & (\cpu|regfile|q0 [4] & (\sound|Equal51~0_combout  & !\cpu|regfile|q0 [3])))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal51~0_combout ),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal47~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal47~3 .lut_mask = 16'h0040;
defparam \sound|Equal47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneive_lcell_comb \sound|WideOr16~0 (
// Equation(s):
// \sound|WideOr16~0_combout  = (!\sound|Equal17~0_combout  & (((\cpu|regfile|q0 [0]) # (!\sound|Equal47~3_combout )) # (!\cpu|regfile|q0 [1])))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\sound|Equal17~0_combout ),
	.datad(\sound|Equal47~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~0 .lut_mask = 16'h0D0F;
defparam \sound|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneive_lcell_comb \sound|WideOr16~2 (
// Equation(s):
// \sound|WideOr16~2_combout  = (\sound|WideOr0~1_combout  & (!\sound|Equal43~2_combout  & (\sound|WideOr16~1_combout  & \sound|WideOr16~0_combout )))

	.dataa(\sound|WideOr0~1_combout ),
	.datab(\sound|Equal43~2_combout ),
	.datac(\sound|WideOr16~1_combout ),
	.datad(\sound|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~2 .lut_mask = 16'h2000;
defparam \sound|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \sound|WideOr16~4 (
// Equation(s):
// \sound|WideOr16~4_combout  = (!\sound|Equal7~1_combout  & (!\sound|Equal20~1_combout  & (!\sound|Equal22~0_combout  & \sound|WideOr16~2_combout )))

	.dataa(\sound|Equal7~1_combout ),
	.datab(\sound|Equal20~1_combout ),
	.datac(\sound|Equal22~0_combout ),
	.datad(\sound|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~4 .lut_mask = 16'h0100;
defparam \sound|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneive_lcell_comb \sound|Equal32~0 (
// Equation(s):
// \sound|Equal32~0_combout  = (!\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [0] & !\cpu|regfile|q0 [2]))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\cpu|regfile|q0 [2]),
	.cin(gnd),
	.combout(\sound|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal32~0 .lut_mask = 16'h0050;
defparam \sound|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneive_lcell_comb \sound|Equal32~1 (
// Equation(s):
// \sound|Equal32~1_combout  = (!\cpu|regfile|q0 [1] & (\sound|Equal32~0_combout  & (\sound|Equal51~0_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal32~0_combout ),
	.datac(\sound|Equal51~0_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal32~1 .lut_mask = 16'h0040;
defparam \sound|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneive_lcell_comb \sound|WideOr3~3 (
// Equation(s):
// \sound|WideOr3~3_combout  = (!\sound|Equal32~1_combout  & (((!\sound|Equal0~8_combout ) # (!\sound|Equal16~0_combout )) # (!\cpu|regfile|q0 [1])))

	.dataa(\sound|Equal32~1_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal16~0_combout ),
	.datad(\sound|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sound|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr3~3 .lut_mask = 16'h1555;
defparam \sound|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneive_lcell_comb \sound|Equal3~0 (
// Equation(s):
// \sound|Equal3~0_combout  = (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [3] & !\cpu|regfile|q0 [0]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [3]),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sound|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal3~0 .lut_mask = 16'h0003;
defparam \sound|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N20
cycloneive_lcell_comb \sound|Equal19~0 (
// Equation(s):
// \sound|Equal19~0_combout  = (\cpu|regfile|q0 [2] & (\sound|Equal3~0_combout  & (\cpu|regfile|q0 [4] & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\sound|Equal3~0_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal19~0 .lut_mask = 16'h8000;
defparam \sound|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \sound|WideOr14~0 (
// Equation(s):
// \sound|WideOr14~0_combout  = (!\sound|Equal19~0_combout  & (((\cpu|regfile|q0 [1]) # (!\sound|Equal47~3_combout )) # (!\cpu|regfile|q0 [0])))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal47~3_combout ),
	.datad(\sound|Equal19~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14~0 .lut_mask = 16'h00DF;
defparam \sound|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \sound|Equal16~1 (
// Equation(s):
// \sound|Equal16~1_combout  = (\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [1] & (\sound|Equal16~0_combout  & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal16~0_combout ),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal16~1 .lut_mask = 16'h2000;
defparam \sound|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \sound|Equal14~0 (
// Equation(s):
// \sound|Equal14~0_combout  = (\cpu|regfile|q0 [2] & (\cpu|regfile|q0 [1] & \cpu|regfile|q0 [3]))

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q0 [1]),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal14~0 .lut_mask = 16'hC000;
defparam \sound|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \sound|Equal46~0 (
// Equation(s):
// \sound|Equal46~0_combout  = (\cpu|regfile|q0 [5] & (\cpu|regfile|q0 [0] & (\sound|Equal14~0_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [5]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\sound|Equal14~0_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal46~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal46~0 .lut_mask = 16'h0080;
defparam \sound|Equal46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cycloneive_lcell_comb \sound|Equal46~1 (
// Equation(s):
// \sound|Equal46~1_combout  = (\sound|Equal0~2_combout  & (\sound|Equal0~0_combout  & (\sound|Equal0~1_combout  & \sound|Equal46~0_combout )))

	.dataa(\sound|Equal0~2_combout ),
	.datab(\sound|Equal0~0_combout ),
	.datac(\sound|Equal0~1_combout ),
	.datad(\sound|Equal46~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal46~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal46~1 .lut_mask = 16'h8000;
defparam \sound|Equal46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \sound|Equal10~0 (
// Equation(s):
// \sound|Equal10~0_combout  = (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [3]))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal10~0 .lut_mask = 16'h0A00;
defparam \sound|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \sound|Equal10~1 (
// Equation(s):
// \sound|Equal10~1_combout  = (!\cpu|regfile|q0 [4] & (\sound|Equal10~0_combout  & (\cpu|regfile|q0 [0] & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal10~0_combout ),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal10~1 .lut_mask = 16'h4000;
defparam \sound|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \sound|Equal51~1 (
// Equation(s):
// \sound|Equal51~1_combout  = (\cpu|regfile|q0 [4] & (!\cpu|regfile|q0 [1] & (\sound|Equal5~0_combout  & \sound|Equal51~0_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal5~0_combout ),
	.datad(\sound|Equal51~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal51~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal51~1 .lut_mask = 16'h2000;
defparam \sound|Equal51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \sound|WideOr15~0 (
// Equation(s):
// \sound|WideOr15~0_combout  = (!\sound|Equal16~1_combout  & (!\sound|Equal46~1_combout  & (!\sound|Equal10~1_combout  & !\sound|Equal51~1_combout )))

	.dataa(\sound|Equal16~1_combout ),
	.datab(\sound|Equal46~1_combout ),
	.datac(\sound|Equal10~1_combout ),
	.datad(\sound|Equal51~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~0 .lut_mask = 16'h0001;
defparam \sound|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \sound|Equal33~2 (
// Equation(s):
// \sound|Equal33~2_combout  = (\cpu|regfile|q0 [1] & (\sound|Equal1~0_combout  & (\sound|Equal51~0_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal1~0_combout ),
	.datac(\sound|Equal51~0_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal33~2 .lut_mask = 16'h0080;
defparam \sound|Equal33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N22
cycloneive_lcell_comb \sound|Equal11~0 (
// Equation(s):
// \sound|Equal11~0_combout  = (\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [0] & !\cpu|regfile|q0 [1]))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\cpu|regfile|q0 [1]),
	.cin(gnd),
	.combout(\sound|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal11~0 .lut_mask = 16'h000A;
defparam \sound|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \sound|Equal11~1 (
// Equation(s):
// \sound|Equal11~1_combout  = (\cpu|regfile|q0 [2] & (\sound|Equal11~0_combout  & (!\cpu|regfile|q0 [4] & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\sound|Equal11~0_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal11~1 .lut_mask = 16'h0800;
defparam \sound|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \sound|Equal8~1 (
// Equation(s):
// \sound|Equal8~1_combout  = (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [2] & \cpu|regfile|q0 [3]))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\cpu|regfile|q0 [3]),
	.cin(gnd),
	.combout(\sound|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal8~1 .lut_mask = 16'h0500;
defparam \sound|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneive_lcell_comb \sound|Equal8~2 (
// Equation(s):
// \sound|Equal8~2_combout  = (\cpu|regfile|q0 [0] & (\sound|Equal8~1_combout  & (!\cpu|regfile|q0 [4] & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal8~1_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal8~2 .lut_mask = 16'h0800;
defparam \sound|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N10
cycloneive_lcell_comb \sound|Equal50~0 (
// Equation(s):
// \sound|Equal50~0_combout  = (\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [1] & (\sound|Equal51~0_combout  & \sound|Equal16~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal51~0_combout ),
	.datad(\sound|Equal16~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal50~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal50~0 .lut_mask = 16'h8000;
defparam \sound|Equal50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneive_lcell_comb \sound|WideOr15~1 (
// Equation(s):
// \sound|WideOr15~1_combout  = (!\sound|Equal33~2_combout  & (!\sound|Equal11~1_combout  & (!\sound|Equal8~2_combout  & !\sound|Equal50~0_combout )))

	.dataa(\sound|Equal33~2_combout ),
	.datab(\sound|Equal11~1_combout ),
	.datac(\sound|Equal8~2_combout ),
	.datad(\sound|Equal50~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~1 .lut_mask = 16'h0001;
defparam \sound|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \sound|WideOr15~2 (
// Equation(s):
// \sound|WideOr15~2_combout  = (\sound|WideOr3~3_combout  & (\sound|WideOr14~0_combout  & (\sound|WideOr15~0_combout  & \sound|WideOr15~1_combout )))

	.dataa(\sound|WideOr3~3_combout ),
	.datab(\sound|WideOr14~0_combout ),
	.datac(\sound|WideOr15~0_combout ),
	.datad(\sound|WideOr15~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~2 .lut_mask = 16'h8000;
defparam \sound|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \sound|Equal26~0 (
// Equation(s):
// \sound|Equal26~0_combout  = (\cpu|regfile|q0 [4] & (\cpu|regfile|q0 [1] & (\sound|Equal8~0_combout  & \sound|Equal0~8_combout )))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal8~0_combout ),
	.datad(\sound|Equal0~8_combout ),
	.cin(gnd),
	.combout(\sound|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal26~0 .lut_mask = 16'h8000;
defparam \sound|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \sound|Equal42~0 (
// Equation(s):
// \sound|Equal42~0_combout  = (\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [4] & (\sound|Equal51~0_combout  & \sound|Equal10~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal51~0_combout ),
	.datad(\sound|Equal10~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal42~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal42~0 .lut_mask = 16'h2000;
defparam \sound|Equal42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \sound|WideOr9~3 (
// Equation(s):
// \sound|WideOr9~3_combout  = (!\sound|Equal26~0_combout  & (!\sound|Equal42~0_combout  & ((!\sound|Equal0~4_combout ) # (!\sound|Equal14~0_combout ))))

	.dataa(\sound|Equal14~0_combout ),
	.datab(\sound|Equal0~4_combout ),
	.datac(\sound|Equal26~0_combout ),
	.datad(\sound|Equal42~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~3 .lut_mask = 16'h0007;
defparam \sound|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \sound|Equal24~0 (
// Equation(s):
// \sound|Equal24~0_combout  = (\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [4] & (\sound|Equal0~6_combout  & \sound|Equal8~1_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal8~1_combout ),
	.cin(gnd),
	.combout(\sound|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal24~0 .lut_mask = 16'h8000;
defparam \sound|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \sound|Equal25~0 (
// Equation(s):
// \sound|Equal25~0_combout  = (\cpu|regfile|q0 [4] & \cpu|regfile|q0 [1])

	.dataa(\cpu|regfile|q0 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|regfile|q0 [1]),
	.cin(gnd),
	.combout(\sound|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal25~0 .lut_mask = 16'hAA00;
defparam \sound|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \sound|Equal25~1 (
// Equation(s):
// \sound|Equal25~1_combout  = (!\cpu|regfile|q0 [0] & (\sound|Equal25~0_combout  & (\sound|Equal0~6_combout  & \sound|Equal8~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal25~0_combout ),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal8~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal25~1 .lut_mask = 16'h4000;
defparam \sound|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \sound|Equal47~2 (
// Equation(s):
// \sound|Equal47~2_combout  = (!\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [1] & (\sound|Equal16~0_combout  & \sound|Equal51~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal16~0_combout ),
	.datad(\sound|Equal51~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal47~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal47~2 .lut_mask = 16'h1000;
defparam \sound|Equal47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \sound|Equal27~0 (
// Equation(s):
// \sound|Equal27~0_combout  = (\sound|Equal11~0_combout  & (\cpu|regfile|q0 [2] & (\sound|Equal0~6_combout  & \cpu|regfile|q0 [4])))

	.dataa(\sound|Equal11~0_combout ),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\sound|Equal0~6_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal27~0 .lut_mask = 16'h8000;
defparam \sound|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \sound|WideNor0~1 (
// Equation(s):
// \sound|WideNor0~1_combout  = (\sound|Equal24~0_combout ) # ((\sound|Equal25~1_combout ) # ((\sound|Equal47~2_combout ) # (\sound|Equal27~0_combout )))

	.dataa(\sound|Equal24~0_combout ),
	.datab(\sound|Equal25~1_combout ),
	.datac(\sound|Equal47~2_combout ),
	.datad(\sound|Equal27~0_combout ),
	.cin(gnd),
	.combout(\sound|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \sound|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneive_lcell_comb \sound|WideNor0~2 (
// Equation(s):
// \sound|WideNor0~2_combout  = (\sound|WideNor0~1_combout ) # (((!\sound|WideOr16~2_combout ) # (!\sound|WideOr10~1_combout )) # (!\sound|WideOr16~3_combout ))

	.dataa(\sound|WideNor0~1_combout ),
	.datab(\sound|WideOr16~3_combout ),
	.datac(\sound|WideOr10~1_combout ),
	.datad(\sound|WideOr16~2_combout ),
	.cin(gnd),
	.combout(\sound|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideNor0~2 .lut_mask = 16'hBFFF;
defparam \sound|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cycloneive_lcell_comb \sound|Equal34~2 (
// Equation(s):
// \sound|Equal34~2_combout  = (\cpu|regfile|q0 [0] & (\sound|Equal2~0_combout  & (\sound|Equal51~0_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal2~0_combout ),
	.datac(\sound|Equal51~0_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal34~2 .lut_mask = 16'h0080;
defparam \sound|Equal34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cycloneive_lcell_comb \sound|Equal41~2 (
// Equation(s):
// \sound|Equal41~2_combout  = (!\cpu|regfile|q0 [0] & (\cpu|regfile|q0 [3] & (\sound|Equal33~1_combout  & !\cpu|regfile|q0 [2])))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [3]),
	.datac(\sound|Equal33~1_combout ),
	.datad(\cpu|regfile|q0 [2]),
	.cin(gnd),
	.combout(\sound|Equal41~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal41~2 .lut_mask = 16'h0040;
defparam \sound|Equal41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \sound|Equal37~0 (
// Equation(s):
// \sound|Equal37~0_combout  = (\sound|Equal51~0_combout  & (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [4] & \sound|Equal5~0_combout )))

	.dataa(\sound|Equal51~0_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal5~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal37~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal37~0 .lut_mask = 16'h0800;
defparam \sound|Equal37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \sound|Equal38~2 (
// Equation(s):
// \sound|Equal38~2_combout  = (!\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [1] & (\sound|Equal34~1_combout  & \cpu|regfile|q0 [2])))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal34~1_combout ),
	.datad(\cpu|regfile|q0 [2]),
	.cin(gnd),
	.combout(\sound|Equal38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal38~2 .lut_mask = 16'h4000;
defparam \sound|Equal38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneive_lcell_comb \sound|WideOr4~0 (
// Equation(s):
// \sound|WideOr4~0_combout  = (!\sound|Equal41~2_combout  & (!\sound|Equal37~0_combout  & (!\sound|Equal22~0_combout  & !\sound|Equal38~2_combout )))

	.dataa(\sound|Equal41~2_combout ),
	.datab(\sound|Equal37~0_combout ),
	.datac(\sound|Equal22~0_combout ),
	.datad(\sound|Equal38~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr4~0 .lut_mask = 16'h0001;
defparam \sound|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \sound|Equal39~2 (
// Equation(s):
// \sound|Equal39~2_combout  = (\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [2] & \sound|Equal31~2_combout )))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal31~2_combout ),
	.cin(gnd),
	.combout(\sound|Equal39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal39~2 .lut_mask = 16'h0200;
defparam \sound|Equal39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneive_lcell_comb \sound|Equal21~0 (
// Equation(s):
// \sound|Equal21~0_combout  = (\cpu|regfile|q0 [1] & (\cpu|regfile|q0 [4] & (\sound|Equal0~6_combout  & \sound|Equal5~0_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal5~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal21~0 .lut_mask = 16'h8000;
defparam \sound|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N18
cycloneive_lcell_comb \sound|Equal13~0 (
// Equation(s):
// \sound|Equal13~0_combout  = (!\cpu|regfile|q0 [4] & \cpu|regfile|q0 [1])

	.dataa(gnd),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\cpu|regfile|q0 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sound|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal13~0 .lut_mask = 16'h3030;
defparam \sound|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneive_lcell_comb \sound|Equal13~1 (
// Equation(s):
// \sound|Equal13~1_combout  = (\sound|Equal12~2_combout  & (\sound|Equal13~0_combout  & (\sound|Equal0~6_combout  & !\cpu|regfile|q0 [0])))

	.dataa(\sound|Equal12~2_combout ),
	.datab(\sound|Equal13~0_combout ),
	.datac(\sound|Equal0~6_combout ),
	.datad(\cpu|regfile|q0 [0]),
	.cin(gnd),
	.combout(\sound|Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal13~1 .lut_mask = 16'h0080;
defparam \sound|Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \sound|Equal40~0 (
// Equation(s):
// \sound|Equal40~0_combout  = (\cpu|regfile|q0 [0] & (\sound|Equal8~1_combout  & (!\cpu|regfile|q0 [4] & \sound|Equal51~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal8~1_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal51~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal40~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal40~0 .lut_mask = 16'h0800;
defparam \sound|Equal40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneive_lcell_comb \sound|Equal0~5 (
// Equation(s):
// \sound|Equal0~5_combout  = (!\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [3] & (!\cpu|regfile|q0 [2] & \sound|Equal0~4_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\cpu|regfile|q0 [3]),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal0~5 .lut_mask = 16'h0100;
defparam \sound|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \sound|Equal3~1 (
// Equation(s):
// \sound|Equal3~1_combout  = (\cpu|regfile|q0 [2] & (!\cpu|regfile|q0 [4] & (\sound|Equal3~0_combout  & \sound|Equal0~6_combout )))

	.dataa(\cpu|regfile|q0 [2]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal3~0_combout ),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal3~1 .lut_mask = 16'h2000;
defparam \sound|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneive_lcell_comb \sound|WideOr12~0 (
// Equation(s):
// \sound|WideOr12~0_combout  = (!\sound|Equal20~1_combout  & (!\sound|Equal40~0_combout  & (!\sound|Equal0~5_combout  & !\sound|Equal3~1_combout )))

	.dataa(\sound|Equal20~1_combout ),
	.datab(\sound|Equal40~0_combout ),
	.datac(\sound|Equal0~5_combout ),
	.datad(\sound|Equal3~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~0 .lut_mask = 16'h0001;
defparam \sound|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N22
cycloneive_lcell_comb \sound|WideOr12~1 (
// Equation(s):
// \sound|WideOr12~1_combout  = (!\sound|Equal39~2_combout  & (!\sound|Equal21~0_combout  & (!\sound|Equal13~1_combout  & \sound|WideOr12~0_combout )))

	.dataa(\sound|Equal39~2_combout ),
	.datab(\sound|Equal21~0_combout ),
	.datac(\sound|Equal13~1_combout ),
	.datad(\sound|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~1 .lut_mask = 16'h0100;
defparam \sound|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \sound|WideOr9~9 (
// Equation(s):
// \sound|WideOr9~9_combout  = (\cpu|regfile|q0 [3]) # (((\cpu|regfile|q0 [0]) # (!\sound|Equal31~2_combout )) # (!\cpu|regfile|q0 [2]))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal31~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~9_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~9 .lut_mask = 16'hFBFF;
defparam \sound|WideOr9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \sound|Equal36~0 (
// Equation(s):
// \sound|Equal36~0_combout  = (\cpu|regfile|q0 [0] & !\cpu|regfile|q0 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal36~0 .lut_mask = 16'h00F0;
defparam \sound|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \sound|Equal36~1 (
// Equation(s):
// \sound|Equal36~1_combout  = (!\cpu|regfile|q0 [1] & (\sound|Equal36~0_combout  & (\sound|Equal4~2_combout  & \sound|Equal51~0_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal36~0_combout ),
	.datac(\sound|Equal4~2_combout ),
	.datad(\sound|Equal51~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal36~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal36~1 .lut_mask = 16'h4000;
defparam \sound|Equal36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \sound|WideOr9~2 (
// Equation(s):
// \sound|WideOr9~2_combout  = (\sound|WideOr9~9_combout  & (!\sound|Equal36~1_combout  & ((\cpu|regfile|q0 [4]) # (!\sound|Equal7~0_combout ))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|WideOr9~9_combout ),
	.datac(\sound|Equal7~0_combout ),
	.datad(\sound|Equal36~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~2 .lut_mask = 16'h008C;
defparam \sound|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneive_lcell_comb \sound|WideNor0~0 (
// Equation(s):
// \sound|WideNor0~0_combout  = (!\sound|Equal34~2_combout  & (\sound|WideOr4~0_combout  & (\sound|WideOr12~1_combout  & \sound|WideOr9~2_combout )))

	.dataa(\sound|Equal34~2_combout ),
	.datab(\sound|WideOr4~0_combout ),
	.datac(\sound|WideOr12~1_combout ),
	.datad(\sound|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\sound|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideNor0~0 .lut_mask = 16'h4000;
defparam \sound|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneive_lcell_comb \sound|WideNor0 (
// Equation(s):
// \sound|WideNor0~combout  = (((\sound|WideNor0~2_combout ) # (!\sound|WideNor0~0_combout )) # (!\sound|WideOr9~3_combout )) # (!\sound|WideOr15~2_combout )

	.dataa(\sound|WideOr15~2_combout ),
	.datab(\sound|WideOr9~3_combout ),
	.datac(\sound|WideNor0~2_combout ),
	.datad(\sound|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\sound|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideNor0 .lut_mask = 16'hF7FF;
defparam \sound|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N6
cycloneive_lcell_comb \sound|WideOr16~5 (
// Equation(s):
// \sound|WideOr16~5_combout  = (\sound|WideOr10~1_combout  & (\sound|WideOr16~3_combout  & (\sound|WideOr16~4_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|WideOr10~1_combout ),
	.datab(\sound|WideOr16~3_combout ),
	.datac(\sound|WideOr16~4_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr16~5 .lut_mask = 16'h8000;
defparam \sound|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneive_lcell_comb \sound|Equal52~4 (
// Equation(s):
// \sound|Equal52~4_combout  = (!\sound|counter [11] & (!\sound|counter [10] & (!\sound|counter [12] & !\sound|counter [13])))

	.dataa(\sound|counter [11]),
	.datab(\sound|counter [10]),
	.datac(\sound|counter [12]),
	.datad(\sound|counter [13]),
	.cin(gnd),
	.combout(\sound|Equal52~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~4 .lut_mask = 16'h0001;
defparam \sound|Equal52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneive_lcell_comb \sound|Equal52~3 (
// Equation(s):
// \sound|Equal52~3_combout  = (!\sound|counter [7] & (!\sound|counter [9] & (!\sound|counter [6] & !\sound|counter [8])))

	.dataa(\sound|counter [7]),
	.datab(\sound|counter [9]),
	.datac(\sound|counter [6]),
	.datad(\sound|counter [8]),
	.cin(gnd),
	.combout(\sound|Equal52~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~3 .lut_mask = 16'h0001;
defparam \sound|Equal52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneive_lcell_comb \sound|Equal52~0 (
// Equation(s):
// \sound|Equal52~0_combout  = (!\sound|counter [15] & !\sound|counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sound|counter [15]),
	.datad(\sound|counter [16]),
	.cin(gnd),
	.combout(\sound|Equal52~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~0 .lut_mask = 16'h000F;
defparam \sound|Equal52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneive_lcell_comb \sound|Equal52~1 (
// Equation(s):
// \sound|Equal52~1_combout  = (!\sound|counter [3] & (!\sound|counter [4] & (!\sound|counter [5] & !\sound|counter [2])))

	.dataa(\sound|counter [3]),
	.datab(\sound|counter [4]),
	.datac(\sound|counter [5]),
	.datad(\sound|counter [2]),
	.cin(gnd),
	.combout(\sound|Equal52~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~1 .lut_mask = 16'h0001;
defparam \sound|Equal52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneive_lcell_comb \sound|Equal52~2 (
// Equation(s):
// \sound|Equal52~2_combout  = (!\sound|counter [0] & (!\sound|counter [1] & (\sound|Equal52~0_combout  & \sound|Equal52~1_combout )))

	.dataa(\sound|counter [0]),
	.datab(\sound|counter [1]),
	.datac(\sound|Equal52~0_combout ),
	.datad(\sound|Equal52~1_combout ),
	.cin(gnd),
	.combout(\sound|Equal52~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~2 .lut_mask = 16'h1000;
defparam \sound|Equal52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneive_lcell_comb \sound|Equal52~5 (
// Equation(s):
// \sound|Equal52~5_combout  = (!\sound|counter [14] & (\sound|Equal52~4_combout  & (\sound|Equal52~3_combout  & \sound|Equal52~2_combout )))

	.dataa(\sound|counter [14]),
	.datab(\sound|Equal52~4_combout ),
	.datac(\sound|Equal52~3_combout ),
	.datad(\sound|Equal52~2_combout ),
	.cin(gnd),
	.combout(\sound|Equal52~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal52~5 .lut_mask = 16'h4000;
defparam \sound|Equal52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \sound|counter[0] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[0]~17_combout ),
	.asdata(\sound|WideOr16~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[0] .is_wysiwyg = "true";
defparam \sound|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneive_lcell_comb \sound|counter[1]~19 (
// Equation(s):
// \sound|counter[1]~19_combout  = (\sound|counter [1] & (\sound|counter[0]~18  & VCC)) # (!\sound|counter [1] & (!\sound|counter[0]~18 ))
// \sound|counter[1]~20  = CARRY((!\sound|counter [1] & !\sound|counter[0]~18 ))

	.dataa(gnd),
	.datab(\sound|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[0]~18 ),
	.combout(\sound|counter[1]~19_combout ),
	.cout(\sound|counter[1]~20 ));
// synopsys translate_off
defparam \sound|counter[1]~19 .lut_mask = 16'hC303;
defparam \sound|counter[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \sound|WideOr15~5 (
// Equation(s):
// \sound|WideOr15~5_combout  = (!\sound|Equal0~5_combout  & ((\cpu|regfile|q0 [0]) # ((!\sound|Equal8~0_combout ) # (!\sound|Equal33~1_combout ))))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal33~1_combout ),
	.datac(\sound|Equal8~0_combout ),
	.datad(\sound|Equal0~5_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~5 .lut_mask = 16'h00BF;
defparam \sound|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \sound|WideOr15~3 (
// Equation(s):
// \sound|WideOr15~3_combout  = (!\sound|Equal31~0_combout  & (((\cpu|regfile|q0 [0]) # (!\sound|Equal12~2_combout )) # (!\sound|Equal33~1_combout )))

	.dataa(\sound|Equal33~1_combout ),
	.datab(\cpu|regfile|q0 [0]),
	.datac(\sound|Equal12~2_combout ),
	.datad(\sound|Equal31~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~3 .lut_mask = 16'h00DF;
defparam \sound|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N12
cycloneive_lcell_comb \sound|Equal5~1 (
// Equation(s):
// \sound|Equal5~1_combout  = (\sound|Equal5~0_combout  & (\cpu|regfile|q0 [1] & (!\cpu|regfile|q0 [4] & \sound|Equal0~6_combout )))

	.dataa(\sound|Equal5~0_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal0~6_combout ),
	.cin(gnd),
	.combout(\sound|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal5~1 .lut_mask = 16'h0800;
defparam \sound|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \sound|WideOr15~6 (
// Equation(s):
// \sound|WideOr15~6_combout  = (!\sound|Equal3~1_combout  & (!\sound|Equal5~1_combout  & ((!\sound|Equal5~0_combout ) # (!\sound|Equal33~1_combout ))))

	.dataa(\sound|Equal33~1_combout ),
	.datab(\sound|Equal3~1_combout ),
	.datac(\sound|Equal5~0_combout ),
	.datad(\sound|Equal5~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~6 .lut_mask = 16'h0013;
defparam \sound|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneive_lcell_comb \sound|WideOr15~7 (
// Equation(s):
// \sound|WideOr15~7_combout  = (\sound|WideOr15~2_combout  & (!\sound|Equal43~2_combout  & (\sound|WideOr15~3_combout  & \sound|WideOr15~6_combout )))

	.dataa(\sound|WideOr15~2_combout ),
	.datab(\sound|Equal43~2_combout ),
	.datac(\sound|WideOr15~3_combout ),
	.datad(\sound|WideOr15~6_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~7 .lut_mask = 16'h2000;
defparam \sound|WideOr15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cycloneive_lcell_comb \sound|WideOr15 (
// Equation(s):
// \sound|WideOr15~combout  = (\sound|WideOr15~5_combout  & (!\sound|Equal17~0_combout  & (\sound|WideOr15~7_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|WideOr15~5_combout ),
	.datab(\sound|Equal17~0_combout ),
	.datac(\sound|WideOr15~7_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15 .lut_mask = 16'h2000;
defparam \sound|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \sound|counter[1] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[1]~19_combout ),
	.asdata(\sound|WideOr15~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[1] .is_wysiwyg = "true";
defparam \sound|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneive_lcell_comb \sound|counter[2]~21 (
// Equation(s):
// \sound|counter[2]~21_combout  = (\sound|counter [2] & ((GND) # (!\sound|counter[1]~20 ))) # (!\sound|counter [2] & (\sound|counter[1]~20  $ (GND)))
// \sound|counter[2]~22  = CARRY((\sound|counter [2]) # (!\sound|counter[1]~20 ))

	.dataa(gnd),
	.datab(\sound|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[1]~20 ),
	.combout(\sound|counter[2]~21_combout ),
	.cout(\sound|counter[2]~22 ));
// synopsys translate_off
defparam \sound|counter[2]~21 .lut_mask = 16'h3CCF;
defparam \sound|counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \sound|WideOr8~0 (
// Equation(s):
// \sound|WideOr8~0_combout  = (!\sound|Equal5~1_combout  & (((!\cpu|regfile|q0 [4]) # (!\sound|Equal9~2_combout )) # (!\sound|Equal12~2_combout )))

	.dataa(\sound|Equal12~2_combout ),
	.datab(\sound|Equal9~2_combout ),
	.datac(\cpu|regfile|q0 [4]),
	.datad(\sound|Equal5~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr8~0 .lut_mask = 16'h007F;
defparam \sound|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneive_lcell_comb \sound|WideOr6~3 (
// Equation(s):
// \sound|WideOr6~3_combout  = (!\sound|Equal21~0_combout  & (!\sound|Equal40~0_combout  & !\sound|Equal51~1_combout ))

	.dataa(gnd),
	.datab(\sound|Equal21~0_combout ),
	.datac(\sound|Equal40~0_combout ),
	.datad(\sound|Equal51~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~3 .lut_mask = 16'h0003;
defparam \sound|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cycloneive_lcell_comb \sound|WideOr7~2 (
// Equation(s):
// \sound|WideOr7~2_combout  = (!\sound|Equal4~3_combout  & (!\sound|Equal34~2_combout  & (!\sound|Equal41~2_combout  & !\sound|Equal46~1_combout )))

	.dataa(\sound|Equal4~3_combout ),
	.datab(\sound|Equal34~2_combout ),
	.datac(\sound|Equal41~2_combout ),
	.datad(\sound|Equal46~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~2 .lut_mask = 16'h0001;
defparam \sound|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneive_lcell_comb \sound|WideOr3~0 (
// Equation(s):
// \sound|WideOr3~0_combout  = (!\sound|Equal31~0_combout  & (((!\sound|Equal0~4_combout ) # (!\cpu|regfile|q0 [1])) # (!\sound|Equal4~2_combout )))

	.dataa(\sound|Equal4~2_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal0~4_combout ),
	.datad(\sound|Equal31~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr3~0 .lut_mask = 16'h007F;
defparam \sound|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneive_lcell_comb \sound|WideOr6~4 (
// Equation(s):
// \sound|WideOr6~4_combout  = (\sound|WideOr6~3_combout  & (\sound|WideOr7~2_combout  & (!\sound|Equal25~1_combout  & \sound|WideOr3~0_combout )))

	.dataa(\sound|WideOr6~3_combout ),
	.datab(\sound|WideOr7~2_combout ),
	.datac(\sound|Equal25~1_combout ),
	.datad(\sound|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~4 .lut_mask = 16'h0800;
defparam \sound|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \sound|WideOr14~3 (
// Equation(s):
// \sound|WideOr14~3_combout  = (!\sound|Equal36~1_combout  & (!\sound|Equal20~1_combout  & (!\sound|Equal39~2_combout  & !\sound|Equal7~1_combout )))

	.dataa(\sound|Equal36~1_combout ),
	.datab(\sound|Equal20~1_combout ),
	.datac(\sound|Equal39~2_combout ),
	.datad(\sound|Equal7~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14~3 .lut_mask = 16'h0001;
defparam \sound|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \sound|WideOr14~1 (
// Equation(s):
// \sound|WideOr14~1_combout  = (!\sound|Equal33~2_combout  & ((\cpu|regfile|q0 [0]) # ((!\sound|Equal47~3_combout ) # (!\cpu|regfile|q0 [1]))))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal47~3_combout ),
	.datad(\sound|Equal33~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14~1 .lut_mask = 16'h00BF;
defparam \sound|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \sound|WideOr14~2 (
// Equation(s):
// \sound|WideOr14~2_combout  = (!\sound|Equal38~2_combout  & (\sound|WideOr14~0_combout  & (!\sound|Equal47~2_combout  & \sound|WideOr14~1_combout )))

	.dataa(\sound|Equal38~2_combout ),
	.datab(\sound|WideOr14~0_combout ),
	.datac(\sound|Equal47~2_combout ),
	.datad(\sound|WideOr14~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14~2 .lut_mask = 16'h0400;
defparam \sound|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \sound|WideOr14~4 (
// Equation(s):
// \sound|WideOr14~4_combout  = (!\sound|Equal43~2_combout  & (!\sound|Equal42~0_combout  & (\sound|WideOr14~3_combout  & \sound|WideOr14~2_combout )))

	.dataa(\sound|Equal43~2_combout ),
	.datab(\sound|Equal42~0_combout ),
	.datac(\sound|WideOr14~3_combout ),
	.datad(\sound|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14~4 .lut_mask = 16'h1000;
defparam \sound|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneive_lcell_comb \sound|WideOr14 (
// Equation(s):
// \sound|WideOr14~combout  = (\sound|WideOr8~0_combout  & (\sound|WideOr6~4_combout  & (\sound|WideOr14~4_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|WideOr8~0_combout ),
	.datab(\sound|WideOr6~4_combout ),
	.datac(\sound|WideOr14~4_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr14 .lut_mask = 16'h8000;
defparam \sound|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \sound|counter[2] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[2]~21_combout ),
	.asdata(\sound|WideOr14~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[2] .is_wysiwyg = "true";
defparam \sound|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneive_lcell_comb \sound|counter[3]~23 (
// Equation(s):
// \sound|counter[3]~23_combout  = (\sound|counter [3] & (\sound|counter[2]~22  & VCC)) # (!\sound|counter [3] & (!\sound|counter[2]~22 ))
// \sound|counter[3]~24  = CARRY((!\sound|counter [3] & !\sound|counter[2]~22 ))

	.dataa(\sound|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[2]~22 ),
	.combout(\sound|counter[3]~23_combout ),
	.cout(\sound|counter[3]~24 ));
// synopsys translate_off
defparam \sound|counter[3]~23 .lut_mask = 16'hA505;
defparam \sound|counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cycloneive_lcell_comb \sound|WideOr9~7 (
// Equation(s):
// \sound|WideOr9~7_combout  = (!\sound|Equal15~0_combout  & (!\sound|Equal6~2_combout  & (!\sound|Equal23~1_combout  & \sound|WideOr0~1_combout )))

	.dataa(\sound|Equal15~0_combout ),
	.datab(\sound|Equal6~2_combout ),
	.datac(\sound|Equal23~1_combout ),
	.datad(\sound|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~7 .lut_mask = 16'h0100;
defparam \sound|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cycloneive_lcell_comb \sound|WideOr1~7 (
// Equation(s):
// \sound|WideOr1~7_combout  = ((!\sound|Equal0~4_combout ) # (!\cpu|regfile|q0 [2])) # (!\cpu|regfile|q0 [3])

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\cpu|regfile|q0 [2]),
	.datac(gnd),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr1~7 .lut_mask = 16'h77FF;
defparam \sound|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cycloneive_lcell_comb \sound|WideOr13~0 (
// Equation(s):
// \sound|WideOr13~0_combout  = (\sound|Equal4~3_combout ) # (((\sound|Equal38~2_combout ) # (!\sound|WideOr1~7_combout )) # (!\sound|WideOr9~7_combout ))

	.dataa(\sound|Equal4~3_combout ),
	.datab(\sound|WideOr9~7_combout ),
	.datac(\sound|WideOr1~7_combout ),
	.datad(\sound|Equal38~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr13~0 .lut_mask = 16'hFFBF;
defparam \sound|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneive_lcell_comb \sound|WideOr15~4 (
// Equation(s):
// \sound|WideOr15~4_combout  = (\sound|WideOr3~3_combout  & (!\sound|Equal11~1_combout  & (\sound|WideOr15~0_combout  & !\sound|Equal33~2_combout )))

	.dataa(\sound|WideOr3~3_combout ),
	.datab(\sound|Equal11~1_combout ),
	.datac(\sound|WideOr15~0_combout ),
	.datad(\sound|Equal33~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr15~4 .lut_mask = 16'h0020;
defparam \sound|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cycloneive_lcell_comb \sound|WideOr13~1 (
// Equation(s):
// \sound|WideOr13~1_combout  = ((\sound|WideOr13~0_combout ) # ((\sound|Equal25~1_combout ) # (!\sound|WideOr15~4_combout ))) # (!\sound|WideOr12~0_combout )

	.dataa(\sound|WideOr12~0_combout ),
	.datab(\sound|WideOr13~0_combout ),
	.datac(\sound|Equal25~1_combout ),
	.datad(\sound|WideOr15~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr13~1 .lut_mask = 16'hFDFF;
defparam \sound|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \sound|counter[3] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[3]~23_combout ),
	.asdata(\sound|WideOr13~1_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[3] .is_wysiwyg = "true";
defparam \sound|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneive_lcell_comb \sound|counter[4]~25 (
// Equation(s):
// \sound|counter[4]~25_combout  = (\sound|counter [4] & ((GND) # (!\sound|counter[3]~24 ))) # (!\sound|counter [4] & (\sound|counter[3]~24  $ (GND)))
// \sound|counter[4]~26  = CARRY((\sound|counter [4]) # (!\sound|counter[3]~24 ))

	.dataa(gnd),
	.datab(\sound|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[3]~24 ),
	.combout(\sound|counter[4]~25_combout ),
	.cout(\sound|counter[4]~26 ));
// synopsys translate_off
defparam \sound|counter[4]~25 .lut_mask = 16'h3CCF;
defparam \sound|counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneive_lcell_comb \sound|WideOr12~6 (
// Equation(s):
// \sound|WideOr12~6_combout  = (!\sound|Equal34~2_combout  & (((\cpu|regfile|q0 [1]) # (!\sound|Equal4~2_combout )) # (!\sound|Equal0~4_combout )))

	.dataa(\sound|Equal0~4_combout ),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal4~2_combout ),
	.datad(\sound|Equal34~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~6 .lut_mask = 16'h00DF;
defparam \sound|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneive_lcell_comb \sound|WideOr12~5 (
// Equation(s):
// \sound|WideOr12~5_combout  = (\sound|Equal8~2_combout ) # ((\sound|Equal44~2_combout ) # (\sound|Equal6~2_combout ))

	.dataa(gnd),
	.datab(\sound|Equal8~2_combout ),
	.datac(\sound|Equal44~2_combout ),
	.datad(\sound|Equal6~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~5 .lut_mask = 16'hFFFC;
defparam \sound|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneive_lcell_comb \sound|Equal2~1 (
// Equation(s):
// \sound|Equal2~1_combout  = (\cpu|regfile|q0 [0] & (!\cpu|regfile|q0 [4] & (\sound|Equal0~6_combout  & \sound|Equal2~0_combout )))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal0~6_combout ),
	.datad(\sound|Equal2~0_combout ),
	.cin(gnd),
	.combout(\sound|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal2~1 .lut_mask = 16'h2000;
defparam \sound|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \sound|WideOr12~3 (
// Equation(s):
// \sound|WideOr12~3_combout  = (!\sound|Equal28~0_combout  & ((\cpu|regfile|q0 [1] $ (!\cpu|regfile|q0 [0])) # (!\sound|Equal47~3_combout )))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal47~3_combout ),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal28~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~3 .lut_mask = 16'h00B7;
defparam \sound|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneive_lcell_comb \sound|WideOr12~4 (
// Equation(s):
// \sound|WideOr12~4_combout  = (\sound|Equal26~0_combout ) # ((\sound|Equal11~1_combout ) # ((\sound|Equal2~1_combout ) # (!\sound|WideOr12~3_combout )))

	.dataa(\sound|Equal26~0_combout ),
	.datab(\sound|Equal11~1_combout ),
	.datac(\sound|Equal2~1_combout ),
	.datad(\sound|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~4 .lut_mask = 16'hFEFF;
defparam \sound|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneive_lcell_comb \sound|WideOr12 (
// Equation(s):
// \sound|WideOr12~combout  = (((\sound|WideOr12~5_combout ) # (\sound|WideOr12~4_combout )) # (!\sound|WideOr12~1_combout )) # (!\sound|WideOr12~6_combout )

	.dataa(\sound|WideOr12~6_combout ),
	.datab(\sound|WideOr12~1_combout ),
	.datac(\sound|WideOr12~5_combout ),
	.datad(\sound|WideOr12~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12 .lut_mask = 16'hFFF7;
defparam \sound|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \sound|counter[4] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[4]~25_combout ),
	.asdata(\sound|WideOr12~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[4] .is_wysiwyg = "true";
defparam \sound|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneive_lcell_comb \sound|counter[5]~27 (
// Equation(s):
// \sound|counter[5]~27_combout  = (\sound|counter [5] & (\sound|counter[4]~26  & VCC)) # (!\sound|counter [5] & (!\sound|counter[4]~26 ))
// \sound|counter[5]~28  = CARRY((!\sound|counter [5] & !\sound|counter[4]~26 ))

	.dataa(\sound|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[4]~26 ),
	.combout(\sound|counter[5]~27_combout ),
	.cout(\sound|counter[5]~28 ));
// synopsys translate_off
defparam \sound|counter[5]~27 .lut_mask = 16'hA505;
defparam \sound|counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \sound|WideOr11~4 (
// Equation(s):
// \sound|WideOr11~4_combout  = (\sound|Equal44~2_combout ) # ((\sound|Equal8~2_combout ) # (\sound|Equal40~0_combout ))

	.dataa(gnd),
	.datab(\sound|Equal44~2_combout ),
	.datac(\sound|Equal8~2_combout ),
	.datad(\sound|Equal40~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~4 .lut_mask = 16'hFFFC;
defparam \sound|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \sound|WideOr11~5 (
// Equation(s):
// \sound|WideOr11~5_combout  = (\sound|Equal9~1_combout ) # ((\sound|Equal42~0_combout ) # ((\sound|Equal32~1_combout ) # (\sound|Equal43~2_combout )))

	.dataa(\sound|Equal9~1_combout ),
	.datab(\sound|Equal42~0_combout ),
	.datac(\sound|Equal32~1_combout ),
	.datad(\sound|Equal43~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~5 .lut_mask = 16'hFFFE;
defparam \sound|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N6
cycloneive_lcell_comb \sound|Equal1~1 (
// Equation(s):
// \sound|Equal1~1_combout  = (\cpu|regfile|q0 [1] & (\sound|Equal0~6_combout  & (\sound|Equal1~0_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal0~6_combout ),
	.datac(\sound|Equal1~0_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal1~1 .lut_mask = 16'h0080;
defparam \sound|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \sound|WideOr11~3 (
// Equation(s):
// \sound|WideOr11~3_combout  = (\sound|Equal22~0_combout ) # ((\sound|Equal37~0_combout ) # (\sound|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\sound|Equal22~0_combout ),
	.datac(\sound|Equal37~0_combout ),
	.datad(\sound|Equal1~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~3 .lut_mask = 16'hFFFC;
defparam \sound|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \sound|Equal14~1 (
// Equation(s):
// \sound|Equal14~1_combout  = (\cpu|regfile|q0 [0] & (\sound|Equal14~0_combout  & (\sound|Equal0~6_combout  & !\cpu|regfile|q0 [4])))

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\sound|Equal14~0_combout ),
	.datac(\sound|Equal0~6_combout ),
	.datad(\cpu|regfile|q0 [4]),
	.cin(gnd),
	.combout(\sound|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|Equal14~1 .lut_mask = 16'h0080;
defparam \sound|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \sound|WideOr11~0 (
// Equation(s):
// \sound|WideOr11~0_combout  = (!\sound|Equal27~0_combout  & (((\cpu|regfile|q0 [0]) # (!\sound|Equal12~2_combout )) # (!\sound|Equal33~1_combout )))

	.dataa(\sound|Equal33~1_combout ),
	.datab(\sound|Equal12~2_combout ),
	.datac(\cpu|regfile|q0 [0]),
	.datad(\sound|Equal27~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~0 .lut_mask = 16'h00F7;
defparam \sound|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \sound|WideOr11~1 (
// Equation(s):
// \sound|WideOr11~1_combout  = (!\sound|Equal51~1_combout  & (!\sound|Equal46~1_combout  & (!\sound|Equal36~1_combout  & !\sound|Equal16~1_combout )))

	.dataa(\sound|Equal51~1_combout ),
	.datab(\sound|Equal46~1_combout ),
	.datac(\sound|Equal36~1_combout ),
	.datad(\sound|Equal16~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~1 .lut_mask = 16'h0001;
defparam \sound|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \sound|WideOr11~2 (
// Equation(s):
// \sound|WideOr11~2_combout  = (!\sound|Equal14~1_combout  & (\sound|WideOr11~0_combout  & (\sound|WideOr11~1_combout  & \sound|WideOr12~3_combout )))

	.dataa(\sound|Equal14~1_combout ),
	.datab(\sound|WideOr11~0_combout ),
	.datac(\sound|WideOr11~1_combout ),
	.datad(\sound|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11~2 .lut_mask = 16'h4000;
defparam \sound|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \sound|WideOr11 (
// Equation(s):
// \sound|WideOr11~combout  = (\sound|WideOr11~4_combout ) # ((\sound|WideOr11~5_combout ) # ((\sound|WideOr11~3_combout ) # (!\sound|WideOr11~2_combout )))

	.dataa(\sound|WideOr11~4_combout ),
	.datab(\sound|WideOr11~5_combout ),
	.datac(\sound|WideOr11~3_combout ),
	.datad(\sound|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr11 .lut_mask = 16'hFEFF;
defparam \sound|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \sound|counter[5] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[5]~27_combout ),
	.asdata(\sound|WideOr11~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[5] .is_wysiwyg = "true";
defparam \sound|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneive_lcell_comb \sound|counter[6]~29 (
// Equation(s):
// \sound|counter[6]~29_combout  = (\sound|counter [6] & ((GND) # (!\sound|counter[5]~28 ))) # (!\sound|counter [6] & (\sound|counter[5]~28  $ (GND)))
// \sound|counter[6]~30  = CARRY((\sound|counter [6]) # (!\sound|counter[5]~28 ))

	.dataa(gnd),
	.datab(\sound|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[5]~28 ),
	.combout(\sound|counter[6]~29_combout ),
	.cout(\sound|counter[6]~30 ));
// synopsys translate_off
defparam \sound|counter[6]~29 .lut_mask = 16'h3CCF;
defparam \sound|counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \sound|counter[6]~feeder (
// Equation(s):
// \sound|counter[6]~feeder_combout  = \sound|counter[6]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sound|counter[6]~29_combout ),
	.cin(gnd),
	.combout(\sound|counter[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sound|counter[6]~feeder .lut_mask = 16'hFF00;
defparam \sound|counter[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneive_lcell_comb \sound|WideOr5~4 (
// Equation(s):
// \sound|WideOr5~4_combout  = (!\sound|Equal32~1_combout  & (!\sound|Equal50~0_combout  & !\sound|Equal25~1_combout ))

	.dataa(\sound|Equal32~1_combout ),
	.datab(gnd),
	.datac(\sound|Equal50~0_combout ),
	.datad(\sound|Equal25~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~4 .lut_mask = 16'h0005;
defparam \sound|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneive_lcell_comb \sound|WideOr10~2 (
// Equation(s):
// \sound|WideOr10~2_combout  = (\sound|Equal20~1_combout ) # ((\sound|Equal42~0_combout ) # ((\sound|Equal10~1_combout ) # (!\sound|WideOr5~4_combout )))

	.dataa(\sound|Equal20~1_combout ),
	.datab(\sound|Equal42~0_combout ),
	.datac(\sound|WideOr5~4_combout ),
	.datad(\sound|Equal10~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr10~2 .lut_mask = 16'hFFEF;
defparam \sound|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \sound|WideOr7~3 (
// Equation(s):
// \sound|WideOr7~3_combout  = ((\cpu|regfile|q0 [1]) # (!\sound|Equal0~6_combout )) # (!\sound|Equal16~0_combout )

	.dataa(\sound|Equal16~0_combout ),
	.datab(gnd),
	.datac(\sound|Equal0~6_combout ),
	.datad(\cpu|regfile|q0 [1]),
	.cin(gnd),
	.combout(\sound|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~3 .lut_mask = 16'hFF5F;
defparam \sound|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneive_lcell_comb \sound|WideOr7~4 (
// Equation(s):
// \sound|WideOr7~4_combout  = (!\sound|Equal24~0_combout  & ((!\sound|Equal2~0_combout ) # (!\sound|Equal0~4_combout )))

	.dataa(\sound|Equal0~4_combout ),
	.datab(gnd),
	.datac(\sound|Equal2~0_combout ),
	.datad(\sound|Equal24~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~4 .lut_mask = 16'h005F;
defparam \sound|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \sound|WideOr7~5 (
// Equation(s):
// \sound|WideOr7~5_combout  = (!\sound|Equal36~1_combout  & (!\sound|Equal39~2_combout  & (\sound|WideOr14~1_combout  & \sound|WideOr7~4_combout )))

	.dataa(\sound|Equal36~1_combout ),
	.datab(\sound|Equal39~2_combout ),
	.datac(\sound|WideOr14~1_combout ),
	.datad(\sound|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~5 .lut_mask = 16'h1000;
defparam \sound|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \sound|WideOr7~6 (
// Equation(s):
// \sound|WideOr7~6_combout  = (\sound|WideOr7~3_combout  & (!\sound|Equal37~0_combout  & (\sound|WideOr7~2_combout  & \sound|WideOr7~5_combout )))

	.dataa(\sound|WideOr7~3_combout ),
	.datab(\sound|Equal37~0_combout ),
	.datac(\sound|WideOr7~2_combout ),
	.datad(\sound|WideOr7~5_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~6 .lut_mask = 16'h2000;
defparam \sound|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \sound|WideOr10 (
// Equation(s):
// \sound|WideOr10~combout  = ((\sound|WideOr10~2_combout ) # (!\sound|WideOr7~6_combout )) # (!\sound|WideOr10~1_combout )

	.dataa(gnd),
	.datab(\sound|WideOr10~1_combout ),
	.datac(\sound|WideOr10~2_combout ),
	.datad(\sound|WideOr7~6_combout ),
	.cin(gnd),
	.combout(\sound|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr10 .lut_mask = 16'hF3FF;
defparam \sound|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \sound|counter[6] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[6]~feeder_combout ),
	.asdata(\sound|WideOr10~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[6] .is_wysiwyg = "true";
defparam \sound|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneive_lcell_comb \sound|counter[7]~31 (
// Equation(s):
// \sound|counter[7]~31_combout  = (\sound|counter [7] & (\sound|counter[6]~30  & VCC)) # (!\sound|counter [7] & (!\sound|counter[6]~30 ))
// \sound|counter[7]~32  = CARRY((!\sound|counter [7] & !\sound|counter[6]~30 ))

	.dataa(\sound|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[6]~30 ),
	.combout(\sound|counter[7]~31_combout ),
	.cout(\sound|counter[7]~32 ));
// synopsys translate_off
defparam \sound|counter[7]~31 .lut_mask = 16'hA505;
defparam \sound|counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \sound|WideOr5~3 (
// Equation(s):
// \sound|WideOr5~3_combout  = (!\sound|Equal10~1_combout  & (!\sound|Equal28~0_combout  & (!\sound|Equal40~0_combout  & !\sound|Equal39~2_combout )))

	.dataa(\sound|Equal10~1_combout ),
	.datab(\sound|Equal28~0_combout ),
	.datac(\sound|Equal40~0_combout ),
	.datad(\sound|Equal39~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~3 .lut_mask = 16'h0001;
defparam \sound|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \sound|WideOr9~8 (
// Equation(s):
// \sound|WideOr9~8_combout  = (\sound|WideOr5~3_combout  & (\sound|WideOr9~7_combout  & \sound|WideOr15~3_combout ))

	.dataa(\sound|WideOr5~3_combout ),
	.datab(gnd),
	.datac(\sound|WideOr9~7_combout ),
	.datad(\sound|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~8 .lut_mask = 16'hA000;
defparam \sound|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \sound|WideOr9~4 (
// Equation(s):
// \sound|WideOr9~4_combout  = ((\cpu|regfile|q0 [1]) # ((!\sound|Equal16~0_combout ) # (!\sound|Equal51~0_combout ))) # (!\cpu|regfile|q0 [0])

	.dataa(\cpu|regfile|q0 [0]),
	.datab(\cpu|regfile|q0 [1]),
	.datac(\sound|Equal51~0_combout ),
	.datad(\sound|Equal16~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~4 .lut_mask = 16'hDFFF;
defparam \sound|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \sound|WideOr9~5 (
// Equation(s):
// \sound|WideOr9~5_combout  = (!\sound|Equal9~1_combout  & (!\sound|Equal17~0_combout  & (!\sound|Equal11~1_combout  & \sound|WideOr9~4_combout )))

	.dataa(\sound|Equal9~1_combout ),
	.datab(\sound|Equal17~0_combout ),
	.datac(\sound|Equal11~1_combout ),
	.datad(\sound|WideOr9~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~5 .lut_mask = 16'h0100;
defparam \sound|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N20
cycloneive_lcell_comb \sound|WideOr9~6 (
// Equation(s):
// \sound|WideOr9~6_combout  = (!\sound|Equal41~2_combout  & (!\sound|Equal0~5_combout  & (\sound|WideOr9~5_combout  & \sound|WideOr9~3_combout )))

	.dataa(\sound|Equal41~2_combout ),
	.datab(\sound|Equal0~5_combout ),
	.datac(\sound|WideOr9~5_combout ),
	.datad(\sound|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9~6 .lut_mask = 16'h1000;
defparam \sound|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneive_lcell_comb \sound|WideOr9 (
// Equation(s):
// \sound|WideOr9~combout  = (\sound|WideOr9~2_combout  & (\sound|WideOr9~8_combout  & (\sound|WideOr9~6_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|WideOr9~2_combout ),
	.datab(\sound|WideOr9~8_combout ),
	.datac(\sound|WideOr9~6_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr9 .lut_mask = 16'h8000;
defparam \sound|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \sound|counter[7] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[7]~31_combout ),
	.asdata(\sound|WideOr9~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[7] .is_wysiwyg = "true";
defparam \sound|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneive_lcell_comb \sound|counter[8]~33 (
// Equation(s):
// \sound|counter[8]~33_combout  = (\sound|counter [8] & ((GND) # (!\sound|counter[7]~32 ))) # (!\sound|counter [8] & (\sound|counter[7]~32  $ (GND)))
// \sound|counter[8]~34  = CARRY((\sound|counter [8]) # (!\sound|counter[7]~32 ))

	.dataa(gnd),
	.datab(\sound|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[7]~32 ),
	.combout(\sound|counter[8]~33_combout ),
	.cout(\sound|counter[8]~34 ));
// synopsys translate_off
defparam \sound|counter[8]~33 .lut_mask = 16'h3CCF;
defparam \sound|counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneive_lcell_comb \sound|WideOr12~2 (
// Equation(s):
// \sound|WideOr12~2_combout  = (!\sound|Equal11~1_combout  & ((!\sound|Equal0~4_combout ) # (!\sound|Equal2~0_combout )))

	.dataa(\sound|Equal2~0_combout ),
	.datab(gnd),
	.datac(\sound|Equal0~4_combout ),
	.datad(\sound|Equal11~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr12~2 .lut_mask = 16'h005F;
defparam \sound|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneive_lcell_comb \sound|WideOr3~2 (
// Equation(s):
// \sound|WideOr3~2_combout  = (!\sound|Equal33~2_combout  & (!\sound|Equal30~0_combout  & (!\sound|Equal19~0_combout  & \sound|WideOr12~2_combout )))

	.dataa(\sound|Equal33~2_combout ),
	.datab(\sound|Equal30~0_combout ),
	.datac(\sound|Equal19~0_combout ),
	.datad(\sound|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr3~2 .lut_mask = 16'h0100;
defparam \sound|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneive_lcell_comb \sound|WideOr8~1 (
// Equation(s):
// \sound|WideOr8~1_combout  = (!\sound|Equal23~1_combout  & (!\sound|Equal24~0_combout  & (!\sound|Equal3~1_combout  & \sound|WideOr3~2_combout )))

	.dataa(\sound|Equal23~1_combout ),
	.datab(\sound|Equal24~0_combout ),
	.datac(\sound|Equal3~1_combout ),
	.datad(\sound|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr8~1 .lut_mask = 16'h0100;
defparam \sound|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneive_lcell_comb \sound|WideOr8 (
// Equation(s):
// \sound|WideOr8~combout  = (\sound|WideOr8~1_combout  & (\sound|WideOr8~0_combout  & (\sound|WideNor0~combout  & \sound|WideOr11~2_combout )))

	.dataa(\sound|WideOr8~1_combout ),
	.datab(\sound|WideOr8~0_combout ),
	.datac(\sound|WideNor0~combout ),
	.datad(\sound|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr8 .lut_mask = 16'h8000;
defparam \sound|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \sound|counter[8] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[8]~33_combout ),
	.asdata(\sound|WideOr8~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[8] .is_wysiwyg = "true";
defparam \sound|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneive_lcell_comb \sound|counter[9]~35 (
// Equation(s):
// \sound|counter[9]~35_combout  = (\sound|counter [9] & (\sound|counter[8]~34  & VCC)) # (!\sound|counter [9] & (!\sound|counter[8]~34 ))
// \sound|counter[9]~36  = CARRY((!\sound|counter [9] & !\sound|counter[8]~34 ))

	.dataa(gnd),
	.datab(\sound|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[8]~34 ),
	.combout(\sound|counter[9]~35_combout ),
	.cout(\sound|counter[9]~36 ));
// synopsys translate_off
defparam \sound|counter[9]~35 .lut_mask = 16'hC303;
defparam \sound|counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneive_lcell_comb \sound|WideOr2~5 (
// Equation(s):
// \sound|WideOr2~5_combout  = (!\sound|Equal21~0_combout  & (((!\sound|Equal0~8_combout ) # (!\sound|Equal16~0_combout )) # (!\cpu|regfile|q0 [1])))

	.dataa(\cpu|regfile|q0 [1]),
	.datab(\sound|Equal16~0_combout ),
	.datac(\sound|Equal0~8_combout ),
	.datad(\sound|Equal21~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~5 .lut_mask = 16'h007F;
defparam \sound|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N12
cycloneive_lcell_comb \sound|WideOr7~8 (
// Equation(s):
// \sound|WideOr7~8_combout  = (!\sound|Equal43~2_combout  & (!\sound|Equal12~3_combout  & ((\cpu|regfile|q0 [4]) # (!\sound|Equal7~0_combout ))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal43~2_combout ),
	.datac(\sound|Equal7~0_combout ),
	.datad(\sound|Equal12~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~8 .lut_mask = 16'h0023;
defparam \sound|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N26
cycloneive_lcell_comb \sound|WideOr7~7 (
// Equation(s):
// \sound|WideOr7~7_combout  = (!\sound|Equal11~1_combout  & (\sound|WideOr2~5_combout  & \sound|WideOr7~8_combout ))

	.dataa(\sound|Equal11~1_combout ),
	.datab(gnd),
	.datac(\sound|WideOr2~5_combout ),
	.datad(\sound|WideOr7~8_combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7~7 .lut_mask = 16'h5000;
defparam \sound|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneive_lcell_comb \sound|WideOr7 (
// Equation(s):
// \sound|WideOr7~combout  = (!\sound|Equal17~0_combout  & (\sound|WideOr7~7_combout  & (\sound|WideOr7~6_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|Equal17~0_combout ),
	.datab(\sound|WideOr7~7_combout ),
	.datac(\sound|WideOr7~6_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr7 .lut_mask = 16'h4000;
defparam \sound|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \sound|counter[9] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[9]~35_combout ),
	.asdata(\sound|WideOr7~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[9] .is_wysiwyg = "true";
defparam \sound|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneive_lcell_comb \sound|counter[10]~37 (
// Equation(s):
// \sound|counter[10]~37_combout  = (\sound|counter [10] & ((GND) # (!\sound|counter[9]~36 ))) # (!\sound|counter [10] & (\sound|counter[9]~36  $ (GND)))
// \sound|counter[10]~38  = CARRY((\sound|counter [10]) # (!\sound|counter[9]~36 ))

	.dataa(gnd),
	.datab(\sound|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[9]~36 ),
	.combout(\sound|counter[10]~37_combout ),
	.cout(\sound|counter[10]~38 ));
// synopsys translate_off
defparam \sound|counter[10]~37 .lut_mask = 16'h3CCF;
defparam \sound|counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \sound|WideOr6~0 (
// Equation(s):
// \sound|WideOr6~0_combout  = (!\sound|Equal24~0_combout  & (!\sound|Equal22~0_combout  & (!\sound|Equal0~5_combout  & !\sound|Equal9~1_combout )))

	.dataa(\sound|Equal24~0_combout ),
	.datab(\sound|Equal22~0_combout ),
	.datac(\sound|Equal0~5_combout ),
	.datad(\sound|Equal9~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~0 .lut_mask = 16'h0001;
defparam \sound|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \sound|WideOr6~1 (
// Equation(s):
// \sound|WideOr6~1_combout  = (\sound|Equal37~0_combout ) # (((\sound|Equal12~3_combout ) # (\sound|Equal3~1_combout )) # (!\sound|WideOr11~0_combout ))

	.dataa(\sound|Equal37~0_combout ),
	.datab(\sound|WideOr11~0_combout ),
	.datac(\sound|Equal12~3_combout ),
	.datad(\sound|Equal3~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~1 .lut_mask = 16'hFFFB;
defparam \sound|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneive_lcell_comb \sound|WideOr6~2 (
// Equation(s):
// \sound|WideOr6~2_combout  = (\sound|Equal44~2_combout ) # ((\sound|Equal50~0_combout ) # ((\sound|WideOr6~1_combout ) # (!\sound|WideOr6~0_combout )))

	.dataa(\sound|Equal44~2_combout ),
	.datab(\sound|Equal50~0_combout ),
	.datac(\sound|WideOr6~0_combout ),
	.datad(\sound|WideOr6~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~2 .lut_mask = 16'hFFEF;
defparam \sound|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneive_lcell_comb \sound|WideOr6~5 (
// Equation(s):
// \sound|WideOr6~5_combout  = (\sound|WideOr6~4_combout  & (!\sound|WideOr6~2_combout  & (\sound|WideNor0~combout  & \sound|WideOr8~0_combout )))

	.dataa(\sound|WideOr6~4_combout ),
	.datab(\sound|WideOr6~2_combout ),
	.datac(\sound|WideNor0~combout ),
	.datad(\sound|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr6~5 .lut_mask = 16'h2000;
defparam \sound|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \sound|counter[10] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[10]~37_combout ),
	.asdata(\sound|WideOr6~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[10] .is_wysiwyg = "true";
defparam \sound|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneive_lcell_comb \sound|counter[11]~39 (
// Equation(s):
// \sound|counter[11]~39_combout  = (\sound|counter [11] & (\sound|counter[10]~38  & VCC)) # (!\sound|counter [11] & (!\sound|counter[10]~38 ))
// \sound|counter[11]~40  = CARRY((!\sound|counter [11] & !\sound|counter[10]~38 ))

	.dataa(\sound|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[10]~38 ),
	.combout(\sound|counter[11]~39_combout ),
	.cout(\sound|counter[11]~40 ));
// synopsys translate_off
defparam \sound|counter[11]~39 .lut_mask = 16'hA505;
defparam \sound|counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneive_lcell_comb \sound|WideOr5~5 (
// Equation(s):
// \sound|WideOr5~5_combout  = (\sound|WideOr16~3_combout  & (\sound|WideOr5~3_combout  & \sound|WideOr5~4_combout ))

	.dataa(\sound|WideOr16~3_combout ),
	.datab(gnd),
	.datac(\sound|WideOr5~3_combout ),
	.datad(\sound|WideOr5~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~5 .lut_mask = 16'hA000;
defparam \sound|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \sound|WideOr5~0 (
// Equation(s):
// \sound|WideOr5~0_combout  = (!\sound|Equal15~0_combout  & ((\cpu|regfile|q0 [4]) # ((!\sound|Equal9~2_combout ) # (!\sound|Equal12~2_combout ))))

	.dataa(\cpu|regfile|q0 [4]),
	.datab(\sound|Equal12~2_combout ),
	.datac(\sound|Equal15~0_combout ),
	.datad(\sound|Equal9~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~0 .lut_mask = 16'h0B0F;
defparam \sound|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \sound|WideOr5~1 (
// Equation(s):
// \sound|WideOr5~1_combout  = (!\sound|Equal51~1_combout  & (!\sound|Equal22~0_combout  & (!\sound|Equal34~2_combout  & !\sound|Equal17~0_combout )))

	.dataa(\sound|Equal51~1_combout ),
	.datab(\sound|Equal22~0_combout ),
	.datac(\sound|Equal34~2_combout ),
	.datad(\sound|Equal17~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~1 .lut_mask = 16'h0001;
defparam \sound|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneive_lcell_comb \sound|WideOr5~2 (
// Equation(s):
// \sound|WideOr5~2_combout  = (!\sound|Equal41~2_combout  & (!\sound|Equal0~5_combout  & (\sound|WideOr5~0_combout  & \sound|WideOr5~1_combout )))

	.dataa(\sound|Equal41~2_combout ),
	.datab(\sound|Equal0~5_combout ),
	.datac(\sound|WideOr5~0_combout ),
	.datad(\sound|WideOr5~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5~2 .lut_mask = 16'h1000;
defparam \sound|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneive_lcell_comb \sound|WideOr5 (
// Equation(s):
// \sound|WideOr5~combout  = (\sound|WideOr14~2_combout  & (\sound|WideOr5~5_combout  & (\sound|WideNor0~combout  & \sound|WideOr5~2_combout )))

	.dataa(\sound|WideOr14~2_combout ),
	.datab(\sound|WideOr5~5_combout ),
	.datac(\sound|WideNor0~combout ),
	.datad(\sound|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr5 .lut_mask = 16'h8000;
defparam \sound|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \sound|counter[11] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[11]~39_combout ),
	.asdata(\sound|WideOr5~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[11] .is_wysiwyg = "true";
defparam \sound|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \sound|counter[12]~41 (
// Equation(s):
// \sound|counter[12]~41_combout  = (\sound|counter [12] & ((GND) # (!\sound|counter[11]~40 ))) # (!\sound|counter [12] & (\sound|counter[11]~40  $ (GND)))
// \sound|counter[12]~42  = CARRY((\sound|counter [12]) # (!\sound|counter[11]~40 ))

	.dataa(\sound|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[11]~40 ),
	.combout(\sound|counter[12]~41_combout ),
	.cout(\sound|counter[12]~42 ));
// synopsys translate_off
defparam \sound|counter[12]~41 .lut_mask = 16'h5AAF;
defparam \sound|counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \sound|WideOr2~2 (
// Equation(s):
// \sound|WideOr2~2_combout  = (!\sound|Equal10~1_combout  & (!\sound|Equal28~0_combout  & !\sound|Equal29~2_combout ))

	.dataa(gnd),
	.datab(\sound|Equal10~1_combout ),
	.datac(\sound|Equal28~0_combout ),
	.datad(\sound|Equal29~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~2 .lut_mask = 16'h0003;
defparam \sound|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneive_lcell_comb \sound|WideOr2~3 (
// Equation(s):
// \sound|WideOr2~3_combout  = (!\sound|Equal1~1_combout  & (!\sound|Equal27~0_combout  & (!\sound|Equal26~0_combout  & \sound|WideOr2~2_combout )))

	.dataa(\sound|Equal1~1_combout ),
	.datab(\sound|Equal27~0_combout ),
	.datac(\sound|Equal26~0_combout ),
	.datad(\sound|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~3 .lut_mask = 16'h0100;
defparam \sound|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \sound|WideOr4~2 (
// Equation(s):
// \sound|WideOr4~2_combout  = (!\sound|Equal5~1_combout  & (!\sound|Equal16~1_combout  & \sound|WideOr2~3_combout ))

	.dataa(\sound|Equal5~1_combout ),
	.datab(gnd),
	.datac(\sound|Equal16~1_combout ),
	.datad(\sound|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr4~2 .lut_mask = 16'h0500;
defparam \sound|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \sound|WideOr4~1 (
// Equation(s):
// \sound|WideOr4~1_combout  = (\sound|WideOr4~0_combout  & (\sound|WideOr12~1_combout  & \sound|WideOr9~2_combout ))

	.dataa(gnd),
	.datab(\sound|WideOr4~0_combout ),
	.datac(\sound|WideOr12~1_combout ),
	.datad(\sound|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\sound|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr4~1 .lut_mask = 16'hC000;
defparam \sound|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneive_lcell_comb \sound|WideOr4 (
// Equation(s):
// \sound|WideOr4~combout  = (\sound|WideOr4~2_combout  & (!\sound|Equal17~0_combout  & (\sound|WideOr4~1_combout  & \sound|WideNor0~combout )))

	.dataa(\sound|WideOr4~2_combout ),
	.datab(\sound|Equal17~0_combout ),
	.datac(\sound|WideOr4~1_combout ),
	.datad(\sound|WideNor0~combout ),
	.cin(gnd),
	.combout(\sound|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr4 .lut_mask = 16'h2000;
defparam \sound|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \sound|counter[12] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[12]~41_combout ),
	.asdata(\sound|WideOr4~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[12] .is_wysiwyg = "true";
defparam \sound|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneive_lcell_comb \sound|counter[13]~43 (
// Equation(s):
// \sound|counter[13]~43_combout  = (\sound|counter [13] & (\sound|counter[12]~42  & VCC)) # (!\sound|counter [13] & (!\sound|counter[12]~42 ))
// \sound|counter[13]~44  = CARRY((!\sound|counter [13] & !\sound|counter[12]~42 ))

	.dataa(\sound|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[12]~42 ),
	.combout(\sound|counter[13]~43_combout ),
	.cout(\sound|counter[13]~44 ));
// synopsys translate_off
defparam \sound|counter[13]~43 .lut_mask = 16'hA505;
defparam \sound|counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneive_lcell_comb \sound|WideOr3~1 (
// Equation(s):
// \sound|WideOr3~1_combout  = (\sound|Equal12~3_combout ) # (!\sound|WideOr3~0_combout )

	.dataa(gnd),
	.datab(\sound|Equal12~3_combout ),
	.datac(gnd),
	.datad(\sound|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr3~1 .lut_mask = 16'hCCFF;
defparam \sound|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \sound|WideOr3 (
// Equation(s):
// \sound|WideOr3~combout  = ((\sound|WideOr3~1_combout ) # ((!\sound|WideNor0~0_combout ) # (!\sound|WideOr3~3_combout ))) # (!\sound|WideOr3~2_combout )

	.dataa(\sound|WideOr3~2_combout ),
	.datab(\sound|WideOr3~1_combout ),
	.datac(\sound|WideOr3~3_combout ),
	.datad(\sound|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr3 .lut_mask = 16'hDFFF;
defparam \sound|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \sound|counter[13] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[13]~43_combout ),
	.asdata(\sound|WideOr3~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[13] .is_wysiwyg = "true";
defparam \sound|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneive_lcell_comb \sound|counter[14]~45 (
// Equation(s):
// \sound|counter[14]~45_combout  = (\sound|counter [14] & ((GND) # (!\sound|counter[13]~44 ))) # (!\sound|counter [14] & (\sound|counter[13]~44  $ (GND)))
// \sound|counter[14]~46  = CARRY((\sound|counter [14]) # (!\sound|counter[13]~44 ))

	.dataa(\sound|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[13]~44 ),
	.combout(\sound|counter[14]~45_combout ),
	.cout(\sound|counter[14]~46 ));
// synopsys translate_off
defparam \sound|counter[14]~45 .lut_mask = 16'h5AAF;
defparam \sound|counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \sound|WideOr2~7 (
// Equation(s):
// \sound|WideOr2~7_combout  = (!\sound|Equal6~2_combout  & (!\sound|Equal8~2_combout  & ((\cpu|regfile|q0 [4]) # (!\sound|Equal7~0_combout ))))

	.dataa(\sound|Equal6~2_combout ),
	.datab(\cpu|regfile|q0 [4]),
	.datac(\sound|Equal8~2_combout ),
	.datad(\sound|Equal7~0_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~7 .lut_mask = 16'h0405;
defparam \sound|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneive_lcell_comb \sound|WideOr2~6 (
// Equation(s):
// \sound|WideOr2~6_combout  = (\sound|Equal23~1_combout ) # (((\sound|Equal19~0_combout ) # (!\sound|WideOr2~5_combout )) # (!\sound|WideOr2~7_combout ))

	.dataa(\sound|Equal23~1_combout ),
	.datab(\sound|WideOr2~7_combout ),
	.datac(\sound|Equal19~0_combout ),
	.datad(\sound|WideOr2~5_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~6 .lut_mask = 16'hFBFF;
defparam \sound|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N10
cycloneive_lcell_comb \sound|WideOr2~4 (
// Equation(s):
// \sound|WideOr2~4_combout  = (!\sound|WideOr2~3_combout ) # (!\sound|WideOr6~0_combout )

	.dataa(gnd),
	.datab(\sound|WideOr6~0_combout ),
	.datac(gnd),
	.datad(\sound|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2~4 .lut_mask = 16'h33FF;
defparam \sound|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneive_lcell_comb \sound|WideOr2 (
// Equation(s):
// \sound|WideOr2~combout  = (\sound|Equal25~1_combout ) # ((\sound|Equal20~1_combout ) # ((\sound|WideOr2~6_combout ) # (\sound|WideOr2~4_combout )))

	.dataa(\sound|Equal25~1_combout ),
	.datab(\sound|Equal20~1_combout ),
	.datac(\sound|WideOr2~6_combout ),
	.datad(\sound|WideOr2~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr2 .lut_mask = 16'hFFFE;
defparam \sound|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \sound|counter[14] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[14]~45_combout ),
	.asdata(\sound|WideOr2~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[14] .is_wysiwyg = "true";
defparam \sound|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneive_lcell_comb \sound|counter[15]~47 (
// Equation(s):
// \sound|counter[15]~47_combout  = (\sound|counter [15] & (\sound|counter[14]~46  & VCC)) # (!\sound|counter [15] & (!\sound|counter[14]~46 ))
// \sound|counter[15]~48  = CARRY((!\sound|counter [15] & !\sound|counter[14]~46 ))

	.dataa(gnd),
	.datab(\sound|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|counter[14]~46 ),
	.combout(\sound|counter[15]~47_combout ),
	.cout(\sound|counter[15]~48 ));
// synopsys translate_off
defparam \sound|counter[15]~47 .lut_mask = 16'hC303;
defparam \sound|counter[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \sound|WideOr1~6 (
// Equation(s):
// \sound|WideOr1~6_combout  = (\sound|Equal17~0_combout ) # ((\cpu|regfile|q0 [3] & (\cpu|regfile|q0 [2] & \sound|Equal0~4_combout )))

	.dataa(\cpu|regfile|q0 [3]),
	.datab(\sound|Equal17~0_combout ),
	.datac(\cpu|regfile|q0 [2]),
	.datad(\sound|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sound|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr1~6 .lut_mask = 16'hECCC;
defparam \sound|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \sound|WideOr1~4 (
// Equation(s):
// \sound|WideOr1~4_combout  = (\sound|Equal9~1_combout ) # ((\sound|Equal10~1_combout ) # ((\sound|Equal11~1_combout ) # (\sound|WideOr1~6_combout )))

	.dataa(\sound|Equal9~1_combout ),
	.datab(\sound|Equal10~1_combout ),
	.datac(\sound|Equal11~1_combout ),
	.datad(\sound|WideOr1~6_combout ),
	.cin(gnd),
	.combout(\sound|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr1~4 .lut_mask = 16'hFFFE;
defparam \sound|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \sound|WideOr1~5 (
// Equation(s):
// \sound|WideOr1~5_combout  = (\sound|Equal16~1_combout ) # (((\sound|WideOr1~4_combout ) # (!\sound|WideOr2~7_combout )) # (!\sound|WideOr5~0_combout ))

	.dataa(\sound|Equal16~1_combout ),
	.datab(\sound|WideOr5~0_combout ),
	.datac(\sound|WideOr1~4_combout ),
	.datad(\sound|WideOr2~7_combout ),
	.cin(gnd),
	.combout(\sound|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr1~5 .lut_mask = 16'hFBFF;
defparam \sound|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \sound|counter[15] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[15]~47_combout ),
	.asdata(\sound|WideOr1~5_combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[15] .is_wysiwyg = "true";
defparam \sound|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneive_lcell_comb \sound|counter[16]~49 (
// Equation(s):
// \sound|counter[16]~49_combout  = \sound|counter[15]~48  $ (\sound|counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sound|counter [16]),
	.cin(\sound|counter[15]~48 ),
	.combout(\sound|counter[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \sound|counter[16]~49 .lut_mask = 16'h0FF0;
defparam \sound|counter[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N24
cycloneive_lcell_comb \sound|WideOr0 (
// Equation(s):
// \sound|WideOr0~combout  = (\sound|Equal0~5_combout ) # (((\sound|Equal4~3_combout ) # (\sound|Equal3~1_combout )) # (!\sound|WideOr0~1_combout ))

	.dataa(\sound|Equal0~5_combout ),
	.datab(\sound|WideOr0~1_combout ),
	.datac(\sound|Equal4~3_combout ),
	.datad(\sound|Equal3~1_combout ),
	.cin(gnd),
	.combout(\sound|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \sound|WideOr0 .lut_mask = 16'hFFFB;
defparam \sound|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \sound|counter[16] (
	.clk(\CLK20MHZ~inputclkctrl_outclk ),
	.d(\sound|counter[16]~49_combout ),
	.asdata(\sound|WideOr0~combout ),
	.clrn(\RSTN~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sound|Equal52~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|counter[16] .is_wysiwyg = "true";
defparam \sound|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \sound|LessThan0~1 (
// Equation(s):
// \sound|LessThan0~1_cout  = CARRY((!\sound|WideOr15~combout  & \sound|counter [0]))

	.dataa(\sound|WideOr15~combout ),
	.datab(\sound|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sound|LessThan0~1_cout ));
// synopsys translate_off
defparam \sound|LessThan0~1 .lut_mask = 16'h0044;
defparam \sound|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \sound|LessThan0~3 (
// Equation(s):
// \sound|LessThan0~3_cout  = CARRY((\sound|counter [1] & (\sound|WideOr14~combout  & !\sound|LessThan0~1_cout )) # (!\sound|counter [1] & ((\sound|WideOr14~combout ) # (!\sound|LessThan0~1_cout ))))

	.dataa(\sound|counter [1]),
	.datab(\sound|WideOr14~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~1_cout ),
	.combout(),
	.cout(\sound|LessThan0~3_cout ));
// synopsys translate_off
defparam \sound|LessThan0~3 .lut_mask = 16'h004D;
defparam \sound|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \sound|LessThan0~5 (
// Equation(s):
// \sound|LessThan0~5_cout  = CARRY((\sound|counter [2] & ((!\sound|LessThan0~3_cout ) # (!\sound|WideOr13~1_combout ))) # (!\sound|counter [2] & (!\sound|WideOr13~1_combout  & !\sound|LessThan0~3_cout )))

	.dataa(\sound|counter [2]),
	.datab(\sound|WideOr13~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~3_cout ),
	.combout(),
	.cout(\sound|LessThan0~5_cout ));
// synopsys translate_off
defparam \sound|LessThan0~5 .lut_mask = 16'h002B;
defparam \sound|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \sound|LessThan0~7 (
// Equation(s):
// \sound|LessThan0~7_cout  = CARRY((\sound|counter [3] & (\sound|WideOr12~combout  & !\sound|LessThan0~5_cout )) # (!\sound|counter [3] & ((\sound|WideOr12~combout ) # (!\sound|LessThan0~5_cout ))))

	.dataa(\sound|counter [3]),
	.datab(\sound|WideOr12~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~5_cout ),
	.combout(),
	.cout(\sound|LessThan0~7_cout ));
// synopsys translate_off
defparam \sound|LessThan0~7 .lut_mask = 16'h004D;
defparam \sound|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \sound|LessThan0~9 (
// Equation(s):
// \sound|LessThan0~9_cout  = CARRY((\sound|counter [4] & ((!\sound|LessThan0~7_cout ) # (!\sound|WideOr11~combout ))) # (!\sound|counter [4] & (!\sound|WideOr11~combout  & !\sound|LessThan0~7_cout )))

	.dataa(\sound|counter [4]),
	.datab(\sound|WideOr11~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~7_cout ),
	.combout(),
	.cout(\sound|LessThan0~9_cout ));
// synopsys translate_off
defparam \sound|LessThan0~9 .lut_mask = 16'h002B;
defparam \sound|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \sound|LessThan0~11 (
// Equation(s):
// \sound|LessThan0~11_cout  = CARRY((\sound|counter [5] & (\sound|WideOr10~combout  & !\sound|LessThan0~9_cout )) # (!\sound|counter [5] & ((\sound|WideOr10~combout ) # (!\sound|LessThan0~9_cout ))))

	.dataa(\sound|counter [5]),
	.datab(\sound|WideOr10~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~9_cout ),
	.combout(),
	.cout(\sound|LessThan0~11_cout ));
// synopsys translate_off
defparam \sound|LessThan0~11 .lut_mask = 16'h004D;
defparam \sound|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \sound|LessThan0~13 (
// Equation(s):
// \sound|LessThan0~13_cout  = CARRY((\sound|WideOr9~combout  & (\sound|counter [6] & !\sound|LessThan0~11_cout )) # (!\sound|WideOr9~combout  & ((\sound|counter [6]) # (!\sound|LessThan0~11_cout ))))

	.dataa(\sound|WideOr9~combout ),
	.datab(\sound|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~11_cout ),
	.combout(),
	.cout(\sound|LessThan0~13_cout ));
// synopsys translate_off
defparam \sound|LessThan0~13 .lut_mask = 16'h004D;
defparam \sound|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \sound|LessThan0~15 (
// Equation(s):
// \sound|LessThan0~15_cout  = CARRY((\sound|WideOr8~combout  & ((!\sound|LessThan0~13_cout ) # (!\sound|counter [7]))) # (!\sound|WideOr8~combout  & (!\sound|counter [7] & !\sound|LessThan0~13_cout )))

	.dataa(\sound|WideOr8~combout ),
	.datab(\sound|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~13_cout ),
	.combout(),
	.cout(\sound|LessThan0~15_cout ));
// synopsys translate_off
defparam \sound|LessThan0~15 .lut_mask = 16'h002B;
defparam \sound|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \sound|LessThan0~17 (
// Equation(s):
// \sound|LessThan0~17_cout  = CARRY((\sound|WideOr7~combout  & (\sound|counter [8] & !\sound|LessThan0~15_cout )) # (!\sound|WideOr7~combout  & ((\sound|counter [8]) # (!\sound|LessThan0~15_cout ))))

	.dataa(\sound|WideOr7~combout ),
	.datab(\sound|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~15_cout ),
	.combout(),
	.cout(\sound|LessThan0~17_cout ));
// synopsys translate_off
defparam \sound|LessThan0~17 .lut_mask = 16'h004D;
defparam \sound|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \sound|LessThan0~19 (
// Equation(s):
// \sound|LessThan0~19_cout  = CARRY((\sound|counter [9] & (\sound|WideOr6~5_combout  & !\sound|LessThan0~17_cout )) # (!\sound|counter [9] & ((\sound|WideOr6~5_combout ) # (!\sound|LessThan0~17_cout ))))

	.dataa(\sound|counter [9]),
	.datab(\sound|WideOr6~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~17_cout ),
	.combout(),
	.cout(\sound|LessThan0~19_cout ));
// synopsys translate_off
defparam \sound|LessThan0~19 .lut_mask = 16'h004D;
defparam \sound|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \sound|LessThan0~21 (
// Equation(s):
// \sound|LessThan0~21_cout  = CARRY((\sound|WideOr5~combout  & (\sound|counter [10] & !\sound|LessThan0~19_cout )) # (!\sound|WideOr5~combout  & ((\sound|counter [10]) # (!\sound|LessThan0~19_cout ))))

	.dataa(\sound|WideOr5~combout ),
	.datab(\sound|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~19_cout ),
	.combout(),
	.cout(\sound|LessThan0~21_cout ));
// synopsys translate_off
defparam \sound|LessThan0~21 .lut_mask = 16'h004D;
defparam \sound|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \sound|LessThan0~23 (
// Equation(s):
// \sound|LessThan0~23_cout  = CARRY((\sound|counter [11] & (\sound|WideOr4~combout  & !\sound|LessThan0~21_cout )) # (!\sound|counter [11] & ((\sound|WideOr4~combout ) # (!\sound|LessThan0~21_cout ))))

	.dataa(\sound|counter [11]),
	.datab(\sound|WideOr4~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~21_cout ),
	.combout(),
	.cout(\sound|LessThan0~23_cout ));
// synopsys translate_off
defparam \sound|LessThan0~23 .lut_mask = 16'h004D;
defparam \sound|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \sound|LessThan0~25 (
// Equation(s):
// \sound|LessThan0~25_cout  = CARRY((\sound|WideOr3~combout  & (\sound|counter [12] & !\sound|LessThan0~23_cout )) # (!\sound|WideOr3~combout  & ((\sound|counter [12]) # (!\sound|LessThan0~23_cout ))))

	.dataa(\sound|WideOr3~combout ),
	.datab(\sound|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~23_cout ),
	.combout(),
	.cout(\sound|LessThan0~25_cout ));
// synopsys translate_off
defparam \sound|LessThan0~25 .lut_mask = 16'h004D;
defparam \sound|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \sound|LessThan0~27 (
// Equation(s):
// \sound|LessThan0~27_cout  = CARRY((\sound|counter [13] & (\sound|WideOr2~combout  & !\sound|LessThan0~25_cout )) # (!\sound|counter [13] & ((\sound|WideOr2~combout ) # (!\sound|LessThan0~25_cout ))))

	.dataa(\sound|counter [13]),
	.datab(\sound|WideOr2~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~25_cout ),
	.combout(),
	.cout(\sound|LessThan0~27_cout ));
// synopsys translate_off
defparam \sound|LessThan0~27 .lut_mask = 16'h004D;
defparam \sound|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \sound|LessThan0~29 (
// Equation(s):
// \sound|LessThan0~29_cout  = CARRY((\sound|WideOr1~5_combout  & (\sound|counter [14] & !\sound|LessThan0~27_cout )) # (!\sound|WideOr1~5_combout  & ((\sound|counter [14]) # (!\sound|LessThan0~27_cout ))))

	.dataa(\sound|WideOr1~5_combout ),
	.datab(\sound|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|LessThan0~27_cout ),
	.combout(),
	.cout(\sound|LessThan0~29_cout ));
// synopsys translate_off
defparam \sound|LessThan0~29 .lut_mask = 16'h004D;
defparam \sound|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \sound|LessThan0~30 (
// Equation(s):
// \sound|LessThan0~30_combout  = (\sound|WideOr0~combout  & (\sound|counter [15] & \sound|LessThan0~29_cout )) # (!\sound|WideOr0~combout  & ((\sound|counter [15]) # (\sound|LessThan0~29_cout )))

	.dataa(\sound|WideOr0~combout ),
	.datab(\sound|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sound|LessThan0~29_cout ),
	.combout(\sound|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \sound|LessThan0~30 .lut_mask = 16'hD4D4;
defparam \sound|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneive_lcell_comb \sound|LessThan0~32 (
// Equation(s):
// \sound|LessThan0~32_combout  = (\sound|counter [16]) # (\sound|LessThan0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sound|counter [16]),
	.datad(\sound|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\sound|LessThan0~32_combout ),
	.cout());
// synopsys translate_off
defparam \sound|LessThan0~32 .lut_mask = 16'hFFF0;
defparam \sound|LessThan0~32 .sum_lutc_input = "datac";
// synopsys translate_on

assign SEGX_A[0] = \SEGX_A[0]~output_o ;

assign SEGX_A[1] = \SEGX_A[1]~output_o ;

assign SEGX_A[2] = \SEGX_A[2]~output_o ;

assign SEGX_A[3] = \SEGX_A[3]~output_o ;

assign SEGX_A[4] = \SEGX_A[4]~output_o ;

assign SEGX_A[5] = \SEGX_A[5]~output_o ;

assign SEGX_A[6] = \SEGX_A[6]~output_o ;

assign SEGX_A[7] = \SEGX_A[7]~output_o ;

assign SEGX_B[0] = \SEGX_B[0]~output_o ;

assign SEGX_B[1] = \SEGX_B[1]~output_o ;

assign SEGX_B[2] = \SEGX_B[2]~output_o ;

assign SEGX_B[3] = \SEGX_B[3]~output_o ;

assign SEGX_B[4] = \SEGX_B[4]~output_o ;

assign SEGX_B[5] = \SEGX_B[5]~output_o ;

assign SEGX_B[6] = \SEGX_B[6]~output_o ;

assign SEGX_B[7] = \SEGX_B[7]~output_o ;

assign SEGX_C[0] = \SEGX_C[0]~output_o ;

assign SEGX_C[1] = \SEGX_C[1]~output_o ;

assign SEGX_C[2] = \SEGX_C[2]~output_o ;

assign SEGX_C[3] = \SEGX_C[3]~output_o ;

assign SEGX_C[4] = \SEGX_C[4]~output_o ;

assign SEGX_C[5] = \SEGX_C[5]~output_o ;

assign SEGX_C[6] = \SEGX_C[6]~output_o ;

assign SEGX_C[7] = \SEGX_C[7]~output_o ;

assign SEGX_D[0] = \SEGX_D[0]~output_o ;

assign SEGX_D[1] = \SEGX_D[1]~output_o ;

assign SEGX_D[2] = \SEGX_D[2]~output_o ;

assign SEGX_D[3] = \SEGX_D[3]~output_o ;

assign SEGX_D[4] = \SEGX_D[4]~output_o ;

assign SEGX_D[5] = \SEGX_D[5]~output_o ;

assign SEGX_D[6] = \SEGX_D[6]~output_o ;

assign SEGX_D[7] = \SEGX_D[7]~output_o ;

assign SEGX_E[0] = \SEGX_E[0]~output_o ;

assign SEGX_E[1] = \SEGX_E[1]~output_o ;

assign SEGX_E[2] = \SEGX_E[2]~output_o ;

assign SEGX_E[3] = \SEGX_E[3]~output_o ;

assign SEGX_E[4] = \SEGX_E[4]~output_o ;

assign SEGX_E[5] = \SEGX_E[5]~output_o ;

assign SEGX_E[6] = \SEGX_E[6]~output_o ;

assign SEGX_E[7] = \SEGX_E[7]~output_o ;

assign SEGX_F[0] = \SEGX_F[0]~output_o ;

assign SEGX_F[1] = \SEGX_F[1]~output_o ;

assign SEGX_F[2] = \SEGX_F[2]~output_o ;

assign SEGX_F[3] = \SEGX_F[3]~output_o ;

assign SEGX_F[4] = \SEGX_F[4]~output_o ;

assign SEGX_F[5] = \SEGX_F[5]~output_o ;

assign SEGX_F[6] = \SEGX_F[6]~output_o ;

assign SEGX_F[7] = \SEGX_F[7]~output_o ;

assign SEGX_G[0] = \SEGX_G[0]~output_o ;

assign SEGX_G[1] = \SEGX_G[1]~output_o ;

assign SEGX_G[2] = \SEGX_G[2]~output_o ;

assign SEGX_G[3] = \SEGX_G[3]~output_o ;

assign SEGX_G[4] = \SEGX_G[4]~output_o ;

assign SEGX_G[5] = \SEGX_G[5]~output_o ;

assign SEGX_G[6] = \SEGX_G[6]~output_o ;

assign SEGX_G[7] = \SEGX_G[7]~output_o ;

assign SEGX_H[0] = \SEGX_H[0]~output_o ;

assign SEGX_H[1] = \SEGX_H[1]~output_o ;

assign SEGX_H[2] = \SEGX_H[2]~output_o ;

assign SEGX_H[3] = \SEGX_H[3]~output_o ;

assign SEGX_H[4] = \SEGX_H[4]~output_o ;

assign SEGX_H[5] = \SEGX_H[5]~output_o ;

assign SEGX_H[6] = \SEGX_H[6]~output_o ;

assign SEGX_H[7] = \SEGX_H[7]~output_o ;

assign SEGX_SEL[0] = \SEGX_SEL[0]~output_o ;

assign SEGX_SEL[1] = \SEGX_SEL[1]~output_o ;

assign SEGX_SEL[2] = \SEGX_SEL[2]~output_o ;

assign SEGX_SEL[3] = \SEGX_SEL[3]~output_o ;

assign SEGX_SEL[4] = \SEGX_SEL[4]~output_o ;

assign SEGX_SEL[5] = \SEGX_SEL[5]~output_o ;

assign SEGX_SEL[6] = \SEGX_SEL[6]~output_o ;

assign SEGX_SEL[7] = \SEGX_SEL[7]~output_o ;

assign SEGX_SEL[8] = \SEGX_SEL[8]~output_o ;

assign SEG_A[0] = \SEG_A[0]~output_o ;

assign SEG_A[1] = \SEG_A[1]~output_o ;

assign SEG_A[2] = \SEG_A[2]~output_o ;

assign SEG_A[3] = \SEG_A[3]~output_o ;

assign SEG_A[4] = \SEG_A[4]~output_o ;

assign SEG_A[5] = \SEG_A[5]~output_o ;

assign SEG_A[6] = \SEG_A[6]~output_o ;

assign SEG_A[7] = \SEG_A[7]~output_o ;

assign SEG_B[0] = \SEG_B[0]~output_o ;

assign SEG_B[1] = \SEG_B[1]~output_o ;

assign SEG_B[2] = \SEG_B[2]~output_o ;

assign SEG_B[3] = \SEG_B[3]~output_o ;

assign SEG_B[4] = \SEG_B[4]~output_o ;

assign SEG_B[5] = \SEG_B[5]~output_o ;

assign SEG_B[6] = \SEG_B[6]~output_o ;

assign SEG_B[7] = \SEG_B[7]~output_o ;

assign SEG_SELA[0] = \SEG_SELA[0]~output_o ;

assign SEG_SELA[1] = \SEG_SELA[1]~output_o ;

assign SEG_SELA[2] = \SEG_SELA[2]~output_o ;

assign SEG_SELA[3] = \SEG_SELA[3]~output_o ;

assign SEG_SELB[0] = \SEG_SELB[0]~output_o ;

assign SEG_SELB[1] = \SEG_SELB[1]~output_o ;

assign SEG_SELB[2] = \SEG_SELB[2]~output_o ;

assign SEG_SELB[3] = \SEG_SELB[3]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign BZ = \BZ~output_o ;

endmodule
