

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling460ed3e1196a330cdffbedeeea690a8d  /home/zimbardo2/Documents/sim_2/linear_base
Extracting PTX file and ptxas options    1: linear_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/zimbardo2/Documents/sim_2/linear_base
self exe links to: /home/zimbardo2/Documents/sim_2/linear_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/zimbardo2/Documents/sim_2/linear_base
Running md5sum using "md5sum /home/zimbardo2/Documents/sim_2/linear_base "
self exe links to: /home/zimbardo2/Documents/sim_2/linear_base
Extracting specific PTX file named linear_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x5611f239dd26, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing linear_base.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x15d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE" from 0x15d to 0x15e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE" from 0x15e to 0x15f (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE" from 0x15f to 0x160 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E" from 0x160 to 0x161 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E" from 0x161 to 0x162 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E" from 0x162 to 0x163 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E" from 0x163 to 0x164 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E" from 0x164 to 0x165 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E" from 0x165 to 0x166 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E" from 0x166 to 0x167 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E" from 0x167 to 0x168 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E" from 0x168 to 0x169 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E" from 0x169 to 0x16a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE" from 0x16a to 0x16b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE" from 0x16b to 0x16c (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x194 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6insert9Worklist2iPiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13push_frontier9Worklist2Pii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file linear_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 93 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 15 bytes
GPGPU-Sim PTX: finished loading globals (128 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from linear_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' : regs=27, lmem=0, smem=0, cmem=424
GPGPU-Sim PTX: Kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' : regs=32, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z13push_frontier9Worklist2Pii' : regs=8, lmem=0, smem=0, cmem=396
GPGPU-Sim PTX: Kernel '_Z6insert9Worklist2iPiS0_' : regs=15, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z10initializeiPi' : regs=8, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x5611f239e239, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x5611f239e1fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x5611f239e1d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5611f239e1a2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x5611f239e17c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5611f239e128, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5611f239e0e6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x5611f239e0b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x5611f239e093, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x5611f239e040, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x5611f239dfff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ : hostFun 0x0x5611f2399cc7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ : hostFun 0x0x5611f2399a63, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x5611f2399846, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13push_frontier9Worklist2Pii : hostFun 0x0x5611f23996c3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6insert9Worklist2iPiS0_ : hostFun 0x0x5611f2399531, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiPi : hostFun 0x0x5611f2399397, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b926f; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9275; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b93fc; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9276; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9277; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9278; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9279; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927a; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927b; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927c; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927d; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927e; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b927f; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9274; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5611f23b9482; deviceAddress = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE; deviceName = _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN45_INTERNAL_587d8d7e_14_linear_base_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../benchmarks/gardenia/datasets/soc-Slashdot0811.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 77360 |E| 828161
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602095c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020950..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399397 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiPi'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (linear_base.1.sm_75.ptx:60) @%p1 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x068 (linear_base.1.sm_75.ptx:69) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiPi'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiPi' to stream 0, gridDim= (303,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 6923
gpu_sim_insn = 1007552
gpu_ipc =     145.5369
gpu_tot_sim_cycle = 6923
gpu_tot_sim_insn = 1007552
gpu_tot_ipc =     145.5369
gpu_tot_issued_cta = 303
gpu_occupancy = 86.9485% 
gpu_tot_occupancy = 86.9485% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3968
partiton_level_parallism_total  =       1.3968
partiton_level_parallism_util =      10.6031
partiton_level_parallism_util_total  =      10.6031
L2_BW  =      61.0119 GB/Sec
L2_BW_total  =      61.0119 GB/Sec
gpu_total_sim_rate=47978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 430
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 9670
	L1D_total_cache_misses = 9670
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10680
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9670

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 303, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 1084992
gpgpu_n_tot_w_icount = 33906
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 9670
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 77360
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 155136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20736	W0_Idle:149260	W0_Scoreboard:2314	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33901
single_issue_nums: WS0:8479	WS1:8479	WS2:8474	WS3:8474	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 386800 {40:9670,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77360 {8:9670,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 74 
averagemflatency = 384 
avg_icnt2mem_latency = 182 
avg_icnt2sh_latency = 6 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1050 	7165 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1506 	2473 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5074 	2757 	925 	703 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       340       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        352       356       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        331       329       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        328       352       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        342       348       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       350       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        357       363       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17752 n_nop=17752 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17752i bk1: 0a 17752i bk2: 0a 17752i bk3: 0a 17752i bk4: 0a 17752i bk5: 0a 17752i bk6: 0a 17752i bk7: 0a 17752i bk8: 0a 17752i bk9: 0a 17752i bk10: 0a 17752i bk11: 0a 17752i bk12: 0a 17752i bk13: 0a 17752i bk14: 0a 17752i bk15: 0a 17752i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17752 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17752 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17752 
n_nop = 17752 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9670
L2_total_cache_misses = 9670
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9670
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9670
icnt_total_pkts_simt_to_mem=9670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9670
Req_Network_cycles = 6923
Req_Network_injected_packets_per_cycle =       1.3968 
Req_Network_conflicts_per_cycle =       1.9873
Req_Network_conflicts_per_cycle_util =      15.0855
Req_Bank_Level_Parallism =      10.6031
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.1768
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0582

Reply_Network_injected_packets_num = 9670
Reply_Network_cycles = 6923
Reply_Network_injected_packets_per_cycle =        1.3968
Reply_Network_conflicts_per_cycle =        0.6590
Reply_Network_conflicts_per_cycle_util =       4.6646
Reply_Bank_Level_Parallism =       9.8875
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2486
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0466
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 47978 (inst/sec)
gpgpu_simulation_rate = 329 (cycle/sec)
gpgpu_silicon_slowdown = 4148936x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (303 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020934..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020920..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399531 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z6insert9Worklist2iPiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (linear_base.1.sm_75.ptx:97) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (linear_base.1.sm_75.ptx:123) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (linear_base.1.sm_75.ptx:104) @%p2 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (linear_base.1.sm_75.ptx:112) cvta.to.global.u64 %rd16, %rd10;

GPGPU-Sim PTX: ... end of reconvergence points for _Z6insert9Worklist2iPiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6insert9Worklist2iPiS0_'.
GPGPU-Sim PTX: pushing kernel '_Z6insert9Worklist2iPiS0_' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6insert9Worklist2iPiS0_'
GPGPU-Sim uArch: CTA/core = 16, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 2: size 0
kernel_name = _Z6insert9Worklist2iPiS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5776
gpu_sim_insn = 31
gpu_ipc =       0.0054
gpu_tot_sim_cycle = 12699
gpu_tot_sim_insn = 1007583
gpu_tot_ipc =      79.3435
gpu_tot_issued_cta = 304
gpu_occupancy = 3.1250% 
gpu_tot_occupancy = 85.7079% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0009
partiton_level_parallism_total  =       0.7619
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =      10.5507
L2_BW  =       0.0378 GB/Sec
L2_BW_total  =      33.2785 GB/Sec
gpu_total_sim_rate=37317

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 430
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 9674
	L1D_total_cache_misses = 9674
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10680
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9673

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 1086048
gpgpu_n_tot_w_icount = 33939
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2
gpgpu_n_mem_write_global = 9673
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2
gpgpu_n_store_insn = 77363
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 155142
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20736	W0_Idle:152025	W0_Scoreboard:2616	W1:33	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33901
single_issue_nums: WS0:8512	WS1:8479	WS2:8474	WS3:8474	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 386920 {40:9673,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77384 {8:9673,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 74 
averagemflatency = 384 
avg_icnt2mem_latency = 182 
avg_icnt2sh_latency = 6 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1055 	7165 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1510 	2473 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5079 	2757 	925 	703 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       340       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        352       356       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        331       329       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        328       352       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        342       348       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       350       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        357       363       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=32562 n_nop=32562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 32562i bk1: 0a 32562i bk2: 0a 32562i bk3: 0a 32562i bk4: 0a 32562i bk5: 0a 32562i bk6: 0a 32562i bk7: 0a 32562i bk8: 0a 32562i bk9: 0a 32562i bk10: 0a 32562i bk11: 0a 32562i bk12: 0a 32562i bk13: 0a 32562i bk14: 0a 32562i bk15: 0a 32562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 32562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 32562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32562 
n_nop = 32562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 405, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 405, Miss = 405, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9675
L2_total_cache_misses = 9672
L2_total_cache_miss_rate = 0.9997
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2420
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9673
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9675
icnt_total_pkts_simt_to_mem=9675
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9675
Req_Network_cycles = 12699
Req_Network_injected_packets_per_cycle =       0.7619 
Req_Network_conflicts_per_cycle =       1.0834
Req_Network_conflicts_per_cycle_util =      15.0033
Req_Bank_Level_Parallism =      10.5507
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8222
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 9675
Reply_Network_cycles = 12699
Reply_Network_injected_packets_per_cycle =        0.7619
Reply_Network_conflicts_per_cycle =        0.3592
Reply_Network_conflicts_per_cycle_util =       4.6409
Reply_Bank_Level_Parallism =       9.8423
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1355
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0254
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 37317 (inst/sec)
gpgpu_simulation_rate = 470 (cycle/sec)
gpgpu_silicon_slowdown = 2904255x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'...
GPGPU-Sim PTX: reconvergence points for _Z13push_frontier9Worklist2Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d8 (linear_base.1.sm_75.ptx:150) @%p3 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x208 (linear_base.1.sm_75.ptx:159) @%p5 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (linear_base.1.sm_75.ptx:168) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z13push_frontier9Worklist2Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13push_frontier9Worklist2Pii'.
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 3: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5903
gpu_sim_insn = 3848
gpu_ipc =       0.6519
gpu_tot_sim_cycle = 18602
gpu_tot_sim_insn = 1011431
gpu_tot_ipc =      54.3722
gpu_tot_issued_cta = 305
gpu_occupancy = 10.4016% 
gpu_tot_occupancy = 84.4325% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.5203
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =      10.5196
L2_BW  =       0.0222 GB/Sec
L2_BW_total  =      22.7252 GB/Sec
gpu_total_sim_rate=30649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 362, Miss = 355, Miss_rate = 0.981, Pending_hits = 7, Reservation_fails = 396
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 430
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 9684
	L1D_total_cache_misses = 9677
	L1D_total_cache_miss_rate = 0.9993
	L1D_total_cache_pending_hits = 7
	L1D_total_cache_reservation_fails = 10680
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2422
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9674

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 305, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 1090208
gpgpu_n_tot_w_icount = 34069
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4
gpgpu_n_mem_write_global = 9674
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259
gpgpu_n_store_insn = 77364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156166
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20804	W0_Idle:154085	W0_Scoreboard:3966	W1:43	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34021
single_issue_nums: WS0:8552	WS1:8509	WS2:8504	WS3:8504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 386960 {40:9674,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40 {40:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120 {40:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77392 {8:9674,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40 {40:1,}
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 74 
averagemflatency = 384 
avg_icnt2mem_latency = 182 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 6 
mrq_lat_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1057 	7166 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	0 	0 	0 	1513 	2473 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5082 	2757 	925 	703 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0      5640         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none       23075    none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        322       340       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        352       356       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        331       329       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        328       352       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        342       348       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       350       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        357       363       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	GPGPU-Sim PTX: Finding dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47696 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.386e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 47697i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47699i bk14: 1a 47674i bk15: 0a 47697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000084 
total_CMD = 47698 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 47670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47696 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=47698 n_nop=47698 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 47698i bk1: 0a 47698i bk2: 0a 47698i bk3: 0a 47698i bk4: 0a 47698i bk5: 0a 47698i bk6: 0a 47698i bk7: 0a 47698i bk8: 0a 47698i bk9: 0a 47698i bk10: 0a 47698i bk11: 0a 47698i bk12: 0a 47698i bk13: 0a 47698i bk14: 0a 47698i bk15: 0a 47698i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 47698 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 47698 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 47698 
n_nop = 47698 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 406, Miss = 405, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 406, Miss = 404, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 406, Miss = 406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 404, Miss = 404, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 401, Miss = 401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9678
L2_total_cache_misses = 9674
L2_total_cache_miss_rate = 0.9996
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9674
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9678
icnt_total_pkts_simt_to_mem=9678
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9678
Req_Network_cycles = 18602
Req_Network_injected_packets_per_cycle =       0.5203 
Req_Network_conflicts_per_cycle =       0.7396
Req_Network_conflicts_per_cycle_util =      14.9543
Req_Bank_Level_Parallism =      10.5196
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9266
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0217

Reply_Network_injected_packets_num = 9678
Reply_Network_cycles = 18602
Reply_Network_injected_packets_per_cycle =        0.5203
Reply_Network_conflicts_per_cycle =        0.2452
Reply_Network_conflicts_per_cycle_util =       4.6268
Reply_Bank_Level_Parallism =       9.8154
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0925
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0173
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 30649 (inst/sec)
gpgpu_simulation_rate = 563 (cycle/sec)
gpgpu_silicon_slowdown = 2424511x
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (linear_base.1.sm_75.ptx:245) @%p3 bra $L__BB4_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3b0 (linear_base.1.sm_75.ptx:254) @%p35 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e8 (linear_base.1.sm_75.ptx:262) @%p5 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (linear_base.1.sm_75.ptx:270) @%p6 bra $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x468 (linear_base.1.sm_75.ptx:283) @%p7 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x488 (linear_base.1.sm_75.ptx:288) @%p8 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (linear_base.1.sm_75.ptx:293) @%p9 bra $L__BB4_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (linear_base.1.sm_75.ptx:300) setp.lt.s32 %p10, %r10, %r11;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d0 (linear_base.1.sm_75.ptx:301) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (linear_base.1.sm_75.ptx:335) ld.global.u32 %r40, [%rd14];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x558 (linear_base.1.sm_75.ptx:337) @%p11 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (linear_base.1.sm_75.ptx:344) add.s32 %r76, %r76, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x598 (linear_base.1.sm_75.ptx:348) @%p12 bra $L__BB4_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (linear_base.1.sm_75.ptx:351) not.b32 %r43, %r4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5b8 (linear_base.1.sm_75.ptx:354) @%p13 bra $L__BB4_50;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5f8 (linear_base.1.sm_75.ptx:365) @%p14 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x618 (linear_base.1.sm_75.ptx:370) @%p15 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x638 (linear_base.1.sm_75.ptx:375) @%p16 bra $L__BB4_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (linear_base.1.sm_75.ptx:382) setp.lt.s32 %p17, %r17, %r18;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x660 (linear_base.1.sm_75.ptx:383) @%p17 bra $L__BB4_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (linear_base.1.sm_75.ptx:417) ld.global.u32 %r49, [%rd18];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6e8 (linear_base.1.sm_75.ptx:419) @%p18 bra $L__BB4_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x708 (linear_base.1.sm_75.ptx:426) ld.global.u32 %r19, [%rd101+4];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x730 (linear_base.1.sm_75.ptx:431) @%p19 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x750 (linear_base.1.sm_75.ptx:436) @%p20 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x770 (linear_base.1.sm_75.ptx:441) @%p21 bra $L__BB4_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x790 (linear_base.1.sm_75.ptx:448) setp.lt.s32 %p22, %r20, %r21;

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x798 (linear_base.1.sm_75.ptx:449) @%p22 bra $L__BB4_31;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (linear_base.1.sm_75.ptx:483) ld.global.u32 %r56, [%rd19];

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x820 (linear_base.1.sm_75.ptx:485) @%p23 bra $L__BB4_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x840 (linear_base.1.sm_75.ptx:492) ld.global.u32 %r22, [%rd101+8];

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x868 (linear_base.1.sm_75.ptx:497) @%p24 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x888 (linear_base.1.sm_75.ptx:502) @%p25 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8a8 (linear_base.1.sm_75.ptx:507) @%p26 bra $L__BB4_37;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (linear_base.1.sm_75.ptx:514) setp.lt.s32 %p27, %r23, %r24;

GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8d0 (linear_base.1.sm_75.ptx:515) @%p27 bra $L__BB4_39;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x948 (linear_base.1.sm_75.ptx:549) ld.global.u32 %r63, [%rd20];

GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x958 (linear_base.1.sm_75.ptx:551) @%p28 bra $L__BB4_41;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (linear_base.1.sm_75.ptx:558) ld.global.u32 %r25, [%rd101+12];

GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x9a0 (linear_base.1.sm_75.ptx:563) @%p29 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9c0 (linear_base.1.sm_75.ptx:568) @%p30 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9e0 (linear_base.1.sm_75.ptx:573) @%p31 bra $L__BB4_45;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (linear_base.1.sm_75.ptx:580) setp.lt.s32 %p32, %r26, %r27;

GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xa08 (linear_base.1.sm_75.ptx:581) @%p32 bra $L__BB4_47;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (linear_base.1.sm_75.ptx:615) ld.global.u32 %r70, [%rd21];

GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xa90 (linear_base.1.sm_75.ptx:617) @%p33 bra $L__BB4_49;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab0 (linear_base.1.sm_75.ptx:624) add.s32 %r76, %r76, 4;

GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xac8 (linear_base.1.sm_75.ptx:627) @%p34 bra $L__BB4_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad0 (linear_base.1.sm_75.ptx:630) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 4: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 212468
gpu_sim_insn = 11675
gpu_ipc =       0.0549
gpu_tot_sim_cycle = 231070
gpu_tot_sim_insn = 1023106
gpu_tot_ipc =       4.4277
gpu_tot_issued_cta = 306
gpu_occupancy = 3.1610% 
gpu_tot_occupancy = 19.7476% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0043
partiton_level_parallism_total  =       0.0459
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.7624
L2_BW  =       0.1889 GB/Sec
L2_BW_total  =       2.0032 GB/Sec
gpu_total_sim_rate=4507

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 362, Miss = 355, Miss_rate = 0.981, Pending_hits = 7, Reservation_fails = 396
	L1D_cache_core[23]: Access = 1685, Miss = 470, Miss_rate = 0.279, Pending_hits = 8, Reservation_fails = 430
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 10985
	L1D_total_cache_misses = 9763
	L1D_total_cache_miss_rate = 0.8888
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 10680
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9889

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 1277280
gpgpu_n_tot_w_icount = 39915
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 708
gpgpu_n_mem_write_global = 9889
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2238
gpgpu_n_store_insn = 77579
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 158726
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20940	W0_Idle:910052	W0_Scoreboard:71885	W1:5673	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34237
single_issue_nums: WS0:14236	WS1:8563	WS2:8558	WS3:8558	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 496 {8:62,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 395560 {40:9889,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 25840 {40:646,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2480 {40:62,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 79112 {8:9889,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 25840 {40:646,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 74 
averagemflatency = 369 
avg_icnt2mem_latency = 167 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1921 	7221 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	646 	0 	0 	0 	1787 	2473 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6001 	2757 	925 	703 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	789 	65 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      7713     37441         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     61722     60921         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     68440     99083         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0    129726    160369         0         0         0         0      5640         0 
dram[9]:         0         0         0         0         0         0         0         0    191012         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.500000  4.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 56/15 = 3.733333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         7         4         0         0         0         0         1         0 
dram[9]:         0         0         0         0         0         0         0         0         3         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 56
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17654    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none       20770      9934    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none        5113      5260    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none        5232      5220    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none        5751      8605    none      none      none      none       23308    none  
dram[9]:     none      none      none      none      none      none      none      none       11335    none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351       340       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        352       356       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        331       329       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        328       352       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        342       348       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       350       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        357       363       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592562 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.75e-06
n_activity=78 dram_eff=0.05128
bk0: 1a 592540i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000007 
total_CMD = 592564 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 592536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592562 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000002 
Either_Row_CoL_Bus_Util = 0.000003 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592554 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.4e-05
n_activity=288 dram_eff=0.1111
bk0: 0a 592563i bk1: 0a 592565i bk2: 0a 592565i bk3: 0a 592565i bk4: 0a 592565i bk5: 0a 592565i bk6: 0a 592565i bk7: 0a 592566i bk8: 4a 592541i bk9: 4a 592539i bk10: 0a 592562i bk11: 0a 592562i bk12: 0a 592562i bk13: 0a 592563i bk14: 0a 592563i bk15: 0a 592563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000054 
total_CMD = 592564 
util_bw = 32 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 592484 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592554 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000017 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592542 n_act=4 n_pre=2 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000108
n_activity=624 dram_eff=0.1026
bk0: 0a 592563i bk1: 0a 592565i bk2: 0a 592565i bk3: 0a 592565i bk4: 0a 592566i bk5: 0a 592566i bk6: 0a 592566i bk7: 0a 592568i bk8: 8a 592494i bk9: 8a 592490i bk10: 0a 592560i bk11: 0a 592560i bk12: 0a 592560i bk13: 0a 592562i bk14: 0a 592563i bk15: 0a 592563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 592564 
util_bw = 64 
Wasted_Col = 96 
Wasted_Row = 48 
Idle = 592356 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592542 n_act=4 n_pre=2 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000108
n_activity=624 dram_eff=0.1026
bk0: 0a 592563i bk1: 0a 592565i bk2: 0a 592565i bk3: 0a 592565i bk4: 0a 592566i bk5: 0a 592566i bk6: 0a 592566i bk7: 0a 592568i bk8: 8a 592494i bk9: 8a 592490i bk10: 0a 592560i bk11: 0a 592560i bk12: 0a 592560i bk13: 0a 592562i bk14: 0a 592563i bk15: 0a 592563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 592564 
util_bw = 64 
Wasted_Col = 96 
Wasted_Row = 48 
Idle = 592356 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592547 n_act=4 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.1e-05
n_activity=512 dram_eff=0.09375
bk0: 0a 592563i bk1: 0a 592564i bk2: 0a 592565i bk3: 0a 592565i bk4: 0a 592566i bk5: 0a 592566i bk6: 0a 592566i bk7: 0a 592567i bk8: 7a 592493i bk9: 4a 592538i bk10: 0a 592561i bk11: 0a 592561i bk12: 0a 592561i bk13: 0a 592563i bk14: 1a 592539i bk15: 0a 592562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000081 
total_CMD = 592564 
util_bw = 48 
Wasted_Col = 96 
Wasted_Row = 24 
Idle = 592396 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592547 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592560 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.025e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 592563i bk1: 0a 592565i bk2: 0a 592565i bk3: 0a 592565i bk4: 0a 592565i bk5: 0a 592565i bk6: 0a 592565i bk7: 0a 592565i bk8: 3a 592540i bk9: 0a 592563i bk10: 0a 592563i bk11: 0a 592563i bk12: 0a 592563i bk13: 0a 592563i bk14: 0a 592563i bk15: 0a 592563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 592564 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 592528 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592560 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000005 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=592564 n_nop=592564 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 592564i bk1: 0a 592564i bk2: 0a 592564i bk3: 0a 592564i bk4: 0a 592564i bk5: 0a 592564i bk6: 0a 592564i bk7: 0a 592564i bk8: 0a 592564i bk9: 0a 592564i bk10: 0a 592564i bk11: 0a 592564i bk12: 0a 592564i bk13: 0a 592564i bk14: 0a 592564i bk15: 0a 592564i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 592564 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 592564 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 592564 
n_nop = 592564 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 401, Miss = 401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 441, Miss = 404, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 680, Miss = 409, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 436, Miss = 408, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 443, Miss = 412, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 440, Miss = 412, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 472, Miss = 416, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 472, Miss = 416, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 467, Miss = 417, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 440, Miss = 412, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 439, Miss = 411, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 436, Miss = 408, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 427, Miss = 407, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 401, Miss = 401, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10597
L2_total_cache_misses = 9756
L2_total_cache_miss_rate = 0.9206
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2428
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9889
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10597
icnt_total_pkts_simt_to_mem=10597
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10597
Req_Network_cycles = 231070
Req_Network_injected_packets_per_cycle =       0.0459 
Req_Network_conflicts_per_cycle =       0.0595
Req_Network_conflicts_per_cycle_util =       7.4812
Req_Bank_Level_Parallism =       5.7624
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1551
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 10597
Reply_Network_cycles = 231070
Reply_Network_injected_packets_per_cycle =        0.0459
Reply_Network_conflicts_per_cycle =        0.0197
Reply_Network_conflicts_per_cycle_util =       2.3948
Reply_Bank_Level_Parallism =       5.5627
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0074
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 47 sec (227 sec)
gpgpu_simulation_rate = 4507 (inst/sec)
gpgpu_simulation_rate = 1017 (cycle/sec)
gpgpu_silicon_slowdown = 1342182x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 5: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5926
gpu_sim_insn = 5560
gpu_ipc =       0.9382
gpu_tot_sim_cycle = 236996
gpu_tot_sim_insn = 1028666
gpu_tot_ipc =       4.3404
gpu_tot_issued_cta = 307
gpu_occupancy = 20.3700% 
gpu_tot_occupancy = 19.7498% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0103
partiton_level_parallism_total  =       0.0450
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       5.6095
L2_BW  =       0.4496 GB/Sec
L2_BW_total  =       1.9643 GB/Sec
gpu_total_sim_rate=4433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 362, Miss = 355, Miss_rate = 0.981, Pending_hits = 7, Reservation_fails = 396
	L1D_cache_core[23]: Access = 1685, Miss = 470, Miss_rate = 0.279, Pending_hits = 8, Reservation_fails = 430
	L1D_cache_core[24]: Access = 324, Miss = 311, Miss_rate = 0.960, Pending_hits = 7, Reservation_fails = 296
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 11053
	L1D_total_cache_misses = 9818
	L1D_total_cache_miss_rate = 0.8883
	L1D_total_cache_pending_hits = 22
	L1D_total_cache_reservation_fails = 10688
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 307, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 1283360
gpgpu_n_tot_w_icount = 40105
gpgpu_n_stall_shd_mem = 6
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 736
gpgpu_n_mem_write_global = 9922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2709
gpgpu_n_store_insn = 77794
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 159750
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21000	W0_Idle:911375	W0_Scoreboard:74012	W1:5673	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:10	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:34417
single_issue_nums: WS0:14286	WS1:8613	WS2:8608	WS3:8598	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 396880 {40:9922,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 25840 {40:646,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3600 {40:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 79376 {8:9922,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 25840 {40:646,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 0 
max_icnt2sh_latency = 74 
averagemflatency = 369 
avg_icnt2mem_latency = 166 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1981 	7222 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	646 	0 	0 	0 	1848 	2473 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6062 	2757 	925 	703 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	794 	66 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0      7713     37441         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0     61722     60921         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0     68440     99083         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0    129726    160369         0         0         0         0      5640         0 
dram[9]:         0         0         0         0         0         0         0         0    191012         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0      5661         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.500000  4.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 57/16 = 3.562500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         8         8         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         7         4         0         0         0         0         1         0 
dram[9]:         0         0         0         0         0         0         0         0         3         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 57
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      17654    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none       20829      9934    none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none        5113      5260    none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none        5232      5220    none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none        5751      8605    none      none      none      none       23308    none  
dram[9]:     none      none      none      none      none      none      none      none       11335    none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none       29498    none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        351       340       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        352       356       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        331       329       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        328       352       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        342       348       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       350       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        357       363       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607757 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-06
n_activity=78 dram_eff=0.05128
bk0: 1a 607735i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000007 
total_CMD = 607759 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 607731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607757 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000002 
Either_Row_CoL_Bus_Util = 0.000003 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607759 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 607759i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 607759 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 607759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607759 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607759 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 607759i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 607759 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 607759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607759 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607759 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 607759i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 607759 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 607759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607759 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607759 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 607759i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 607759 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 607759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607759 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607749 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.265e-05
n_activity=288 dram_eff=0.1111
bk0: 0a 607758i bk1: 0a 607760i bk2: 0a 607760i bk3: 0a 607760i bk4: 0a 607760i bk5: 0a 607760i bk6: 0a 607760i bk7: 0a 607761i bk8: 4a 607736i bk9: 4a 607734i bk10: 0a 607757i bk11: 0a 607757i bk12: 0a 607757i bk13: 0a 607758i bk14: 0a 607758i bk15: 0a 607758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 607759 
util_bw = 32 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 607679 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607749 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000013 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607737 n_act=4 n_pre=2 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001053
n_activity=624 dram_eff=0.1026
bk0: 0a 607758i bk1: 0a 607760i bk2: 0a 607760i bk3: 0a 607760i bk4: 0a 607761i bk5: 0a 607761i bk6: 0a 607761i bk7: 0a 607763i bk8: 8a 607689i bk9: 8a 607685i bk10: 0a 607755i bk11: 0a 607755i bk12: 0a 607755i bk13: 0a 607757i bk14: 0a 607758i bk15: 0a 607758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 607759 
util_bw = 64 
Wasted_Col = 96 
Wasted_Row = 48 
Idle = 607551 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607737 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000026 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607737 n_act=4 n_pre=2 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001053
n_activity=624 dram_eff=0.1026
bk0: 0a 607758i bk1: 0a 607760i bk2: 0a 607760i bk3: 0a 607760i bk4: 0a 607761i bk5: 0a 607761i bk6: 0a 607761i bk7: 0a 607763i bk8: 8a 607689i bk9: 8a 607685i bk10: 0a 607755i bk11: 0a 607755i bk12: 0a 607755i bk13: 0a 607757i bk14: 0a 607758i bk15: 0a 607758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 607759 
util_bw = 64 
Wasted_Col = 96 
Wasted_Row = 48 
Idle = 607551 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607737 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000026 
Either_Row_CoL_Bus_Util = 0.000036 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607742 n_act=4 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.898e-05
n_activity=512 dram_eff=0.09375
bk0: 0a 607758i bk1: 0a 607759i bk2: 0a 607760i bk3: 0a 607760i bk4: 0a 607761i bk5: 0a 607761i bk6: 0a 607761i bk7: 0a 607762i bk8: 7a 607688i bk9: 4a 607733i bk10: 0a 607756i bk11: 0a 607756i bk12: 0a 607756i bk13: 0a 607758i bk14: 1a 607734i bk15: 0a 607757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000079 
total_CMD = 607759 
util_bw = 48 
Wasted_Col = 96 
Wasted_Row = 24 
Idle = 607591 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607742 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607755 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.974e-05
n_activity=122 dram_eff=0.09836
bk0: 0a 607758i bk1: 0a 607760i bk2: 0a 607760i bk3: 0a 607760i bk4: 0a 607760i bk5: 0a 607760i bk6: 0a 607760i bk7: 0a 607760i bk8: 3a 607735i bk9: 0a 607758i bk10: 0a 607758i bk11: 0a 607758i bk12: 0a 607758i bk13: 0a 607758i bk14: 0a 607758i bk15: 0a 607758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 607759 
util_bw = 12 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 607723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607755 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000005 
Either_Row_CoL_Bus_Util = 0.000007 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607757 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.582e-06
n_activity=78 dram_eff=0.05128
bk0: 0a 607758i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607760i bk6: 0a 607760i bk7: 0a 607760i bk8: 0a 607760i bk9: 0a 607760i bk10: 1a 607735i bk11: 0a 607758i bk12: 0a 607758i bk13: 0a 607758i bk14: 0a 607758i bk15: 0a 607758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000007 
total_CMD = 607759 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 607731 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607757 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000002 
Either_Row_CoL_Bus_Util = 0.000003 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=607759 n_nop=607759 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 607759i bk1: 0a 607759i bk2: 0a 607759i bk3: 0a 607759i bk4: 0a 607759i bk5: 0a 607759i bk6: 0a 607759i bk7: 0a 607759i bk8: 0a 607759i bk9: 0a 607759i bk10: 0a 607759i bk11: 0a 607759i bk12: 0a 607759i bk13: 0a 607759i bk14: 0a 607759i bk15: 0a 607759i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 607759 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 607759 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 607759 
n_nop = 607759 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 406, Miss = 405, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 444, Miss = 407, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 441, Miss = 404, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 440, Miss = 404, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 681, Miss = 409, Miss_rate = 0.601, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 436, Miss = 408, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 443, Miss = 412, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 440, Miss = 412, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 476, Miss = 416, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 476, Miss = 416, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 471, Miss = 417, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 444, Miss = 412, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 443, Miss = 411, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 440, Miss = 408, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 430, Miss = 408, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 402, Miss = 402, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 405, Miss = 404, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10658
L2_total_cache_misses = 9783
L2_total_cache_miss_rate = 0.9179
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7292
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9922
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10658
icnt_total_pkts_simt_to_mem=10658
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10658
Req_Network_cycles = 236996
Req_Network_injected_packets_per_cycle =       0.0450 
Req_Network_conflicts_per_cycle =       0.0581
Req_Network_conflicts_per_cycle_util =       7.2411
Req_Bank_Level_Parallism =       5.6095
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1512
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 10658
Reply_Network_cycles = 236996
Reply_Network_injected_packets_per_cycle =        0.0450
Reply_Network_conflicts_per_cycle =        0.0192
Reply_Network_conflicts_per_cycle_util =       2.3204
Reply_Bank_Level_Parallism =       5.4212
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 52 sec (232 sec)
gpgpu_simulation_rate = 4433 (inst/sec)
gpgpu_simulation_rate = 1021 (cycle/sec)
gpgpu_silicon_slowdown = 1336924x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 6: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 1457725
gpu_sim_insn = 371151
gpu_ipc =       0.2546
gpu_tot_sim_cycle = 1694721
gpu_tot_sim_insn = 1399817
gpu_tot_ipc =       0.8260
gpu_tot_issued_cta = 308
gpu_occupancy = 9.5294% 
gpu_tot_occupancy = 11.0890% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0357
partiton_level_parallism_total  =       0.0370
partiton_level_parallism_util =       1.0113
partiton_level_parallism_util_total  =       1.1750
L2_BW  =       1.5598 GB/Sec
L2_BW_total  =       1.6164 GB/Sec
gpu_total_sim_rate=840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 397
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 441
	L1D_cache_core[9]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 366
	L1D_cache_core[10]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 415
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[19]: Access = 352, Miss = 352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[20]: Access = 262, Miss = 262, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[21]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 300
	L1D_cache_core[22]: Access = 362, Miss = 355, Miss_rate = 0.981, Pending_hits = 7, Reservation_fails = 396
	L1D_cache_core[23]: Access = 1685, Miss = 470, Miss_rate = 0.279, Pending_hits = 8, Reservation_fails = 430
	L1D_cache_core[24]: Access = 324, Miss = 311, Miss_rate = 0.960, Pending_hits = 7, Reservation_fails = 296
	L1D_cache_core[25]: Access = 80681, Miss = 8045, Miss_rate = 0.100, Pending_hits = 105, Reservation_fails = 454
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_total_cache_accesses = 91478
	L1D_total_cache_misses = 17607
	L1D_total_cache_miss_rate = 0.1925
	L1D_total_cache_pending_hits = 127
	L1D_total_cache_reservation_fails = 10854
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 127
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 77054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14424

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 174
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10680
ctas_completed 308, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 4562144
gpgpu_n_tot_w_icount = 142567
gpgpu_n_stall_shd_mem = 51309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 48289
gpgpu_n_mem_write_global = 14424
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139016
gpgpu_n_store_insn = 88484
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 162310
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21162	W0_Idle:5090702	W0_Scoreboard:1602957	W1:45444	W2:20652	W3:8691	W4:4400	W5:5176	W6:3973	W7:2175	W8:2301	W9:3590	W10:2313	W11:1094	W12:1187	W13:1134	W14:901	W15:926	W16:430	W17:358	W18:358	W19:385	W20:257	W21:161	W22:492	W23:235	W24:201	W25:307	W26:143	W27:100	W28:162	W29:82	W30:126	W31:0	W32:34813
single_issue_nums: WS0:40474	WS1:56653	WS2:27014	WS3:18426	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52336 {8:6542,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 576960 {40:14424,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1669880 {40:41747,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 261680 {40:6542,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 115392 {8:14424,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1669880 {40:41747,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 21 
max_icnt2sh_latency = 74 
averagemflatency = 242 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4301 	4 	12 	46 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49698 	11560 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41711 	36 	0 	0 	12762 	2513 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	56689 	4069 	1029 	715 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8989 	801 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         7         5        13        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        13        17        19         9         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        10         8         8        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        18        20         9        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        14         8        12        10         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         6         9        15        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        20        11        11         9         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        21         9        13         8         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        21        19         9         7         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         6         7         9        10         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        14        26         9         7         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        11         4         8        16         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0    135551    153904    284308     82593      6524      6487         0         0 
dram[1]:         0         0         0         0         0         0         0         0    186618     45455    380764    130996      6509      6515         0         0 
dram[2]:         0         0         0         0         0         0         0         0    168681    676160    377352    234928      6494      6486         0         0 
dram[3]:         0         0         0         0         0         0         0         0    705936     87920    527798    537044      6534     16527         0         0 
dram[4]:         0         0         0         0         0         0         0         0    173238    107574    746373    743611      6522      8885         0         0 
dram[5]:         0         0         0         0         0         0         0         0    706158    239250    458658    283838      6491      6489         0         0 
dram[6]:         0         0         0         0         0         0         0         0     61722     60921    442437    716588      6493      6544         0         0 
dram[7]:         0         0         0         0         0         0         0         0     68440     99083    717881    455268     10683      6512         0         0 
dram[8]:         0         0         0         0         0         0         0         0    132876    160369    144916    196337     48050     94383      5640         0 
dram[9]:         0         0         0         0         0         0         0         0    192287    234990    850662    244948    139778      6508         0         0 
dram[10]:         0         0         0         0         0         0         0         0     19388    280932     62844     50231      6488      6490         0         0 
dram[11]:         0         0         0         0         0         0         0         0     91536     89118    260580    268057      7126      6496         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.764706  2.421053  2.074074  2.800000 24.000000 24.000000      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.473684  6.285714  2.750000  2.297872 24.000000 24.000000      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.705882  2.142857  2.347826  3.000000 24.000000 24.000000      -nan      -nan 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  5.875000  5.875000  2.250000  2.250000 24.000000 24.000000      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  4.363636  2.588235  2.347826  1.862069 22.000000 20.000000      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.125000  2.833333  2.571429  2.117647 20.000000 20.000000      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  2.634146  2.250000 20.000000 20.000000      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.111111  4.230769  2.250000  2.000000 20.000000 20.000000      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.222222  7.428571  2.000000  2.000000 20.000000 20.000000  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.307693  2.454545  2.160000  2.700000 20.000000 20.000000      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.333333  8.000000  1.912281  2.076923 20.000000 20.000000      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.533333  2.347826  2.347826 20.000000 20.000000      -nan      -nan 
average row locality = 4390/1497 = 2.932532
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0        47        46       112       112        24        24         0         0 
dram[1]:         4         4         0         0         0         0         0         0        47        44       110       108        24        24         0         0 
dram[2]:         4         4         0         0         0         0         0         0        46        45       108       108        24        24         0         0 
dram[3]:         4         4         0         0         0         0         0         0        47        47       108       108        24        24         0         0 
dram[4]:         4         4         0         0         0         0         0         0        48        44       108       108        22        20         0         0 
dram[5]:         4         4         0         0         0         0         0         0        51        51       108       108        20        20         0         0 
dram[6]:         4         3         0         0         0         0         0         0        55        55       108       108        20        20         0         0 
dram[7]:         0         0         0         0         0         0         0         0        55        55       108       108        20        20         0         0 
dram[8]:         0         0         0         0         0         0         0         0        56        52       108       108        20        20         1         0 
dram[9]:         0         0         0         0         0         0         0         0        56        54       108       108        20        20         0         0 
dram[10]:         0         0         0         0         0         0         0         0        52        56       109       108        20        20         0         0 
dram[11]:         0         0         0         0         0         0         0         0        55        53       108       108        20        20         0         0 
total dram reads = 4390
min_bank_accesses = 0!
chip skew: 373/358 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11912     12351    none      none      none      none      none      none        1867      2072      1561      1523      1313      1337    none      none  
dram[1]:      11820     12735    none      none      none      none      none      none        1799      1750      1719      1655      1335      1259    none      none  
dram[2]:      11978     11833    none      none      none      none      none      none        1748      1662      1582      1513      1232      1276    none      none  
dram[3]:      12210     12294    none      none      none      none      none      none        1624      1563      1501      1414      1267      1145    none      none  
dram[4]:      12061     12300    none      none      none      none      none      none        1798      1906      1515      1597      1431      1515    none      none  
dram[5]:      12696     12584    none      none      none      none      none      none        2552      2123      1581      1609      1513      1476    none      none  
dram[6]:      12478     16383    none      none      none      none      none      none        2554      2166     21249      1457      1445      1449    none      none  
dram[7]:     none      none      none      none      none      none      none      none        1828      2905      1501      1477      1440      1343    none      none  
dram[8]:     none      none      none      none      none      none      none      none        2396      2236      1582      1467      1477      1500     41513    none  
dram[9]:     none      none      none      none      none      none      none      none        2255      2023      1445      1470      1560      1458    none      none  
dram[10]:     none      none      none      none      none      none      none      none        1808      2074      1420      1359      1413      1490    none      none  
dram[11]:     none      none      none      none      none      none      none      none        3148      2224      1320      1288      1447      1379    none      none  
maximum mf latency per bank:
dram[0]:        363       369       318       322       264       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        366       361       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        361       371       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        373       370       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        365       376       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       375       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        376       364       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        331       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345414 n_act=134 n_pre=126 n_ref_event=0 n_req=373 n_rd=373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003433
n_activity=17661 dram_eff=0.08448
bk0: 4a 4346004i bk1: 4a 4345998i bk2: 0a 4346050i bk3: 0a 4346054i bk4: 0a 4346060i bk5: 0a 4346066i bk6: 0a 4346078i bk7: 0a 4346089i bk8: 47a 4345267i bk9: 46a 4345197i bk10: 112a 4343447i bk11: 112a 4344058i bk12: 24a 4345929i bk13: 24a 4345961i bk14: 0a 4346011i bk15: 0a 4346024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646113
Row_Buffer_Locality_read = 0.646113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018510
Bank_Level_Parallism_Col = 1.011207
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011207 

BW Util details:
bwutil = 0.000343 
total_CMD = 4346047 
util_bw = 1492 
Wasted_Col = 3182 
Wasted_Row = 2967 
Idle = 4338406 

BW Util Bottlenecks: 
RCDc_limit = 3185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345414 
Read = 373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 126 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 373 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=6.69574e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345456 n_act=117 n_pre=109 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003359
n_activity=15985 dram_eff=0.09134
bk0: 4a 4345992i bk1: 4a 4345996i bk2: 0a 4346044i bk3: 0a 4346051i bk4: 0a 4346059i bk5: 0a 4346069i bk6: 0a 4346078i bk7: 0a 4346086i bk8: 47a 4345194i bk9: 44a 4345758i bk10: 110a 4344128i bk11: 108a 4343736i bk12: 24a 4345922i bk13: 24a 4345965i bk14: 0a 4346016i bk15: 0a 4346030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684932
Row_Buffer_Locality_read = 0.684932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033720
Bank_Level_Parallism_Col = 1.028815
Bank_Level_Parallism_Ready = 1.002740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028815 

BW Util details:
bwutil = 0.000336 
total_CMD = 4346047 
util_bw = 1460 
Wasted_Col = 2736 
Wasted_Row = 2518 
Idle = 4339333 

BW Util Bottlenecks: 
RCDc_limit = 2770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345456 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 109 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 365 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=7.93825e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345444 n_act=124 n_pre=116 n_ref_event=0 n_req=363 n_rd=363 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003341
n_activity=16482 dram_eff=0.0881
bk0: 4a 4345998i bk1: 4a 4345998i bk2: 0a 4346049i bk3: 0a 4346055i bk4: 0a 4346060i bk5: 0a 4346070i bk6: 0a 4346085i bk7: 0a 4346098i bk8: 46a 4345288i bk9: 45a 4345086i bk10: 108a 4343800i bk11: 108a 4344255i bk12: 24a 4345938i bk13: 24a 4345968i bk14: 0a 4346011i bk15: 0a 4346021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663912
Row_Buffer_Locality_read = 0.663912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024864
Bank_Level_Parallism_Col = 1.020840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020840 

BW Util details:
bwutil = 0.000334 
total_CMD = 4346047 
util_bw = 1452 
Wasted_Col = 2899 
Wasted_Row = 2727 
Idle = 4338969 

BW Util Bottlenecks: 
RCDc_limit = 2925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345444 
Read = 363 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 116 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 363 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=6.0975e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345457 n_act=116 n_pre=108 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003369
n_activity=16397 dram_eff=0.08928
bk0: 4a 4345988i bk1: 4a 4345995i bk2: 0a 4346042i bk3: 0a 4346052i bk4: 0a 4346059i bk5: 0a 4346064i bk6: 0a 4346071i bk7: 0a 4346078i bk8: 47a 4345729i bk9: 47a 4345727i bk10: 108a 4343768i bk11: 108a 4343703i bk12: 24a 4345938i bk13: 24a 4345967i bk14: 0a 4346011i bk15: 0a 4346021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688525
Row_Buffer_Locality_read = 0.688525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020767
Bank_Level_Parallism_Col = 1.018812
Bank_Level_Parallism_Ready = 1.002732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018812 

BW Util details:
bwutil = 0.000337 
total_CMD = 4346047 
util_bw = 1464 
Wasted_Col = 2740 
Wasted_Row = 2524 
Idle = 4339319 

BW Util Bottlenecks: 
RCDc_limit = 2764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345457 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 108 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 366 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=4.78596e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345425 n_act=136 n_pre=128 n_ref_event=0 n_req=358 n_rd=358 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003295
n_activity=17666 dram_eff=0.08106
bk0: 4a 4346011i bk1: 4a 4346001i bk2: 0a 4346046i bk3: 0a 4346052i bk4: 0a 4346054i bk5: 0a 4346063i bk6: 0a 4346074i bk7: 0a 4346084i bk8: 48a 4345579i bk9: 44a 4345288i bk10: 108a 4343825i bk11: 108a 4343206i bk12: 22a 4345919i bk13: 20a 4345969i bk14: 0a 4346016i bk15: 0a 4346026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625698
Row_Buffer_Locality_read = 0.625698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015904
Bank_Level_Parallism_Col = 1.006851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006851 

BW Util details:
bwutil = 0.000329 
total_CMD = 4346047 
util_bw = 1432 
Wasted_Col = 3231 
Wasted_Row = 3017 
Idle = 4338367 

BW Util Bottlenecks: 
RCDc_limit = 3232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345425 
Read = 358 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 128 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 358 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.53285e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345411 n_act=139 n_pre=131 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003369
n_activity=17394 dram_eff=0.08417
bk0: 4a 4345994i bk1: 4a 4346000i bk2: 0a 4346048i bk3: 0a 4346052i bk4: 0a 4346061i bk5: 0a 4346068i bk6: 0a 4346084i bk7: 0a 4346098i bk8: 51a 4344941i bk9: 51a 4345208i bk10: 108a 4344019i bk11: 108a 4343532i bk12: 20a 4345918i bk13: 20a 4345968i bk14: 0a 4346016i bk15: 0a 4346029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625683
Row_Buffer_Locality_read = 0.625683
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045865
Bank_Level_Parallism_Col = 1.038155
Bank_Level_Parallism_Ready = 1.002732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038155 

BW Util details:
bwutil = 0.000337 
total_CMD = 4346047 
util_bw = 1464 
Wasted_Col = 3202 
Wasted_Row = 2988 
Idle = 4338393 

BW Util Bottlenecks: 
RCDc_limit = 3277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345411 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 131 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 366 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=9.31881e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345452 n_act=115 n_pre=107 n_ref_event=0 n_req=373 n_rd=373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003433
n_activity=16053 dram_eff=0.09294
bk0: 4a 4345987i bk1: 3a 4346000i bk2: 0a 4346043i bk3: 0a 4346051i bk4: 0a 4346058i bk5: 0a 4346066i bk6: 0a 4346075i bk7: 0a 4346088i bk8: 55a 4345573i bk9: 55a 4345573i bk10: 108a 4344090i bk11: 108a 4343695i bk12: 20a 4345928i bk13: 20a 4345961i bk14: 0a 4346008i bk15: 0a 4346025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697051
Row_Buffer_Locality_read = 0.697051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020977
Bank_Level_Parallism_Col = 1.016092
Bank_Level_Parallism_Ready = 1.002681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012151 

BW Util details:
bwutil = 0.000343 
total_CMD = 4346047 
util_bw = 1492 
Wasted_Col = 2729 
Wasted_Row = 2488 
Idle = 4339338 

BW Util Bottlenecks: 
RCDc_limit = 2738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345452 
Read = 373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 107 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 373 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=5.56828e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345435 n_act=126 n_pre=120 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003369
n_activity=16654 dram_eff=0.08791
bk0: 0a 4346036i bk1: 0a 4346042i bk2: 0a 4346048i bk3: 0a 4346053i bk4: 0a 4346058i bk5: 0a 4346063i bk6: 0a 4346070i bk7: 0a 4346081i bk8: 55a 4345659i bk9: 55a 4345477i bk10: 108a 4343737i bk11: 108a 4343375i bk12: 20a 4345922i bk13: 20a 4345963i bk14: 0a 4346012i bk15: 0a 4346026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655738
Row_Buffer_Locality_read = 0.655738
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047940
Bank_Level_Parallism_Col = 1.025442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025442 

BW Util details:
bwutil = 0.000337 
total_CMD = 4346047 
util_bw = 1464 
Wasted_Col = 2915 
Wasted_Row = 2737 
Idle = 4338931 

BW Util Bottlenecks: 
RCDc_limit = 2983 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345435 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 126 
n_pre = 120 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 246 
issued_total_col = 366 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.32759e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345435 n_act=127 n_pre=120 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003359
n_activity=16948 dram_eff=0.08615
bk0: 0a 4346039i bk1: 0a 4346043i bk2: 0a 4346047i bk3: 0a 4346048i bk4: 0a 4346056i bk5: 0a 4346063i bk6: 0a 4346070i bk7: 0a 4346082i bk8: 56a 4345675i bk9: 52a 4345765i bk10: 108a 4343475i bk11: 108a 4343379i bk12: 20a 4345927i bk13: 20a 4345958i bk14: 1a 4345986i bk15: 0a 4346027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652055
Row_Buffer_Locality_read = 0.652055
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027468
Bank_Level_Parallism_Col = 1.014607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014607 

BW Util details:
bwutil = 0.000336 
total_CMD = 4346047 
util_bw = 1460 
Wasted_Col = 2991 
Wasted_Row = 2764 
Idle = 4338832 

BW Util Bottlenecks: 
RCDc_limit = 3024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345435 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 120 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 247 
issued_total_col = 365 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.45141e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345433 n_act=127 n_pre=121 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003369
n_activity=17285 dram_eff=0.0847
bk0: 0a 4346036i bk1: 0a 4346043i bk2: 0a 4346047i bk3: 0a 4346055i bk4: 0a 4346057i bk5: 0a 4346064i bk6: 0a 4346072i bk7: 0a 4346088i bk8: 56a 4345472i bk9: 54a 4345036i bk10: 108a 4343657i bk11: 108a 4344054i bk12: 20a 4345938i bk13: 20a 4345974i bk14: 0a 4346013i bk15: 0a 4346028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653005
Row_Buffer_Locality_read = 0.653005
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011432
Bank_Level_Parallism_Col = 1.007587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007587 

BW Util details:
bwutil = 0.000337 
total_CMD = 4346047 
util_bw = 1464 
Wasted_Col = 3023 
Wasted_Row = 2869 
Idle = 4338691 

BW Util Bottlenecks: 
RCDc_limit = 3036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345433 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 121 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 366 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.07085e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345428 n_act=130 n_pre=124 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003359
n_activity=17400 dram_eff=0.08391
bk0: 0a 4346032i bk1: 0a 4346042i bk2: 0a 4346046i bk3: 0a 4346050i bk4: 0a 4346056i bk5: 0a 4346064i bk6: 0a 4346075i bk7: 0a 4346087i bk8: 52a 4345530i bk9: 56a 4345776i bk10: 109a 4343318i bk11: 108a 4343489i bk12: 20a 4345920i bk13: 20a 4345955i bk14: 0a 4346015i bk15: 0a 4346027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643836
Row_Buffer_Locality_read = 0.643836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017810
Bank_Level_Parallism_Col = 1.011635
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011635 

BW Util details:
bwutil = 0.000336 
total_CMD = 4346047 
util_bw = 1460 
Wasted_Col = 3071 
Wasted_Row = 2904 
Idle = 4338612 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345428 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 124 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 365 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.33637e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4346047 n_nop=4345449 n_act=120 n_pre=114 n_ref_event=0 n_req=364 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000335
n_activity=16942 dram_eff=0.08594
bk0: 0a 4346033i bk1: 0a 4346039i bk2: 0a 4346045i bk3: 0a 4346052i bk4: 0a 4346057i bk5: 0a 4346062i bk6: 0a 4346074i bk7: 0a 4346087i bk8: 55a 4345545i bk9: 53a 4345360i bk10: 108a 4343857i bk11: 108a 4343798i bk12: 20a 4345940i bk13: 20a 4345962i bk14: 0a 4346009i bk15: 0a 4346024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670330
Row_Buffer_Locality_read = 0.670330
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006639
Bank_Level_Parallism_Col = 1.008028
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008028 

BW Util details:
bwutil = 0.000335 
total_CMD = 4346047 
util_bw = 1456 
Wasted_Col = 2847 
Wasted_Row = 2778 
Idle = 4338966 

BW Util Bottlenecks: 
RCDc_limit = 2861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4346047 
n_nop = 4345449 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 114 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 364 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.27793e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2105, Miss = 647, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2105, Miss = 646, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2157, Miss = 645, Miss_rate = 0.299, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2061, Miss = 640, Miss_rate = 0.311, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2094, Miss = 645, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2047, Miss = 641, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2071, Miss = 643, Miss_rate = 0.310, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2016, Miss = 643, Miss_rate = 0.319, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2096, Miss = 642, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2151, Miss = 636, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2370, Miss = 644, Miss_rate = 0.272, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2259, Miss = 643, Miss_rate = 0.285, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 13031, Miss = 647, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2204, Miss = 646, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2093, Miss = 644, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2403, Miss = 643, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2334, Miss = 649, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2173, Miss = 644, Miss_rate = 0.296, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2221, Miss = 648, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2142, Miss = 646, Miss_rate = 0.302, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 2061, Miss = 644, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2070, Miss = 642, Miss_rate = 0.310, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 2373, Miss = 643, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2076, Miss = 641, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62713
L2_total_cache_misses = 15452
L2_total_cache_miss_rate = 0.2464
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43894
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48289
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14424
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=62713
icnt_total_pkts_simt_to_mem=62713
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62713
Req_Network_cycles = 1694721
Req_Network_injected_packets_per_cycle =       0.0370 
Req_Network_conflicts_per_cycle =       0.0081
Req_Network_conflicts_per_cycle_util =       0.2578
Req_Bank_Level_Parallism =       1.1750
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0212
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 62713
Reply_Network_cycles = 1694721
Reply_Network_injected_packets_per_cycle =        0.0370
Reply_Network_conflicts_per_cycle =        0.0054
Reply_Network_conflicts_per_cycle_util =       0.1692
Reply_Bank_Level_Parallism =       1.1609
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0012
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 46 sec (1666 sec)
gpgpu_simulation_rate = 840 (inst/sec)
gpgpu_simulation_rate = 1017 (cycle/sec)
gpgpu_silicon_slowdown = 1342182x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (42,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 7: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 7 
gpu_sim_cycle = 6017
gpu_sim_insn = 246800
gpu_ipc =      41.0171
gpu_tot_sim_cycle = 1700738
gpu_tot_sim_insn = 1646617
gpu_tot_ipc =       0.9682
gpu_tot_issued_cta = 350
gpu_occupancy = 34.0103% 
gpu_tot_occupancy = 11.4419% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4494
partiton_level_parallism_total  =       0.0385
partiton_level_parallism_util =       7.8377
partiton_level_parallism_util_total  =       1.2178
L2_BW  =      19.6295 GB/Sec
L2_BW_total  =       1.6801 GB/Sec
gpu_total_sim_rate=981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 528, Miss = 513, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 508
	L1D_cache_core[1]: Access = 432, Miss = 417, Miss_rate = 0.965, Pending_hits = 15, Reservation_fails = 392
	L1D_cache_core[2]: Access = 528, Miss = 513, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 520
	L1D_cache_core[3]: Access = 528, Miss = 513, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 461
	L1D_cache_core[4]: Access = 528, Miss = 513, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 508
	L1D_cache_core[5]: Access = 400, Miss = 385, Miss_rate = 0.963, Pending_hits = 15, Reservation_fails = 342
	L1D_cache_core[6]: Access = 528, Miss = 513, Miss_rate = 0.972, Pending_hits = 15, Reservation_fails = 464
	L1D_cache_core[7]: Access = 514, Miss = 499, Miss_rate = 0.971, Pending_hits = 15, Reservation_fails = 440
	L1D_cache_core[8]: Access = 456, Miss = 449, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 456
	L1D_cache_core[9]: Access = 392, Miss = 385, Miss_rate = 0.982, Pending_hits = 7, Reservation_fails = 384
	L1D_cache_core[10]: Access = 424, Miss = 417, Miss_rate = 0.983, Pending_hits = 7, Reservation_fails = 411
	L1D_cache_core[11]: Access = 456, Miss = 449, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 433
	L1D_cache_core[12]: Access = 328, Miss = 321, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 306
	L1D_cache_core[13]: Access = 328, Miss = 321, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 303
	L1D_cache_core[14]: Access = 456, Miss = 449, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 459
	L1D_cache_core[15]: Access = 456, Miss = 449, Miss_rate = 0.985, Pending_hits = 7, Reservation_fails = 418
	L1D_cache_core[16]: Access = 328, Miss = 321, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 312
	L1D_cache_core[17]: Access = 360, Miss = 353, Miss_rate = 0.981, Pending_hits = 7, Reservation_fails = 324
	L1D_cache_core[18]: Access = 328, Miss = 321, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 307
	L1D_cache_core[19]: Access = 424, Miss = 417, Miss_rate = 0.983, Pending_hits = 7, Reservation_fails = 378
	L1D_cache_core[20]: Access = 334, Miss = 327, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 306
	L1D_cache_core[21]: Access = 332, Miss = 325, Miss_rate = 0.979, Pending_hits = 7, Reservation_fails = 315
	L1D_cache_core[22]: Access = 434, Miss = 420, Miss_rate = 0.968, Pending_hits = 14, Reservation_fails = 411
	L1D_cache_core[23]: Access = 1757, Miss = 535, Miss_rate = 0.304, Pending_hits = 15, Reservation_fails = 448
	L1D_cache_core[24]: Access = 396, Miss = 376, Miss_rate = 0.949, Pending_hits = 14, Reservation_fails = 314
	L1D_cache_core[25]: Access = 80753, Miss = 8110, Miss_rate = 0.100, Pending_hits = 112, Reservation_fails = 472
	L1D_cache_core[26]: Access = 464, Miss = 449, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 412
	L1D_cache_core[27]: Access = 400, Miss = 385, Miss_rate = 0.963, Pending_hits = 15, Reservation_fails = 368
	L1D_cache_core[28]: Access = 464, Miss = 449, Miss_rate = 0.968, Pending_hits = 15, Reservation_fails = 417
	L1D_cache_core[29]: Access = 432, Miss = 417, Miss_rate = 0.965, Pending_hits = 15, Reservation_fails = 379
	L1D_total_cache_accesses = 94488
	L1D_total_cache_misses = 20311
	L1D_total_cache_miss_rate = 0.2150
	L1D_total_cache_pending_hits = 433
	L1D_total_cache_reservation_fails = 11968
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 433
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 78727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15761

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1143
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10825
ctas_completed 350, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 4830624
gpgpu_n_tot_w_icount = 150957
gpgpu_n_stall_shd_mem = 51309
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49656
gpgpu_n_mem_write_global = 15761
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 160458
gpgpu_n_store_insn = 99174
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 205318
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24764	W0_Idle:5122372	W0_Scoreboard:1666639	W1:45444	W2:20662	W3:8691	W4:4400	W5:5176	W6:3973	W7:2175	W8:2301	W9:3590	W10:2313	W11:1094	W12:1187	W13:1134	W14:901	W15:926	W16:430	W17:358	W18:358	W19:385	W20:257	W21:161	W22:492	W23:235	W24:201	W25:307	W26:143	W27:100	W28:162	W29:82	W30:126	W31:0	W32:43193
single_issue_nums: WS0:42574	WS1:58753	WS2:29114	WS3:20516	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 63272 {8:7909,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630440 {40:15761,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1669880 {40:41747,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 316360 {40:7909,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126088 {8:15761,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1669880 {40:41747,}
maxmflatency = 607 
max_icnt2mem_latency = 403 
maxmrqlatency = 21 
max_icnt2sh_latency = 74 
averagemflatency = 243 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4302 	4 	12 	46 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51487 	12475 	1455 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41711 	36 	0 	0 	14777 	3202 	3072 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58581 	4499 	1261 	865 	197 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8996 	802 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         7         5        13        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0        13        17        19         9         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0        10         8         8        13         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0        18        20         9        12         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0        14         8        12        10         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         6         9        15        16         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0        20        11        11         9         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0        21         9        13         8         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0        21        19         9         7         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         6         7         9        10         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        14        26         9         7         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0        11         4         8        16         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0    135551    153904    284308     82593      6524      6487         0         0 
dram[1]:         0         0         0         0         0         0         0         0    186618     45455    380764    130996      6509      6515         0         0 
dram[2]:         0         0         0         0         0         0         0         0    168681    676160    377352    234928      6494      6486         0         0 
dram[3]:         0         0         0         0         0         0         0         0    705936     87920    527798    537044      6534     16527         0         0 
dram[4]:         0         0         0         0         0         0         0         0    173238    107574    746373    743611      6522      8885         0         0 
dram[5]:         0         0         0         0         0         0         0         0    706158    239250    458658    283838      6491      6489         0         0 
dram[6]:         0         0         0         0         0         0         0         0     61722     60921    442437    716588      6493      6544         0         0 
dram[7]:      5754         0         0         0         0         0         0         0     68440     99083    717881    455268     10683      6512         0         0 
dram[8]:         0         0         0         0         0         0         0         0    132876    160369    144916    196337     48050     94383      5640         0 
dram[9]:         0         0         0         0         0         0         0         0    192287    234990    850662    244948    139778      6508         0         0 
dram[10]:         0         0         0         0         0         0         0         0     19388    280932     62844     50231      6488      6490         0         0 
dram[11]:         0         0         0         0         0         0         0         0     91536     89118    260580    268057      7126      6496         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.764706  2.421053  2.074074  2.800000 24.000000 24.000000      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.473684  6.285714  2.750000  2.297872 24.000000 24.000000      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.705882  2.142857  2.347826  3.000000 24.000000 24.000000      -nan      -nan 
dram[3]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  5.875000  5.875000  2.250000  2.250000 24.000000 24.000000      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  4.363636  2.588235  2.347826  1.862069 22.000000 20.000000      -nan      -nan 
dram[5]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  2.125000  2.833333  2.571429  2.117647 20.000000 20.000000      -nan      -nan 
dram[6]:       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  5.000000  2.634146  2.250000 20.000000 20.000000      -nan      -nan 
dram[7]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.111111  4.230769  2.250000  2.000000 20.000000 20.000000      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.222222  7.428571  2.000000  2.000000 20.000000 20.000000  1.000000      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.307693  2.454545  2.160000  2.700000 20.000000 20.000000      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.333333  8.000000  1.912281  2.076923 20.000000 20.000000      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.533333  2.347826  2.347826 20.000000 20.000000      -nan      -nan 
average row locality = 4391/1498 = 2.931242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         4         0         0         0         0         0         0        47        46       112       112        24        24         0         0 
dram[1]:         4         4         0         0         0         0         0         0        47        44       110       108        24        24         0         0 
dram[2]:         4         4         0         0         0         0         0         0        46        45       108       108        24        24         0         0 
dram[3]:         4         4         0         0         0         0         0         0        47        47       108       108        24        24         0         0 
dram[4]:         4         4         0         0         0         0         0         0        48        44       108       108        22        20         0         0 
dram[5]:         4         4         0         0         0         0         0         0        51        51       108       108        20        20         0         0 
dram[6]:         4         3         0         0         0         0         0         0        55        55       108       108        20        20         0         0 
dram[7]:         1         0         0         0         0         0         0         0        55        55       108       108        20        20         0         0 
dram[8]:         0         0         0         0         0         0         0         0        56        52       108       108        20        20         1         0 
dram[9]:         0         0         0         0         0         0         0         0        56        54       108       108        20        20         0         0 
dram[10]:         0         0         0         0         0         0         0         0        52        56       109       108        20        20         0         0 
dram[11]:         0         0         0         0         0         0         0         0        55        53       108       108        20        20         0         0 
total dram reads = 4391
min_bank_accesses = 0!
chip skew: 373/358 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13543     13954    none      none      none      none      none      none        1867      2072      1561      1523      1313      1337    none      none  
dram[1]:      13468     14389    none      none      none      none      none      none        1799      1750      1719      1655      1335      1259    none      none  
dram[2]:      13662     13518    none      none      none      none      none      none        1748      1662      1582      1513      1232      1276    none      none  
dram[3]:      13945     13979    none      none      none      none      none      none        1624      1563      1501      1414      1267      1145    none      none  
dram[4]:      13702     13933    none      none      none      none      none      none        1798      1906      1515      1597      1431      1515    none      none  
dram[5]:      14317     14215    none      none      none      none      none      none        2552      2123      1581      1609      1513      1476    none      none  
dram[6]:      14115     18596    none      none      none      none      none      none        2554      2166     21315      1457      1445      1449    none      none  
dram[7]:      46039    none      none      none      none      none      none      none        1828      2905      1501      1477      1440      1343    none      none  
dram[8]:     none      none      none      none      none      none      none      none        2396      2236      1582      1467      1477      1500     50285    none  
dram[9]:     none      none      none      none      none      none      none      none        2255      2023      1445      1470      1560      1458    none      none  
dram[10]:     none      none      none      none      none      none      none      none        1808      2074      1420      1359      1413      1490    none      none  
dram[11]:     none      none      none      none      none      none      none      none        3148      2224      1320      1288      1447      1379    none      none  
maximum mf latency per bank:
dram[0]:        363       369       318       322       270       433       594       604       604       607       596       599       448       465       444       447
dram[1]:        366       361       328       354       374       581       597       594       600       597       595       590       459       459       449       448
dram[2]:        361       371       286       286       587       295       595       598       603       602       596       588       445       466       457       464
dram[3]:        373       370       287       292       324       353       591       593       599       598       588       592       460       439       467       454
dram[4]:        365       376       291       338       264       434       594       599       603       601       595       595       465       468       461       461
dram[5]:        379       375       347       300       374       580       599       593       601       595       595       588       459       449       456       456
dram[6]:        376       364       339       351       587       295       595       598       603       602       596       588       449       456       458       462
dram[7]:        402       370       327       363       324       353       591       593       599       598       588       592       453       452       465       450
dram[8]:        366       358       341       341       264       434       594       599       603       601       595       595       455       478       449       467
dram[9]:        356       370       335       340       374       580       599       593       601       595       595       588       475       446       476       457
dram[10]:        324       333       317       327       585       294       593       591       599       598       597       587       442       452       449       440
dram[11]:        324       357       308       356       323       351       591       594       600       599       587       586       455       441       458       441

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360842 n_act=134 n_pre=126 n_ref_event=0 n_req=373 n_rd=373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003421
n_activity=17661 dram_eff=0.08448
bk0: 4a 4361432i bk1: 4a 4361426i bk2: 0a 4361478i bk3: 0a 4361482i bk4: 0a 4361488i bk5: 0a 4361494i bk6: 0a 4361506i bk7: 0a 4361517i bk8: 47a 4360695i bk9: 46a 4360625i bk10: 112a 4358875i bk11: 112a 4359486i bk12: 24a 4361357i bk13: 24a 4361389i bk14: 0a 4361439i bk15: 0a 4361452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646113
Row_Buffer_Locality_read = 0.646113
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018510
Bank_Level_Parallism_Col = 1.011207
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011207 

BW Util details:
bwutil = 0.000342 
total_CMD = 4361475 
util_bw = 1492 
Wasted_Col = 3182 
Wasted_Row = 2967 
Idle = 4353834 

BW Util Bottlenecks: 
RCDc_limit = 3185 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360842 
Read = 373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 134 
n_pre = 126 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 373 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=6.67205e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360884 n_act=117 n_pre=109 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003347
n_activity=15985 dram_eff=0.09134
bk0: 4a 4361420i bk1: 4a 4361424i bk2: 0a 4361472i bk3: 0a 4361479i bk4: 0a 4361487i bk5: 0a 4361497i bk6: 0a 4361506i bk7: 0a 4361514i bk8: 47a 4360622i bk9: 44a 4361186i bk10: 110a 4359556i bk11: 108a 4359164i bk12: 24a 4361350i bk13: 24a 4361393i bk14: 0a 4361444i bk15: 0a 4361458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684932
Row_Buffer_Locality_read = 0.684932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033720
Bank_Level_Parallism_Col = 1.028815
Bank_Level_Parallism_Ready = 1.002740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028815 

BW Util details:
bwutil = 0.000335 
total_CMD = 4361475 
util_bw = 1460 
Wasted_Col = 2736 
Wasted_Row = 2518 
Idle = 4354761 

BW Util Bottlenecks: 
RCDc_limit = 2770 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360884 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 117 
n_pre = 109 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 226 
issued_total_col = 365 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=7.91017e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360872 n_act=124 n_pre=116 n_ref_event=0 n_req=363 n_rd=363 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003329
n_activity=16482 dram_eff=0.0881
bk0: 4a 4361426i bk1: 4a 4361426i bk2: 0a 4361477i bk3: 0a 4361483i bk4: 0a 4361488i bk5: 0a 4361498i bk6: 0a 4361513i bk7: 0a 4361526i bk8: 46a 4360716i bk9: 45a 4360514i bk10: 108a 4359228i bk11: 108a 4359683i bk12: 24a 4361366i bk13: 24a 4361396i bk14: 0a 4361439i bk15: 0a 4361449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663912
Row_Buffer_Locality_read = 0.663912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024864
Bank_Level_Parallism_Col = 1.020840
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020840 

BW Util details:
bwutil = 0.000333 
total_CMD = 4361475 
util_bw = 1452 
Wasted_Col = 2899 
Wasted_Row = 2727 
Idle = 4354397 

BW Util Bottlenecks: 
RCDc_limit = 2925 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360872 
Read = 363 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 116 
n_ref = 0 
n_req = 363 
total_req = 363 

Dual Bus Interface Util: 
issued_total_row = 240 
issued_total_col = 363 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=6.07593e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360885 n_act=116 n_pre=108 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003357
n_activity=16397 dram_eff=0.08928
bk0: 4a 4361416i bk1: 4a 4361423i bk2: 0a 4361470i bk3: 0a 4361480i bk4: 0a 4361487i bk5: 0a 4361492i bk6: 0a 4361499i bk7: 0a 4361506i bk8: 47a 4361157i bk9: 47a 4361155i bk10: 108a 4359196i bk11: 108a 4359131i bk12: 24a 4361366i bk13: 24a 4361395i bk14: 0a 4361439i bk15: 0a 4361449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688525
Row_Buffer_Locality_read = 0.688525
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020767
Bank_Level_Parallism_Col = 1.018812
Bank_Level_Parallism_Ready = 1.002732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018812 

BW Util details:
bwutil = 0.000336 
total_CMD = 4361475 
util_bw = 1464 
Wasted_Col = 2740 
Wasted_Row = 2524 
Idle = 4354747 

BW Util Bottlenecks: 
RCDc_limit = 2764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360885 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 116 
n_pre = 108 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 366 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=4.76903e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360853 n_act=136 n_pre=128 n_ref_event=0 n_req=358 n_rd=358 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003283
n_activity=17666 dram_eff=0.08106
bk0: 4a 4361439i bk1: 4a 4361429i bk2: 0a 4361474i bk3: 0a 4361480i bk4: 0a 4361482i bk5: 0a 4361491i bk6: 0a 4361502i bk7: 0a 4361512i bk8: 48a 4361007i bk9: 44a 4360716i bk10: 108a 4359253i bk11: 108a 4358634i bk12: 22a 4361347i bk13: 20a 4361397i bk14: 0a 4361444i bk15: 0a 4361454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625698
Row_Buffer_Locality_read = 0.625698
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015904
Bank_Level_Parallism_Col = 1.006851
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006851 

BW Util details:
bwutil = 0.000328 
total_CMD = 4361475 
util_bw = 1432 
Wasted_Col = 3231 
Wasted_Row = 3017 
Idle = 4353795 

BW Util Bottlenecks: 
RCDc_limit = 3232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360853 
Read = 358 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 128 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 358 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000143 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.51682e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360839 n_act=139 n_pre=131 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003357
n_activity=17394 dram_eff=0.08417
bk0: 4a 4361422i bk1: 4a 4361428i bk2: 0a 4361476i bk3: 0a 4361480i bk4: 0a 4361489i bk5: 0a 4361496i bk6: 0a 4361512i bk7: 0a 4361526i bk8: 51a 4360369i bk9: 51a 4360636i bk10: 108a 4359447i bk11: 108a 4358960i bk12: 20a 4361346i bk13: 20a 4361396i bk14: 0a 4361444i bk15: 0a 4361457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625683
Row_Buffer_Locality_read = 0.625683
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045865
Bank_Level_Parallism_Col = 1.038155
Bank_Level_Parallism_Ready = 1.002732
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038155 

BW Util details:
bwutil = 0.000336 
total_CMD = 4361475 
util_bw = 1464 
Wasted_Col = 3202 
Wasted_Row = 2988 
Idle = 4353821 

BW Util Bottlenecks: 
RCDc_limit = 3277 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360839 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 139 
n_pre = 131 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 270 
issued_total_col = 366 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=9.28585e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360880 n_act=115 n_pre=107 n_ref_event=0 n_req=373 n_rd=373 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003421
n_activity=16053 dram_eff=0.09294
bk0: 4a 4361415i bk1: 3a 4361428i bk2: 0a 4361471i bk3: 0a 4361479i bk4: 0a 4361486i bk5: 0a 4361494i bk6: 0a 4361503i bk7: 0a 4361516i bk8: 55a 4361001i bk9: 55a 4361001i bk10: 108a 4359518i bk11: 108a 4359123i bk12: 20a 4361356i bk13: 20a 4361389i bk14: 0a 4361436i bk15: 0a 4361453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697051
Row_Buffer_Locality_read = 0.697051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020977
Bank_Level_Parallism_Col = 1.016092
Bank_Level_Parallism_Ready = 1.002681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012151 

BW Util details:
bwutil = 0.000342 
total_CMD = 4361475 
util_bw = 1492 
Wasted_Col = 2729 
Wasted_Row = 2488 
Idle = 4354766 

BW Util Bottlenecks: 
RCDc_limit = 2738 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360880 
Read = 373 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 115 
n_pre = 107 
n_ref = 0 
n_req = 373 
total_req = 373 

Dual Bus Interface Util: 
issued_total_row = 222 
issued_total_col = 373 
Row_Bus_Util =  0.000051 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=5.54858e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360861 n_act=127 n_pre=120 n_ref_event=0 n_req=367 n_rd=367 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003366
n_activity=16732 dram_eff=0.08774
bk0: 1a 4361440i bk1: 0a 4361469i bk2: 0a 4361475i bk3: 0a 4361480i bk4: 0a 4361485i bk5: 0a 4361490i bk6: 0a 4361498i bk7: 0a 4361509i bk8: 55a 4361087i bk9: 55a 4360905i bk10: 108a 4359165i bk11: 108a 4358803i bk12: 20a 4361351i bk13: 20a 4361392i bk14: 0a 4361441i bk15: 0a 4361455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653951
Row_Buffer_Locality_read = 0.653951
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047744
Bank_Level_Parallism_Col = 1.025254
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025254 

BW Util details:
bwutil = 0.000337 
total_CMD = 4361475 
util_bw = 1468 
Wasted_Col = 2939 
Wasted_Row = 2737 
Idle = 4354331 

BW Util Bottlenecks: 
RCDc_limit = 3007 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360861 
Read = 367 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 120 
n_ref = 0 
n_req = 367 
total_req = 367 

Dual Bus Interface Util: 
issued_total_row = 247 
issued_total_col = 367 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.30521e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360863 n_act=127 n_pre=120 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003347
n_activity=16948 dram_eff=0.08615
bk0: 0a 4361467i bk1: 0a 4361471i bk2: 0a 4361475i bk3: 0a 4361476i bk4: 0a 4361484i bk5: 0a 4361491i bk6: 0a 4361498i bk7: 0a 4361510i bk8: 56a 4361103i bk9: 52a 4361193i bk10: 108a 4358903i bk11: 108a 4358807i bk12: 20a 4361355i bk13: 20a 4361386i bk14: 1a 4361414i bk15: 0a 4361455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652055
Row_Buffer_Locality_read = 0.652055
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027468
Bank_Level_Parallism_Col = 1.014607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014607 

BW Util details:
bwutil = 0.000335 
total_CMD = 4361475 
util_bw = 1460 
Wasted_Col = 2991 
Wasted_Row = 2764 
Idle = 4354260 

BW Util Bottlenecks: 
RCDc_limit = 3024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360863 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 120 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 247 
issued_total_col = 365 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.4392e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360861 n_act=127 n_pre=121 n_ref_event=0 n_req=366 n_rd=366 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003357
n_activity=17285 dram_eff=0.0847
bk0: 0a 4361464i bk1: 0a 4361471i bk2: 0a 4361475i bk3: 0a 4361483i bk4: 0a 4361485i bk5: 0a 4361492i bk6: 0a 4361500i bk7: 0a 4361516i bk8: 56a 4360900i bk9: 54a 4360464i bk10: 108a 4359085i bk11: 108a 4359482i bk12: 20a 4361366i bk13: 20a 4361402i bk14: 0a 4361441i bk15: 0a 4361456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653005
Row_Buffer_Locality_read = 0.653005
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011432
Bank_Level_Parallism_Col = 1.007587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007587 

BW Util details:
bwutil = 0.000336 
total_CMD = 4361475 
util_bw = 1464 
Wasted_Col = 3023 
Wasted_Row = 2869 
Idle = 4354119 

BW Util Bottlenecks: 
RCDc_limit = 3036 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360861 
Read = 366 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 121 
n_ref = 0 
n_req = 366 
total_req = 366 

Dual Bus Interface Util: 
issued_total_row = 248 
issued_total_col = 366 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.06352e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360856 n_act=130 n_pre=124 n_ref_event=0 n_req=365 n_rd=365 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003347
n_activity=17400 dram_eff=0.08391
bk0: 0a 4361460i bk1: 0a 4361470i bk2: 0a 4361474i bk3: 0a 4361478i bk4: 0a 4361484i bk5: 0a 4361492i bk6: 0a 4361503i bk7: 0a 4361515i bk8: 52a 4360958i bk9: 56a 4361204i bk10: 109a 4358746i bk11: 108a 4358917i bk12: 20a 4361348i bk13: 20a 4361383i bk14: 0a 4361443i bk15: 0a 4361455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643836
Row_Buffer_Locality_read = 0.643836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017810
Bank_Level_Parallism_Col = 1.011635
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011635 

BW Util details:
bwutil = 0.000335 
total_CMD = 4361475 
util_bw = 1460 
Wasted_Col = 3071 
Wasted_Row = 2904 
Idle = 4354040 

BW Util Bottlenecks: 
RCDc_limit = 3094 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360856 
Read = 365 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 130 
n_pre = 124 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 254 
issued_total_col = 365 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.32456e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4361475 n_nop=4360877 n_act=120 n_pre=114 n_ref_event=0 n_req=364 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003338
n_activity=16942 dram_eff=0.08594
bk0: 0a 4361461i bk1: 0a 4361467i bk2: 0a 4361473i bk3: 0a 4361480i bk4: 0a 4361485i bk5: 0a 4361490i bk6: 0a 4361502i bk7: 0a 4361515i bk8: 55a 4360973i bk9: 53a 4360788i bk10: 108a 4359285i bk11: 108a 4359226i bk12: 20a 4361368i bk13: 20a 4361390i bk14: 0a 4361437i bk15: 0a 4361452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670330
Row_Buffer_Locality_read = 0.670330
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006639
Bank_Level_Parallism_Col = 1.008028
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008028 

BW Util details:
bwutil = 0.000334 
total_CMD = 4361475 
util_bw = 1456 
Wasted_Col = 2847 
Wasted_Row = 2778 
Idle = 4354394 

BW Util Bottlenecks: 
RCDc_limit = 2861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4361475 
n_nop = 4360877 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 120 
n_pre = 114 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 364 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.26987e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2217, Miss = 703, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2217, Miss = 702, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2269, Miss = 701, Miss_rate = 0.309, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2169, Miss = 692, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2203, Miss = 698, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2159, Miss = 697, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2183, Miss = 699, Miss_rate = 0.320, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2128, Miss = 699, Miss_rate = 0.328, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2208, Miss = 698, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2263, Miss = 692, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2482, Miss = 700, Miss_rate = 0.282, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2371, Miss = 699, Miss_rate = 0.295, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 13173, Miss = 703, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2316, Miss = 702, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2202, Miss = 701, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2511, Miss = 699, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2446, Miss = 705, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2285, Miss = 700, Miss_rate = 0.306, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2333, Miss = 704, Miss_rate = 0.302, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2254, Miss = 702, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 2173, Miss = 700, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2182, Miss = 698, Miss_rate = 0.320, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 2485, Miss = 699, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2188, Miss = 697, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65417
L2_total_cache_misses = 16790
L2_total_cache_miss_rate = 0.2567
L2_total_cache_pending_hits = 5
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49656
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15761
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=65417
icnt_total_pkts_simt_to_mem=65417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 65417
Req_Network_cycles = 1700738
Req_Network_injected_packets_per_cycle =       0.0385 
Req_Network_conflicts_per_cycle =       0.0090
Req_Network_conflicts_per_cycle_util =       0.2848
Req_Bank_Level_Parallism =       1.2178
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0215
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 65417
Reply_Network_cycles = 1700738
Reply_Network_injected_packets_per_cycle =        0.0385
Reply_Network_conflicts_per_cycle =        0.0063
Reply_Network_conflicts_per_cycle_util =       0.1981
Reply_Bank_Level_Parallism =       1.2026
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0013
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 57 sec (1677 sec)
gpgpu_simulation_rate = 981 (inst/sec)
gpgpu_simulation_rate = 1014 (cycle/sec)
gpgpu_silicon_slowdown = 1346153x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (42,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 8: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 2439236
gpu_sim_insn = 5988628
gpu_ipc =       2.4551
gpu_tot_sim_cycle = 4139974
gpu_tot_sim_insn = 7635245
gpu_tot_ipc =       1.8443
gpu_tot_issued_cta = 392
gpu_occupancy = 19.1183% 
gpu_tot_occupancy = 18.1482% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3246
partiton_level_parallism_total  =       0.2070
partiton_level_parallism_util =       2.8468
partiton_level_parallism_util_total  =       2.5831
L2_BW  =      14.1777 GB/Sec
L2_BW_total  =       9.0435 GB/Sec
gpu_total_sim_rate=1417

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22593, Miss = 6368, Miss_rate = 0.282, Pending_hits = 527, Reservation_fails = 744
	L1D_cache_core[1]: Access = 26066, Miss = 6809, Miss_rate = 0.261, Pending_hits = 516, Reservation_fails = 606
	L1D_cache_core[2]: Access = 18661, Miss = 5356, Miss_rate = 0.287, Pending_hits = 522, Reservation_fails = 745
	L1D_cache_core[3]: Access = 23223, Miss = 6483, Miss_rate = 0.279, Pending_hits = 473, Reservation_fails = 650
	L1D_cache_core[4]: Access = 21540, Miss = 6066, Miss_rate = 0.282, Pending_hits = 518, Reservation_fails = 710
	L1D_cache_core[5]: Access = 17090, Miss = 4837, Miss_rate = 0.283, Pending_hits = 494, Reservation_fails = 566
	L1D_cache_core[6]: Access = 19508, Miss = 5540, Miss_rate = 0.284, Pending_hits = 473, Reservation_fails = 682
	L1D_cache_core[7]: Access = 25399, Miss = 7105, Miss_rate = 0.280, Pending_hits = 457, Reservation_fails = 640
	L1D_cache_core[8]: Access = 180101, Miss = 51050, Miss_rate = 0.283, Pending_hits = 904, Reservation_fails = 4897
	L1D_cache_core[9]: Access = 131610, Miss = 46235, Miss_rate = 0.351, Pending_hits = 843, Reservation_fails = 5053
	L1D_cache_core[10]: Access = 114194, Miss = 44630, Miss_rate = 0.391, Pending_hits = 852, Reservation_fails = 5887
	L1D_cache_core[11]: Access = 103676, Miss = 38542, Miss_rate = 0.372, Pending_hits = 820, Reservation_fails = 5182
	L1D_cache_core[12]: Access = 98490, Miss = 33319, Miss_rate = 0.338, Pending_hits = 745, Reservation_fails = 2907
	L1D_cache_core[13]: Access = 78500, Miss = 29791, Miss_rate = 0.380, Pending_hits = 712, Reservation_fails = 2832
	L1D_cache_core[14]: Access = 74477, Miss = 27550, Miss_rate = 0.370, Pending_hits = 671, Reservation_fails = 2870
	L1D_cache_core[15]: Access = 78975, Miss = 27407, Miss_rate = 0.347, Pending_hits = 651, Reservation_fails = 2818
	L1D_cache_core[16]: Access = 64924, Miss = 22534, Miss_rate = 0.347, Pending_hits = 594, Reservation_fails = 2154
	L1D_cache_core[17]: Access = 63567, Miss = 21819, Miss_rate = 0.343, Pending_hits = 616, Reservation_fails = 1697
	L1D_cache_core[18]: Access = 64198, Miss = 21979, Miss_rate = 0.342, Pending_hits = 529, Reservation_fails = 1727
	L1D_cache_core[19]: Access = 59043, Miss = 19395, Miss_rate = 0.328, Pending_hits = 527, Reservation_fails = 1408
	L1D_cache_core[20]: Access = 49286, Miss = 13120, Miss_rate = 0.266, Pending_hits = 444, Reservation_fails = 578
	L1D_cache_core[21]: Access = 40777, Miss = 11067, Miss_rate = 0.271, Pending_hits = 469, Reservation_fails = 550
	L1D_cache_core[22]: Access = 37108, Miss = 9789, Miss_rate = 0.264, Pending_hits = 448, Reservation_fails = 701
	L1D_cache_core[23]: Access = 34969, Miss = 9047, Miss_rate = 0.259, Pending_hits = 443, Reservation_fails = 710
	L1D_cache_core[24]: Access = 30791, Miss = 8157, Miss_rate = 0.265, Pending_hits = 498, Reservation_fails = 563
	L1D_cache_core[25]: Access = 108203, Miss = 15242, Miss_rate = 0.141, Pending_hits = 611, Reservation_fails = 653
	L1D_cache_core[26]: Access = 32969, Miss = 8634, Miss_rate = 0.262, Pending_hits = 453, Reservation_fails = 653
	L1D_cache_core[27]: Access = 32936, Miss = 8756, Miss_rate = 0.266, Pending_hits = 503, Reservation_fails = 589
	L1D_cache_core[28]: Access = 31086, Miss = 8469, Miss_rate = 0.272, Pending_hits = 478, Reservation_fails = 609
	L1D_cache_core[29]: Access = 30211, Miss = 8322, Miss_rate = 0.275, Pending_hits = 489, Reservation_fails = 579
	L1D_total_cache_accesses = 1714171
	L1D_total_cache_misses = 533418
	L1D_total_cache_miss_rate = 0.3112
	L1D_total_cache_pending_hits = 17280
	L1D_total_cache_reservation_fails = 50960
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1155547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 355048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 40130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17280
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1662835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 51336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 34325
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5805
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10830
ctas_completed 392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4614, 1692, 2601, 2349, 1769, 2897, 2565, 3040, 67, 67, 67, 67, 67, 67, 67, 67, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 51148864
gpgpu_n_tot_w_icount = 1598402
gpgpu_n_stall_shd_mem = 702441
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 805808
gpgpu_n_mem_write_global = 51336
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2079309
gpgpu_n_store_insn = 146131
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 312838
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 494356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208085
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39817	W0_Idle:24730042	W0_Scoreboard:28743767	W1:681638	W2:259449	W3:140881	W4:88589	W5:58568	W6:43957	W7:29860	W8:29463	W9:25109	W10:19618	W11:17450	W12:15753	W13:12454	W14:12908	W15:11562	W16:11013	W17:9608	W18:8532	W19:7954	W20:6053	W21:5440	W22:6725	W23:6018	W24:5587	W25:5600	W26:5127	W27:3608	W28:3305	W29:2982	W30:2742	W31:1731	W32:59118
single_issue_nums: WS0:428633	WS1:408652	WS2:396586	WS3:364531	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3920064 {8:490008,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2053440 {40:51336,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12632000 {40:315800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19600320 {40:490008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 410688 {8:51336,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12632000 {40:315800,}
maxmflatency = 712 
max_icnt2mem_latency = 403 
maxmrqlatency = 239 
max_icnt2sh_latency = 145 
averagemflatency = 234 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:47168 	215 	414 	608 	467 	313 	397 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	768332 	86079 	2733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	291231 	18050 	4276 	1611 	517830 	16427 	5100 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	682177 	110302 	43753 	15290 	4106 	1445 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22516 	2031 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        16        16         8         7         8         8        13        12        24        24         5        11 
dram[1]:        57        58        64        64        16        16         4         6        13        18        19         9        24        24         8         8 
dram[2]:        57        60        64        64        16        16         7         3        10         8         8        13        26        24         9        10 
dram[3]:        56        58        64        64        16        16         4         6        18        20         9        12        24        24        11        13 
dram[4]:        56        58        64        64        15        12         7         4        14         8        12        10        23        20        14        12 
dram[5]:        59        53        64        64        12        12         4         3         6         9        15        16        20        20         6         8 
dram[6]:        55        58        64        64        12        12         5         6        20        20        11         9        20        20        11         8 
dram[7]:        53        52        64        64        12        12        11         6        21        18        13        12        20        20         7         7 
dram[8]:        60        60        64        64        12        12         8         6        21        22        12        10        20        29         8         5 
dram[9]:        59        54        64        64        12        12         3         4        17        12         9        10        23        20         9        12 
dram[10]:        56        55        64        64        12        12         4         5        19        26         9         8        20        20        10        17 
dram[11]:        52        59        64        64        12        12         5         6        20        19         9        16        34        20         9        12 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     23289    193173    187925     39448     23249    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     27351     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     17694     33866    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      8715     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     62844    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.603687  1.556054  1.889655  1.970370  1.785714  1.669643  1.369231  1.296774  1.440476  1.634328  1.756098  1.810651  2.105263  1.849673  1.354369  1.450777 
dram[1]:  1.581081  1.557447  1.751592  1.659575  1.612069  1.435374  1.327044  1.331361  1.436364  1.663934  1.863354  1.931507  1.771605  1.739884  1.534392  1.508571 
dram[2]:  1.537500  1.614035  1.958904  1.865772  1.555556  1.483333  1.242604  1.270270  1.566176  1.578947  1.934641  1.742857  1.838509  1.691429  1.497297  1.463542 
dram[3]:  1.622120  1.597222  1.727848  1.716981  1.644231  1.721650  1.263158  1.396694  1.584507  1.527397  1.666667  1.945578  1.772455  1.775000  1.538043  1.540404 
dram[4]:  1.660000  1.710660  1.875862  1.828025  1.676190  1.488372  1.436975  1.386792  1.544304  1.535032  1.779141  1.684211  1.708333  1.788462  1.696970  1.635803 
dram[5]:  1.635071  1.582160  2.200000  1.742857  1.426573  1.869565  1.302013  1.227273  1.445860  1.489933  1.769231  1.612022  1.904110  1.745455  1.587879  1.645963 
dram[6]:  1.631336  1.720000  1.844156  1.709677  1.469697  1.574257  1.318182  1.361538  1.738095  1.645390  1.895833  1.766082  1.681818  1.885714  1.630435  1.616667 
dram[7]:  1.703704  1.655000  1.893939  1.725146  1.666667  1.539823  1.468468  1.426357  1.715385  1.574468  1.871166  1.777778  1.790850  1.739394  1.714286  1.547486 
dram[8]:  1.603687  1.577586  1.985816  1.917241  1.631068  1.538462  1.387097  1.300699  1.606897  1.666667  1.603093  1.574879  1.642424  1.774390  1.706250  1.629834 
dram[9]:  1.737113  1.609091  1.840000  1.784810  1.532787  1.517241  1.259259  1.260870  1.774436  1.505952  1.633508  1.944785  1.631868  1.746914  1.541436  1.634831 
dram[10]:  1.715026  1.742424  1.934307  1.853147  1.752688  1.460177  1.267081  1.319728  1.637681  1.804878  1.613065  1.741573  1.771605  1.685393  1.539683  1.632911 
dram[11]:  1.677885  1.588496  1.800000  1.705882  1.620370  1.564103  1.308824  1.312977  1.578947  1.578947  1.808383  1.805031  1.880795  1.875817  1.691275  1.500000 
average row locality = 50020/30534 = 1.638174
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       346       345       274       266       200       187       178       201       242       219       288       306       280       283       276       277 
dram[1]:       349       364       275       312       187       211       211       225       237       203       300       282       287       301       288       261 
dram[2]:       367       366       286       278       196       178       210       188       213       210       296       305       296       296       275       279 
dram[3]:       351       343       273       273       171       167       192       169       225       223       310       286       296       284       281       304 
dram[4]:       329       335       272       287       176       192       171       147       244       241       290       288       287       279       279       264 
dram[5]:       343       336       264       305       204       172       194       189       227       222       299       295       278       288       261       263 
dram[6]:       353       342       284       265       194       159       203       177       219       232       273       302       296       264       298       289 
dram[7]:       320       330       250       295       175       174       163       184       223       222       305       288       274       287       273       274 
dram[8]:       347       365       280       278       168       180       172       186       233       235       311       326       271       291       270       292 
dram[9]:       337       354       276       282       187       176       204       203       236       253       312       317       297       283       276       288 
dram[10]:       331       345       265       265       163       165       204       194       226       222       321       310       287       300       288       256 
dram[11]:       348       358       243       261       175       183       178       172       240       210       302       287       284       287       249       270 
total dram reads = 49931
bank skew: 367/147 = 2.50
chip skew: 4293/4037 = 1.06
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0        12        12 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         8        12 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         8         8 
dram[3]:         4         8         0         0         0         0         0         0         0         0         0         0         0         0         8         4 
dram[4]:        12         8         0         0         0         0         0         0         0         0         0         0         0         0         4         4 
dram[5]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         4         8 
dram[6]:         4         8         0         0         0         0         0         0         0         0         0         0         0         0         8         8 
dram[7]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0        12        12 
dram[8]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0        12        12 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        12        12 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        12         8 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0        12        12 
total dram writes = 356
min_bank_accesses = 0!
chip skew: 40/20 = 2.00
average mf latency per bank:
dram[0]:       1818      1651      1562      1574      1489      1507     12018      9411      5444      6156      4325      3855      4110      3935      2722      2734
dram[1]:       1672      1656      1534      1473      1471      1541      9812      9273      6011      7194      4422      4673      3875      3794      2704      3084
dram[2]:       1654      1654      1510      1510      1705      1977      9813     11132      6623      6196      4624      3806      3693      3877      2716      2534
dram[3]:       1651      1825      1508      1522      1855      2162      9971     12152      6075      6147      4045      4561      3773      4002      2744      2515
dram[4]:       1778      1684      1510      1492      2237      1851     11982     14265      6094      5274      4741      4621      4079      4298      2756      2772
dram[5]:       1661      1711      1649      1393      1628      2293     11164     10574     48465      6433      4125      4343      4509      3744      2994      2851
dram[6]:       1661      1685      1383      1519      1740      2144      9091     11399      6250      6004     12241      3880      3845      4201      2636      2515
dram[7]:       1723      1754      1751      1431      2397      2112     11177     10071      5752      6376      4282      4413      4003      3749      2639      2679
dram[8]:       1680      1581      1465      1488      1908      2288     11331     10255      6186      5699      4239      3913      4235      3904      2803      2620
dram[9]:       1661      1725      1429      1446      2181      2239      9532      9440      5862      5306      3688      4137      3906      3796      2562      2498
dram[10]:       1869      1683      1526      1511      2520      2466     10490     11095      5364      6144      3746      3806      3723      3567      2438      3043
dram[11]:       1594      1806      1592      1647      2360      1785     10783     11083      5979      6354      4041      4147      3921      3578      3144      2769
maximum mf latency per bank:
dram[0]:        571       568       577       636       529       553       594       604       604       607       596       599       511       465       608       503
dram[1]:        511       551       534       646       523       581       597       594       600       597       595       590       476       510       520       499
dram[2]:        547       536       706       625       712       634       595       598       603       602       596       588       482       466       528       572
dram[3]:        524       506       578       646       646       566       591       593       599       598       588       592       460       486       467       528
dram[4]:        614       488       561       644       574       531       594       599       603       601       595       595       502       468       562       461
dram[5]:        585       506       597       625       624       580       599       593       601       595       595       588       459       449       456       541
dram[6]:        512       571       531       593       587       541       595       598       603       602       596       588       460       456       593       482
dram[7]:        505       523       610       648       513       500       591       593       599       598       588       592       457       452       496       450
dram[8]:        644       596       599       648       553       500       594       599       603       601       595       595       455       478       460       552
dram[9]:        540       503       599       628       529       580       599       593       601       595       595       588       517       461       476       457
dram[10]:        557       524       572       660       585       519       593       591       599       598       597       587       463       483       474       496
dram[11]:        581       538       536       659       479       525       591       594       600       599       587       586       455       458       564       551

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607544 n_act=2555 n_pre=2539 n_ref_event=0 n_req=4178 n_rd=4168 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.001585
n_activity=228302 dram_eff=0.07373
bk0: 346a 10605322i bk1: 345a 10604968i bk2: 274a 10608534i bk3: 266a 10609040i bk4: 200a 10610805i bk5: 187a 10610861i bk6: 178a 10610259i bk7: 201a 10608910i bk8: 242a 10608563i bk9: 219a 10610140i bk10: 288a 10608820i bk11: 306a 10608483i bk12: 280a 10610157i bk13: 283a 10609257i bk14: 276a 10606325i bk15: 277a 10607033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.389899
Row_Buffer_Locality_read = 0.390835
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173150
Bank_Level_Parallism_Col = 1.091496
Bank_Level_Parallism_Ready = 1.076705
write_to_read_ratio_blp_rw_average = 0.006089
GrpLevelPara = 1.076794 

BW Util details:
bwutil = 0.001585 
total_CMD = 10616818 
util_bw = 16832 
Wasted_Col = 56124 
Wasted_Row = 49929 
Idle = 10493933 

BW Util Bottlenecks: 
RCDc_limit = 58742 
RCDWRc_limit = 141 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 449 
rwq = 0 
CCDLc_limit_alone = 447 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 10616818 
n_nop = 10607544 
Read = 4168 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 2555 
n_pre = 2539 
n_ref = 0 
n_req = 4178 
total_req = 4208 

Dual Bus Interface Util: 
issued_total_row = 5094 
issued_total_col = 4208 
Row_Bus_Util =  0.000480 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000874 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003019 
queue_avg = 0.002425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00242493
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607147 n_act=2692 n_pre=2676 n_ref_event=0 n_req=4302 n_rd=4293 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.001631
n_activity=234803 dram_eff=0.07375
bk0: 349a 10605227i bk1: 364a 10604359i bk2: 275a 10607759i bk3: 312a 10606339i bk4: 187a 10610456i bk5: 211a 10608888i bk6: 211a 10608639i bk7: 225a 10608332i bk8: 237a 10608623i bk9: 203a 10610671i bk10: 300a 10608946i bk11: 282a 10609639i bk12: 287a 10608645i bk13: 301a 10607951i bk14: 288a 10607059i bk15: 261a 10607867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375639
Row_Buffer_Locality_read = 0.376427
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.183591
Bank_Level_Parallism_Col = 1.099923
Bank_Level_Parallism_Ready = 1.091870
write_to_read_ratio_blp_rw_average = 0.004976
GrpLevelPara = 1.078523 

BW Util details:
bwutil = 0.001631 
total_CMD = 10616818 
util_bw = 17316 
Wasted_Col = 59058 
Wasted_Row = 52436 
Idle = 10488008 

BW Util Bottlenecks: 
RCDc_limit = 61935 
RCDWRc_limit = 126 
WTRc_limit = 42 
RTWc_limit = 54 
CCDLc_limit = 466 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 42 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 10616818 
n_nop = 10607147 
Read = 4293 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 2692 
n_pre = 2676 
n_ref = 0 
n_req = 4302 
total_req = 4329 

Dual Bus Interface Util: 
issued_total_row = 5368 
issued_total_col = 4329 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.000408 
Either_Row_CoL_Bus_Util = 0.000911 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002688 
queue_avg = 0.003733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.00373313
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607299 n_act=2642 n_pre=2626 n_ref_event=0 n_req=4247 n_rd=4239 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.001609
n_activity=233971 dram_eff=0.07302
bk0: 367a 10604211i bk1: 366a 10604596i bk2: 286a 10608318i bk3: 278a 10608233i bk4: 196a 10609573i bk5: 178a 10609885i bk6: 210a 10608316i bk7: 188a 10609429i bk8: 213a 10610072i bk9: 210a 10610302i bk10: 296a 10609298i bk11: 305a 10608232i bk12: 296a 10608910i bk13: 296a 10608224i bk14: 275a 10607429i bk15: 279a 10607199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.379327
Row_Buffer_Locality_read = 0.380042
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.177969
Bank_Level_Parallism_Col = 1.114328
Bank_Level_Parallism_Ready = 1.134252
write_to_read_ratio_blp_rw_average = 0.004863
GrpLevelPara = 1.088010 

BW Util details:
bwutil = 0.001609 
total_CMD = 10616818 
util_bw = 17084 
Wasted_Col = 58136 
Wasted_Row = 51640 
Idle = 10489958 

BW Util Bottlenecks: 
RCDc_limit = 60961 
RCDWRc_limit = 102 
WTRc_limit = 55 
RTWc_limit = 108 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 55 
RTWc_limit_alone = 98 

Commands details: 
total_CMD = 10616818 
n_nop = 10607299 
Read = 4239 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 2642 
n_pre = 2626 
n_ref = 0 
n_req = 4247 
total_req = 4271 

Dual Bus Interface Util: 
issued_total_row = 5268 
issued_total_col = 4271 
Row_Bus_Util =  0.000496 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000897 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002101 
queue_avg = 0.003871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.00387131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607559 n_act=2560 n_pre=2544 n_ref_event=0 n_req=4154 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.001572
n_activity=229792 dram_eff=0.07262
bk0: 351a 10605299i bk1: 343a 10605296i bk2: 273a 10607875i bk3: 273a 10607764i bk4: 171a 10610627i bk5: 167a 10611061i bk6: 192a 10609279i bk7: 169a 10610714i bk8: 225a 10609798i bk9: 223a 10609690i bk10: 310a 10607677i bk11: 286a 10609656i bk12: 296a 10608368i bk13: 284a 10608868i bk14: 281a 10607584i bk15: 304a 10606770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.385171
Row_Buffer_Locality_read = 0.385728
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173179
Bank_Level_Parallism_Col = 1.112197
Bank_Level_Parallism_Ready = 1.136472
write_to_read_ratio_blp_rw_average = 0.003894
GrpLevelPara = 1.086679 

BW Util details:
bwutil = 0.001572 
total_CMD = 10616818 
util_bw = 16688 
Wasted_Col = 56519 
Wasted_Row = 50554 
Idle = 10493057 

BW Util Bottlenecks: 
RCDc_limit = 59098 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 334 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 10616818 
n_nop = 10607559 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 2560 
n_pre = 2544 
n_ref = 0 
n_req = 4154 
total_req = 4172 

Dual Bus Interface Util: 
issued_total_row = 5104 
issued_total_col = 4172 
Row_Bus_Util =  0.000481 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001836 
queue_avg = 0.003808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0038082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607813 n_act=2464 n_pre=2448 n_ref_event=0 n_req=4088 n_rd=4081 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.001548
n_activity=226837 dram_eff=0.07246
bk0: 329a 10606320i bk1: 335a 10606476i bk2: 272a 10608739i bk3: 287a 10607728i bk4: 176a 10610651i bk5: 192a 10609802i bk6: 171a 10610925i bk7: 147a 10611431i bk8: 244a 10609043i bk9: 241a 10608968i bk10: 290a 10608775i bk11: 288a 10608375i bk12: 287a 10608339i bk13: 279a 10609074i bk14: 279a 10608644i bk15: 264a 10608622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398728
Row_Buffer_Locality_read = 0.399412
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.157057
Bank_Level_Parallism_Col = 1.096883
Bank_Level_Parallism_Ready = 1.108817
write_to_read_ratio_blp_rw_average = 0.004426
GrpLevelPara = 1.073820 

BW Util details:
bwutil = 0.001548 
total_CMD = 10616818 
util_bw = 16436 
Wasted_Col = 54803 
Wasted_Row = 49379 
Idle = 10496200 

BW Util Bottlenecks: 
RCDc_limit = 57041 
RCDWRc_limit = 93 
WTRc_limit = 48 
RTWc_limit = 72 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 48 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 10616818 
n_nop = 10607813 
Read = 4081 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 2464 
n_pre = 2448 
n_ref = 0 
n_req = 4088 
total_req = 4109 

Dual Bus Interface Util: 
issued_total_row = 4912 
issued_total_col = 4109 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000848 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001777 
queue_avg = 0.003354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.0033543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607570 n_act=2558 n_pre=2542 n_ref_event=0 n_req=4146 n_rd=4140 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.001569
n_activity=229158 dram_eff=0.07268
bk0: 343a 10605901i bk1: 336a 10605834i bk2: 264a 10609904i bk3: 305a 10607113i bk4: 204a 10608999i bk5: 172a 10611703i bk6: 194a 10609345i bk7: 189a 10609063i bk8: 227a 10608998i bk9: 222a 10609262i bk10: 299a 10608440i bk11: 295a 10607800i bk12: 278a 10609536i bk13: 288a 10608638i bk14: 261a 10608543i bk15: 263a 10608598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.384467
Row_Buffer_Locality_read = 0.385024
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.167885
Bank_Level_Parallism_Col = 1.093470
Bank_Level_Parallism_Ready = 1.080842
write_to_read_ratio_blp_rw_average = 0.004303
GrpLevelPara = 1.077991 

BW Util details:
bwutil = 0.001569 
total_CMD = 10616818 
util_bw = 16656 
Wasted_Col = 56266 
Wasted_Row = 50192 
Idle = 10493704 

BW Util Bottlenecks: 
RCDc_limit = 59177 
RCDWRc_limit = 72 
WTRc_limit = 24 
RTWc_limit = 108 
CCDLc_limit = 322 
rwq = 0 
CCDLc_limit_alone = 318 
WTRc_limit_alone = 24 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 10616818 
n_nop = 10607570 
Read = 4140 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 2558 
n_pre = 2542 
n_ref = 0 
n_req = 4146 
total_req = 4164 

Dual Bus Interface Util: 
issued_total_row = 5100 
issued_total_col = 4164 
Row_Bus_Util =  0.000480 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000871 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001730 
queue_avg = 0.002351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00235089
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607646 n_act=2511 n_pre=2495 n_ref_event=0 n_req=4157 n_rd=4150 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.001574
n_activity=229937 dram_eff=0.07268
bk0: 353a 10605669i bk1: 342a 10606006i bk2: 284a 10608354i bk3: 265a 10608101i bk4: 194a 10609915i bk5: 159a 10611471i bk6: 203a 10609169i bk7: 177a 10610267i bk8: 219a 10610574i bk9: 232a 10609916i bk10: 273a 10609641i bk11: 302a 10608413i bk12: 296a 10608133i bk13: 264a 10609845i bk14: 298a 10607314i bk15: 289a 10607599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397402
Row_Buffer_Locality_read = 0.398072
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.146524
Bank_Level_Parallism_Col = 1.074173
Bank_Level_Parallism_Ready = 1.057784
write_to_read_ratio_blp_rw_average = 0.004923
GrpLevelPara = 1.061742 

BW Util details:
bwutil = 0.001574 
total_CMD = 10616818 
util_bw = 16712 
Wasted_Col = 55888 
Wasted_Row = 50446 
Idle = 10493772 

BW Util Bottlenecks: 
RCDc_limit = 58130 
RCDWRc_limit = 86 
WTRc_limit = 0 
RTWc_limit = 97 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 10616818 
n_nop = 10607646 
Read = 4150 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 2511 
n_pre = 2495 
n_ref = 0 
n_req = 4157 
total_req = 4178 

Dual Bus Interface Util: 
issued_total_row = 5006 
issued_total_col = 4178 
Row_Bus_Util =  0.000472 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000864 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001308 
queue_avg = 0.002052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0020525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607962 n_act=2409 n_pre=2393 n_ref_event=0 n_req=4046 n_rd=4037 n_rd_L2_A=0 n_write=0 n_wr_bk=36 bw_util=0.001535
n_activity=222827 dram_eff=0.07312
bk0: 320a 10606939i bk1: 330a 10606098i bk2: 250a 10609187i bk3: 295a 10607196i bk4: 175a 10611099i bk5: 174a 10610683i bk6: 163a 10611199i bk7: 184a 10610276i bk8: 223a 10610437i bk9: 222a 10609817i bk10: 305a 10608706i bk11: 288a 10608784i bk12: 274a 10609296i bk13: 287a 10608656i bk14: 273a 10608459i bk15: 274a 10607751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.405833
Row_Buffer_Locality_read = 0.406738
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.153708
Bank_Level_Parallism_Col = 1.094785
Bank_Level_Parallism_Ready = 1.096648
write_to_read_ratio_blp_rw_average = 0.006276
GrpLevelPara = 1.076840 

BW Util details:
bwutil = 0.001535 
total_CMD = 10616818 
util_bw = 16292 
Wasted_Col = 53548 
Wasted_Row = 48672 
Idle = 10498306 

BW Util Bottlenecks: 
RCDc_limit = 55605 
RCDWRc_limit = 120 
WTRc_limit = 0 
RTWc_limit = 90 
CCDLc_limit = 332 
rwq = 0 
CCDLc_limit_alone = 324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 10616818 
n_nop = 10607962 
Read = 4037 
Write = 0 
L2_Alloc = 0 
L2_WB = 36 
n_act = 2409 
n_pre = 2393 
n_ref = 0 
n_req = 4046 
total_req = 4073 

Dual Bus Interface Util: 
issued_total_row = 4802 
issued_total_col = 4073 
Row_Bus_Util =  0.000452 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000834 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002145 
queue_avg = 0.003004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.00300448
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607449 n_act=2585 n_pre=2569 n_ref_event=0 n_req=4213 n_rd=4205 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.001596
n_activity=232157 dram_eff=0.073
bk0: 347a 10605307i bk1: 365a 10604551i bk2: 280a 10608629i bk3: 278a 10608355i bk4: 168a 10611116i bk5: 180a 10610272i bk6: 172a 10610670i bk7: 186a 10609860i bk8: 233a 10609636i bk9: 235a 10609910i bk10: 311a 10607290i bk11: 326a 10606512i bk12: 271a 10608466i bk13: 291a 10608508i bk14: 270a 10608805i bk15: 292a 10607524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.387847
Row_Buffer_Locality_read = 0.388347
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.175065
Bank_Level_Parallism_Col = 1.103074
Bank_Level_Parallism_Ready = 1.092319
write_to_read_ratio_blp_rw_average = 0.004881
GrpLevelPara = 1.085170 

BW Util details:
bwutil = 0.001596 
total_CMD = 10616818 
util_bw = 16948 
Wasted_Col = 56714 
Wasted_Row = 50940 
Idle = 10492216 

BW Util Bottlenecks: 
RCDc_limit = 59523 
RCDWRc_limit = 96 
WTRc_limit = 24 
RTWc_limit = 72 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 24 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 10616818 
n_nop = 10607449 
Read = 4205 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 2585 
n_pre = 2569 
n_ref = 0 
n_req = 4213 
total_req = 4237 

Dual Bus Interface Util: 
issued_total_row = 5154 
issued_total_col = 4237 
Row_Bus_Util =  0.000485 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000882 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002348 
queue_avg = 0.002976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.00297632
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607259 n_act=2647 n_pre=2631 n_ref_event=0 n_req=4287 n_rd=4281 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.001622
n_activity=234712 dram_eff=0.07337
bk0: 337a 10606688i bk1: 354a 10605201i bk2: 276a 10608402i bk3: 282a 10607725i bk4: 187a 10610361i bk5: 176a 10610661i bk6: 204a 10608675i bk7: 203a 10608761i bk8: 236a 10610127i bk9: 253a 10608535i bk10: 312a 10607470i bk11: 317a 10608699i bk12: 297a 10607770i bk13: 283a 10608503i bk14: 276a 10607618i bk15: 288a 10607709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.383951
Row_Buffer_Locality_read = 0.384490
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.170465
Bank_Level_Parallism_Col = 1.092973
Bank_Level_Parallism_Ready = 1.080462
write_to_read_ratio_blp_rw_average = 0.003785
GrpLevelPara = 1.077994 

BW Util details:
bwutil = 0.001622 
total_CMD = 10616818 
util_bw = 17220 
Wasted_Col = 58162 
Wasted_Row = 51901 
Idle = 10489535 

BW Util Bottlenecks: 
RCDc_limit = 60978 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 415 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 10616818 
n_nop = 10607259 
Read = 4281 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 2647 
n_pre = 2631 
n_ref = 0 
n_req = 4287 
total_req = 4305 

Dual Bus Interface Util: 
issued_total_row = 5278 
issued_total_col = 4305 
Row_Bus_Util =  0.000497 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000900 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002511 
queue_avg = 0.002556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00255557
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607657 n_act=2516 n_pre=2500 n_ref_event=0 n_req=4147 n_rd=4142 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.001568
n_activity=229893 dram_eff=0.07242
bk0: 331a 10606572i bk1: 345a 10606435i bk2: 265a 10609013i bk3: 265a 10608445i bk4: 163a 10611679i bk5: 165a 10610836i bk6: 204a 10608808i bk7: 194a 10609501i bk8: 226a 10609994i bk9: 222a 10610711i bk10: 321a 10607045i bk11: 310a 10608095i bk12: 287a 10608620i bk13: 300a 10607801i bk14: 288a 10607359i bk15: 256a 10608738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.394743
Row_Buffer_Locality_read = 0.395220
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.158869
Bank_Level_Parallism_Col = 1.091303
Bank_Level_Parallism_Ready = 1.085988
write_to_read_ratio_blp_rw_average = 0.003409
GrpLevelPara = 1.072300 

BW Util details:
bwutil = 0.001568 
total_CMD = 10616818 
util_bw = 16648 
Wasted_Col = 55679 
Wasted_Row = 50200 
Idle = 10494291 

BW Util Bottlenecks: 
RCDc_limit = 58262 
RCDWRc_limit = 66 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 10616818 
n_nop = 10607657 
Read = 4142 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 2516 
n_pre = 2500 
n_ref = 0 
n_req = 4147 
total_req = 4162 

Dual Bus Interface Util: 
issued_total_row = 5016 
issued_total_col = 4162 
Row_Bus_Util =  0.000472 
CoL_Bus_Util = 0.000392 
Either_Row_CoL_Bus_Util = 0.000863 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001856 
queue_avg = 0.003050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00304997
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10616818 n_nop=10607843 n_act=2466 n_pre=2450 n_ref_event=0 n_req=4055 n_rd=4047 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.001537
n_activity=225175 dram_eff=0.07246
bk0: 348a 10605963i bk1: 358a 10604456i bk2: 243a 10608970i bk3: 261a 10607871i bk4: 175a 10610876i bk5: 183a 10610734i bk6: 178a 10610133i bk7: 172a 10610358i bk8: 240a 10609352i bk9: 210a 10610010i bk10: 302a 10608691i bk11: 287a 10609028i bk12: 284a 10609281i bk13: 287a 10609073i bk14: 249a 10609130i bk15: 270a 10607503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393342
Row_Buffer_Locality_read = 0.393625
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.160447
Bank_Level_Parallism_Col = 1.095011
Bank_Level_Parallism_Ready = 1.090665
write_to_read_ratio_blp_rw_average = 0.005989
GrpLevelPara = 1.080855 

BW Util details:
bwutil = 0.001537 
total_CMD = 10616818 
util_bw = 16316 
Wasted_Col = 54535 
Wasted_Row = 49703 
Idle = 10496264 

BW Util Bottlenecks: 
RCDc_limit = 56815 
RCDWRc_limit = 72 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 10616818 
n_nop = 10607843 
Read = 4047 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 2466 
n_pre = 2450 
n_ref = 0 
n_req = 4055 
total_req = 4079 

Dual Bus Interface Util: 
issued_total_row = 4916 
issued_total_col = 4079 
Row_Bus_Util =  0.000463 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000845 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002228 
queue_avg = 0.002331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00233111

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33690, Miss = 2844, Miss_rate = 0.084, Pending_hits = 79, Reservation_fails = 16
L2_cache_bank[1]: Access = 31937, Miss = 2844, Miss_rate = 0.089, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[2]: Access = 33867, Miss = 2894, Miss_rate = 0.085, Pending_hits = 78, Reservation_fails = 72
L2_cache_bank[3]: Access = 34759, Miss = 2915, Miss_rate = 0.084, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[4]: Access = 34022, Miss = 2899, Miss_rate = 0.085, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[5]: Access = 32899, Miss = 2860, Miss_rate = 0.087, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 32785, Miss = 2859, Miss_rate = 0.087, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 34021, Miss = 2809, Miss_rate = 0.083, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 34977, Miss = 2808, Miss_rate = 0.080, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[9]: Access = 33829, Miss = 2793, Miss_rate = 0.083, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[10]: Access = 81517, Miss = 2831, Miss_rate = 0.035, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[11]: Access = 33493, Miss = 2830, Miss_rate = 0.084, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[12]: Access = 43146, Miss = 2880, Miss_rate = 0.067, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[13]: Access = 32807, Miss = 2790, Miss_rate = 0.085, Pending_hits = 91, Reservation_fails = 87
L2_cache_bank[14]: Access = 32476, Miss = 2744, Miss_rate = 0.084, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[15]: Access = 32685, Miss = 2814, Miss_rate = 0.086, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[16]: Access = 33632, Miss = 2816, Miss_rate = 0.084, Pending_hits = 83, Reservation_fails = 107
L2_cache_bank[17]: Access = 33167, Miss = 2915, Miss_rate = 0.088, Pending_hits = 92, Reservation_fails = 65
L2_cache_bank[18]: Access = 32572, Miss = 2885, Miss_rate = 0.089, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[19]: Access = 32880, Miss = 2916, Miss_rate = 0.089, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[20]: Access = 32773, Miss = 2845, Miss_rate = 0.087, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 33612, Miss = 2815, Miss_rate = 0.084, Pending_hits = 103, Reservation_fails = 11
L2_cache_bank[22]: Access = 33379, Miss = 2779, Miss_rate = 0.083, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[23]: Access = 32219, Miss = 2788, Miss_rate = 0.087, Pending_hits = 99, Reservation_fails = 0
L2_total_cache_accesses = 857144
L2_total_cache_misses = 68173
L2_total_cache_miss_rate = 0.0795
L2_total_cache_pending_hits = 2164
L2_total_cache_reservation_fails = 375
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 753713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 37070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13679
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 805808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 51336
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 375
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=857144
icnt_total_pkts_simt_to_mem=857144
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 857144
Req_Network_cycles = 4139974
Req_Network_injected_packets_per_cycle =       0.2070 
Req_Network_conflicts_per_cycle =       0.0312
Req_Network_conflicts_per_cycle_util =       0.3890
Req_Bank_Level_Parallism =       2.5831
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0163
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0086

Reply_Network_injected_packets_num = 857144
Reply_Network_cycles = 4139974
Reply_Network_injected_packets_per_cycle =        0.2070
Reply_Network_conflicts_per_cycle =        0.0912
Reply_Network_conflicts_per_cycle_util =       1.1297
Reply_Bank_Level_Parallism =       2.5646
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0138
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0069
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 46 sec (5386 sec)
gpgpu_simulation_rate = 1417 (inst/sec)
gpgpu_simulation_rate = 768 (cycle/sec)
gpgpu_silicon_slowdown = 1777343x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (184,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 9: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 9 
gpu_sim_cycle = 7100
gpu_sim_insn = 1082216
gpu_ipc =     152.4248
gpu_tot_sim_cycle = 4147074
gpu_tot_sim_insn = 8717461
gpu_tot_ipc =       2.1021
gpu_tot_issued_cta = 576
gpu_occupancy = 81.8109% 
gpu_tot_occupancy = 18.3963% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8644
partiton_level_parallism_total  =       0.2099
partiton_level_parallism_util =       9.4618
partiton_level_parallism_util_total  =       2.6120
L2_BW  =      81.4355 GB/Sec
L2_BW_total  =       9.1675 GB/Sec
gpu_total_sim_rate=1611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 22913, Miss = 6629, Miss_rate = 0.289, Pending_hits = 558, Reservation_fails = 966
	L1D_cache_core[1]: Access = 26626, Miss = 7265, Miss_rate = 0.273, Pending_hits = 547, Reservation_fails = 732
	L1D_cache_core[2]: Access = 19301, Miss = 5877, Miss_rate = 0.304, Pending_hits = 553, Reservation_fails = 830
	L1D_cache_core[3]: Access = 23623, Miss = 6809, Miss_rate = 0.288, Pending_hits = 504, Reservation_fails = 891
	L1D_cache_core[4]: Access = 22020, Miss = 6457, Miss_rate = 0.293, Pending_hits = 549, Reservation_fails = 899
	L1D_cache_core[5]: Access = 17650, Miss = 5293, Miss_rate = 0.300, Pending_hits = 525, Reservation_fails = 764
	L1D_cache_core[6]: Access = 20148, Miss = 6061, Miss_rate = 0.301, Pending_hits = 504, Reservation_fails = 969
	L1D_cache_core[7]: Access = 25719, Miss = 7366, Miss_rate = 0.286, Pending_hits = 488, Reservation_fails = 853
	L1D_cache_core[8]: Access = 180421, Miss = 51311, Miss_rate = 0.284, Pending_hits = 935, Reservation_fails = 5089
	L1D_cache_core[9]: Access = 132090, Miss = 46626, Miss_rate = 0.353, Pending_hits = 874, Reservation_fails = 5249
	L1D_cache_core[10]: Access = 114834, Miss = 45150, Miss_rate = 0.393, Pending_hits = 883, Reservation_fails = 6219
	L1D_cache_core[11]: Access = 104316, Miss = 39062, Miss_rate = 0.374, Pending_hits = 851, Reservation_fails = 5597
	L1D_cache_core[12]: Access = 99130, Miss = 33840, Miss_rate = 0.341, Pending_hits = 776, Reservation_fails = 3264
	L1D_cache_core[13]: Access = 78820, Miss = 30052, Miss_rate = 0.381, Pending_hits = 743, Reservation_fails = 3030
	L1D_cache_core[14]: Access = 75037, Miss = 28006, Miss_rate = 0.373, Pending_hits = 702, Reservation_fails = 3049
	L1D_cache_core[15]: Access = 79375, Miss = 27733, Miss_rate = 0.349, Pending_hits = 682, Reservation_fails = 2936
	L1D_cache_core[16]: Access = 65564, Miss = 23055, Miss_rate = 0.352, Pending_hits = 625, Reservation_fails = 2466
	L1D_cache_core[17]: Access = 64047, Miss = 22210, Miss_rate = 0.347, Pending_hits = 647, Reservation_fails = 1938
	L1D_cache_core[18]: Access = 64598, Miss = 22305, Miss_rate = 0.345, Pending_hits = 560, Reservation_fails = 1964
	L1D_cache_core[19]: Access = 59443, Miss = 19721, Miss_rate = 0.332, Pending_hits = 558, Reservation_fails = 1587
	L1D_cache_core[20]: Access = 49926, Miss = 13641, Miss_rate = 0.273, Pending_hits = 475, Reservation_fails = 814
	L1D_cache_core[21]: Access = 41417, Miss = 11587, Miss_rate = 0.280, Pending_hits = 500, Reservation_fails = 890
	L1D_cache_core[22]: Access = 37588, Miss = 10180, Miss_rate = 0.271, Pending_hits = 479, Reservation_fails = 845
	L1D_cache_core[23]: Access = 35449, Miss = 9438, Miss_rate = 0.266, Pending_hits = 474, Reservation_fails = 992
	L1D_cache_core[24]: Access = 31271, Miss = 8548, Miss_rate = 0.273, Pending_hits = 529, Reservation_fails = 768
	L1D_cache_core[25]: Access = 108603, Miss = 15568, Miss_rate = 0.143, Pending_hits = 642, Reservation_fails = 798
	L1D_cache_core[26]: Access = 33449, Miss = 9025, Miss_rate = 0.270, Pending_hits = 484, Reservation_fails = 894
	L1D_cache_core[27]: Access = 33496, Miss = 9212, Miss_rate = 0.275, Pending_hits = 534, Reservation_fails = 966
	L1D_cache_core[28]: Access = 31445, Miss = 8758, Miss_rate = 0.279, Pending_hits = 509, Reservation_fails = 810
	L1D_cache_core[29]: Access = 30531, Miss = 8583, Miss_rate = 0.281, Pending_hits = 520, Reservation_fails = 757
	L1D_total_cache_accesses = 1728850
	L1D_total_cache_misses = 545368
	L1D_total_cache_miss_rate = 0.3155
	L1D_total_cache_pending_hits = 18210
	L1D_total_cache_reservation_fails = 57826
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1156059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 356546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 139362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 18210
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1670177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 58673

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 39393
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5805
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12628
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4639, 1717, 2626, 2374, 1794, 2922, 2590, 3065, 92, 92, 92, 92, 92, 92, 92, 92, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 52325184
gpgpu_n_tot_w_icount = 1635162
gpgpu_n_stall_shd_mem = 703908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 811708
gpgpu_n_mem_write_global = 58673
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2173370
gpgpu_n_store_insn = 193088
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 501254
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 494356
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61949	W0_Idle:24785551	W0_Scoreboard:28845070	W1:681638	W2:259449	W3:140881	W4:88589	W5:58568	W6:43957	W7:29860	W8:29463	W9:25109	W10:19618	W11:17450	W12:15753	W13:12464	W14:12908	W15:11562	W16:11013	W17:9608	W18:8532	W19:7954	W20:6053	W21:5440	W22:6725	W23:6018	W24:5587	W25:5600	W26:5127	W27:3608	W28:3305	W29:2982	W30:2742	W31:1731	W32:95868
single_issue_nums: WS0:437823	WS1:417842	WS2:405776	WS3:373721	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3967264 {8:495908,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2346920 {40:58673,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12632000 {40:315800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19836320 {40:495908,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 469384 {8:58673,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12632000 {40:315800,}
maxmflatency = 712 
max_icnt2mem_latency = 403 
maxmrqlatency = 239 
max_icnt2sh_latency = 145 
averagemflatency = 235 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:47363 	218 	420 	615 	481 	317 	397 	438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	773951 	93697 	2733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	291231 	18050 	4276 	1611 	524980 	21064 	6550 	2619 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	689910 	113443 	45252 	15970 	4288 	1447 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22526 	2039 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        16        16         8         7         8         8        13        12        24        24        12        12 
dram[1]:        57        58        64        64        16        16         4         6        13        18        19         9        24        24        12        12 
dram[2]:        57        60        64        64        16        16         7         3        10         8         8        13        26        24        12        12 
dram[3]:        56        58        64        64        16        16         4         6        18        20         9        12        24        24        12        16 
dram[4]:        56        58        64        64        15        12         7         4        14         8        12        10        23        20        14        16 
dram[5]:        59        53        64        64        12        12         4         3         6         9        15        16        20        20        30        28 
dram[6]:        55        58        64        64        12        12         5         6        20        20        11         9        20        20        28        40 
dram[7]:        53        52        64        64        12        12        11         6        21        18        13        12        20        20        34        31 
dram[8]:        60        60        64        64        12        12         8         6        21        22        12        10        20        29        28        27 
dram[9]:        59        54        64        64        12        12         3         4        17        12         9        10        23        20        24        24 
dram[10]:        56        55        64        64        12        12         4         5        19        26         9         8        20        20        24        24 
dram[11]:        52        59        64        64        12        12         5         6        20        19         9        16        34        20        18        16 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     23289    193173    187925     39448     23249    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     27351     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     17694     33866    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      8715     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     62844    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.626728  1.573991  1.883562  1.963235  1.785714  1.669643  1.369231  1.296774  1.440476  1.634328  1.756098  1.810651  2.105263  1.849673  1.352657  1.448454 
dram[1]:  1.600897  1.576271  1.746835  1.659575  1.612069  1.435374  1.327044  1.331361  1.436364  1.663934  1.863354  1.931507  1.771605  1.739884  1.528796  1.505682 
dram[2]:  1.556017  1.628821  1.952381  1.860000  1.555556  1.483333  1.242604  1.270270  1.566176  1.578947  1.934641  1.742857  1.838509  1.691429  1.497326  1.461538 
dram[3]:  1.637615  1.608295  1.723270  1.712500  1.644231  1.721650  1.263158  1.396694  1.584507  1.527397  1.666667  1.945578  1.772455  1.775000  1.529412  1.527094 
dram[4]:  1.671642  1.715000  1.869863  1.822785  1.676190  1.488372  1.436975  1.386792  1.544304  1.535032  1.779141  1.684211  1.708333  1.788462  1.696429  1.640244 
dram[5]:  1.640187  1.602804  2.200000  1.738636  1.426573  1.869565  1.302013  1.227273  1.445860  1.489933  1.769231  1.612022  1.904110  1.745455  1.598802  1.646341 
dram[6]:  1.646789  1.719212  1.845161  1.709677  1.469697  1.574257  1.318182  1.361538  1.738095  1.645390  1.895833  1.766082  1.681818  1.885714  1.639785  1.620879 
dram[7]:  1.708333  1.668317  1.887218  1.720930  1.666667  1.539823  1.468468  1.426357  1.715385  1.574468  1.871166  1.777778  1.790850  1.739394  1.722222  1.561111 
dram[8]:  1.616438  1.581197  1.985816  1.910959  1.631068  1.538462  1.387097  1.300699  1.606897  1.666667  1.603093  1.574879  1.642424  1.774390  1.726708  1.648352 
dram[9]:  1.753846  1.628959  1.834437  1.779874  1.532787  1.517241  1.259259  1.260870  1.774436  1.505952  1.633508  1.944785  1.631868  1.746914  1.549451  1.624309 
dram[10]:  1.731959  1.763819  1.934307  1.853147  1.752688  1.460177  1.267081  1.319728  1.637681  1.804878  1.613065  1.741573  1.771605  1.685393  1.539267  1.623457 
dram[11]:  1.682464  1.593886  1.800000  1.705882  1.620370  1.564103  1.308824  1.312977  1.578947  1.578947  1.808383  1.805031  1.880795  1.875817  1.677632  1.497268 
average row locality = 50249/30637 = 1.640141
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       346       345       274       266       200       187       178       201       242       219       288       306       280       283       276       277 
dram[1]:       349       364       275       312       187       211       211       225       237       203       300       282       287       301       288       261 
dram[2]:       367       366       286       278       196       178       210       188       213       210       296       305       296       296       275       279 
dram[3]:       351       343       273       273       171       167       192       169       225       223       310       286       296       284       281       304 
dram[4]:       329       335       272       287       176       192       171       147       244       241       290       288       287       279       279       264 
dram[5]:       343       336       264       305       204       172       194       189       227       222       299       295       278       288       261       263 
dram[6]:       353       342       284       265       194       159       203       177       219       232       273       302       296       264       298       289 
dram[7]:       320       330       250       295       175       174       163       184       223       222       305       288       274       287       273       274 
dram[8]:       347       365       280       279       168       180       172       186       233       235       311       326       271       291       270       292 
dram[9]:       337       354       276       282       187       176       204       203       236       253       312       317       297       283       276       288 
dram[10]:       331       345       265       265       163       165       204       194       226       222       321       310       287       300       288       256 
dram[11]:       348       358       243       261       175       183       178       172       240       210       302       287       284       287       249       270 
total dram reads = 49932
bank skew: 367/147 = 2.50
chip skew: 4293/4037 = 1.06
number of total write accesses:
dram[0]:        28        24         4         4         0         0         0         0         0         0         0         0         0         0        16        16 
dram[1]:        32        32         4         0         0         0         0         0         0         0         0         0         0         0        16        16 
dram[2]:        32        28         4         4         0         0         0         0         0         0         0         0         0         0        20        24 
dram[3]:        24        24         4         4         0         0         0         0         0         0         0         0         0         0        20        24 
dram[4]:        28        32         4         4         0         0         0         0         0         0         0         0         0         0        24        20 
dram[5]:        32        28         0         4         0         0         0         0         0         0         0         0         0         0        24        28 
dram[6]:        24        28         8         0         0         0         0         0         0         0         0         0         0         0        28        24 
dram[7]:        32        28         4         4         0         0         0         0         0         0         0         0         0         0        24        28 
dram[8]:        28        20         0         0         0         0         0         0         0         0         0         0         0         0        32        32 
dram[9]:        20        24         4         4         0         0         0         0         0         0         0         0         0         0        24        24 
dram[10]:        20        24         0         0         0         0         0         0         0         0         0         0         0         0        24        28 
dram[11]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0        24        16 
total dram writes = 1268
min_bank_accesses = 0!
chip skew: 120/92 = 1.30
average mf latency per bank:
dram[0]:       1767      1627      1579      1592      1577      1599     12140      9518      5538      6259      4402      3925      4173      3998      2755      2767
dram[1]:       1613      1601      1551      1510      1568      1633      9915      9365      6104      7301      4494      4753      3938      3856      2701      3115
dram[2]:       1599      1616      1529      1528      1802      2086      9911     11244      6725      6299      4696      3876      3754      3940      2677      2471
dram[3]:       1609      1793      1525      1541      1966      2273     10080     12281      6172      6247      4114      4637      3836      4070      2702      2426
dram[4]:       1748      1622      1527      1509      2343      1949     12109     14408      6183      5365      4814      4695      4145      4365      2642      2689
dram[5]:       1603      1648      1691      1410      1722      2412     11272     10685     48595      6530      4193      4411      4572      3809      2859      2729
dram[6]:       1620      1643      1382      1561      1841      2265      9194     11517      6352      6101     12318      3951      3903      4270      2539      2456
dram[7]:       1654      1685      1764      1446      2504      2220     11306     10187      5849      6475      4355      4488      4072      3811      2603      2605
dram[8]:       1619      1560      1501      1518      2020      2392     11456     10375      6281      5793      4311      3982      4306      3967      2687      2524
dram[9]:       1619      1663      1443      1460      2284      2354      9639      9543      5958      5392      3756      4204      3967      3861      2531      2471
dram[10]:       1814      1623      1562      1546      2643      2586     10595     11204      5458      6241      3813      3873      3788      3628      2412      2905
dram[11]:       1537      1737      1632      1684      2470      1888     10903     11208      6070      6459      4116      4224      3986      3642      3080      2803
maximum mf latency per bank:
dram[0]:        571       568       577       636       529       553       594       604       604       607       596       599       511       465       608       503
dram[1]:        511       551       534       646       523       581       597       594       600       597       595       590       476       510       520       499
dram[2]:        547       536       706       625       712       634       595       598       603       602       596       588       482       466       528       572
dram[3]:        524       506       578       646       646       566       591       593       599       598       588       592       460       486       467       528
dram[4]:        614       488       561       644       574       531       594       599       603       601       595       595       502       468       562       461
dram[5]:        585       506       597       625       624       580       599       593       601       595       595       588       459       449       456       541
dram[6]:        512       571       531       593       587       541       595       598       603       602       596       588       460       456       593       482
dram[7]:        505       523       610       648       513       500       591       593       599       598       588       592       457       452       496       450
dram[8]:        644       596       599       648       553       500       594       599       603       601       595       595       455       478       460       552
dram[9]:        540       503       599       628       529       580       599       593       601       595       595       588       517       461       476       457
dram[10]:        557       524       572       660       585       519       593       591       599       598       597       587       463       483       474       496
dram[11]:        581       538       536       659       479       525       591       594       600       599       587       586       455       458       564       551

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625693 n_act=2559 n_pre=2543 n_ref_event=0 n_req=4191 n_rd=4168 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.001601
n_activity=228803 dram_eff=0.07442
bk0: 346a 10623431i bk1: 345a 10623094i bk2: 274a 10626682i bk3: 266a 10627196i bk4: 200a 10629008i bk5: 187a 10629065i bk6: 178a 10628463i bk7: 201a 10627115i bk8: 242a 10626769i bk9: 219a 10628347i bk10: 288a 10627027i bk11: 306a 10626690i bk12: 280a 10628364i bk13: 283a 10627465i bk14: 276a 10624475i bk15: 277a 10625183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.390838
Row_Buffer_Locality_read = 0.390835
Row_Buffer_Locality_write = 0.391304
Bank_Level_Parallism = 1.173415
Bank_Level_Parallism_Col = 1.091680
Bank_Level_Parallism_Ready = 1.076059
write_to_read_ratio_blp_rw_average = 0.010513
GrpLevelPara = 1.077043 

BW Util details:
bwutil = 0.001601 
total_CMD = 10635024 
util_bw = 17028 
Wasted_Col = 56228 
Wasted_Row = 49977 
Idle = 10511791 

BW Util Bottlenecks: 
RCDc_limit = 58742 
RCDWRc_limit = 189 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 52 

Commands details: 
total_CMD = 10635024 
n_nop = 10625693 
Read = 4168 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 2559 
n_pre = 2543 
n_ref = 0 
n_req = 4191 
total_req = 4257 

Dual Bus Interface Util: 
issued_total_row = 5102 
issued_total_col = 4257 
Row_Bus_Util =  0.000480 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000877 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003001 
queue_avg = 0.002421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00242077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625277 n_act=2698 n_pre=2682 n_ref_event=0 n_req=4318 n_rd=4293 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.001652
n_activity=235488 dram_eff=0.07462
bk0: 349a 10623257i bk1: 364a 10622386i bk2: 275a 10625907i bk3: 312a 10624543i bk4: 187a 10628661i bk5: 211a 10627093i bk6: 211a 10626844i bk7: 225a 10626537i bk8: 237a 10626828i bk9: 203a 10628877i bk10: 300a 10627152i bk11: 282a 10627845i bk12: 287a 10626853i bk13: 301a 10626160i bk14: 288a 10625150i bk15: 261a 10626014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.376563
Row_Buffer_Locality_read = 0.376427
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.184181
Bank_Level_Parallism_Col = 1.100990
Bank_Level_Parallism_Ready = 1.090539
write_to_read_ratio_blp_rw_average = 0.010391
GrpLevelPara = 1.079707 

BW Util details:
bwutil = 0.001652 
total_CMD = 10635024 
util_bw = 17572 
Wasted_Col = 59178 
Wasted_Row = 52532 
Idle = 10505742 

BW Util Bottlenecks: 
RCDc_limit = 61935 
RCDWRc_limit = 197 
WTRc_limit = 42 
RTWc_limit = 54 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 520 
WTRc_limit_alone = 42 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 10635024 
n_nop = 10625277 
Read = 4293 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 2698 
n_pre = 2682 
n_ref = 0 
n_req = 4318 
total_req = 4393 

Dual Bus Interface Util: 
issued_total_row = 5380 
issued_total_col = 4393 
Row_Bus_Util =  0.000506 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000917 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002667 
queue_avg = 0.003730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.00372966
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625407 n_act=2651 n_pre=2635 n_ref_event=0 n_req=4267 n_rd=4239 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.001636
n_activity=234813 dram_eff=0.07412
bk0: 367a 10622240i bk1: 366a 10622664i bk2: 286a 10626464i bk3: 278a 10626380i bk4: 196a 10627776i bk5: 178a 10628090i bk6: 210a 10626521i bk7: 188a 10627634i bk8: 213a 10628277i bk9: 210a 10628507i bk10: 296a 10627503i bk11: 305a 10626438i bk12: 296a 10627116i bk13: 296a 10626432i bk14: 275a 10625471i bk15: 279a 10625183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.380127
Row_Buffer_Locality_read = 0.380042
Row_Buffer_Locality_write = 0.392857
Bank_Level_Parallism = 1.179198
Bank_Level_Parallism_Col = 1.115017
Bank_Level_Parallism_Ready = 1.132248
write_to_read_ratio_blp_rw_average = 0.011979
GrpLevelPara = 1.088887 

BW Util details:
bwutil = 0.001636 
total_CMD = 10635024 
util_bw = 17404 
Wasted_Col = 58306 
Wasted_Row = 51770 
Idle = 10507544 

BW Util Bottlenecks: 
RCDc_limit = 60961 
RCDWRc_limit = 197 
WTRc_limit = 55 
RTWc_limit = 108 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 508 
WTRc_limit_alone = 55 
RTWc_limit_alone = 98 

Commands details: 
total_CMD = 10635024 
n_nop = 10625407 
Read = 4239 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 2651 
n_pre = 2635 
n_ref = 0 
n_req = 4267 
total_req = 4351 

Dual Bus Interface Util: 
issued_total_row = 5286 
issued_total_col = 4351 
Row_Bus_Util =  0.000497 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000904 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002080 
queue_avg = 0.003865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.00386468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625665 n_act=2572 n_pre=2556 n_ref_event=0 n_req=4173 n_rd=4148 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.001598
n_activity=230745 dram_eff=0.07364
bk0: 351a 10623367i bk1: 343a 10623385i bk2: 273a 10626023i bk3: 273a 10625912i bk4: 171a 10628832i bk5: 167a 10629266i bk6: 192a 10627484i bk7: 169a 10628919i bk8: 225a 10628003i bk9: 223a 10627895i bk10: 310a 10625883i bk11: 286a 10627862i bk12: 296a 10626576i bk13: 284a 10627078i bk14: 281a 10625621i bk15: 304a 10624585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.385095
Row_Buffer_Locality_read = 0.385728
Row_Buffer_Locality_write = 0.280000
Bank_Level_Parallism = 1.174174
Bank_Level_Parallism_Col = 1.111685
Bank_Level_Parallism_Ready = 1.134006
write_to_read_ratio_blp_rw_average = 0.012205
GrpLevelPara = 1.086379 

BW Util details:
bwutil = 0.001598 
total_CMD = 10635024 
util_bw = 16992 
Wasted_Col = 56785 
Wasted_Row = 50720 
Idle = 10510527 

BW Util Bottlenecks: 
RCDc_limit = 59098 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 440 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 10635024 
n_nop = 10625665 
Read = 4148 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 2572 
n_pre = 2556 
n_ref = 0 
n_req = 4173 
total_req = 4248 

Dual Bus Interface Util: 
issued_total_row = 5128 
issued_total_col = 4248 
Row_Bus_Util =  0.000482 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001816 
queue_avg = 0.003819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00381917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625913 n_act=2475 n_pre=2459 n_ref_event=0 n_req=4109 n_rd=4081 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.001577
n_activity=227727 dram_eff=0.07365
bk0: 329a 10624390i bk1: 335a 10624433i bk2: 272a 10626879i bk3: 287a 10625870i bk4: 176a 10628852i bk5: 192a 10628007i bk6: 171a 10629130i bk7: 147a 10629637i bk8: 244a 10627249i bk9: 241a 10627174i bk10: 290a 10626981i bk11: 288a 10626581i bk12: 287a 10626547i bk13: 279a 10627285i bk14: 279a 10626589i bk15: 264a 10626626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399124
Row_Buffer_Locality_read = 0.399412
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.159464
Bank_Level_Parallism_Col = 1.098212
Bank_Level_Parallism_Ready = 1.107568
write_to_read_ratio_blp_rw_average = 0.012714
GrpLevelPara = 1.075341 

BW Util details:
bwutil = 0.001577 
total_CMD = 10635024 
util_bw = 16772 
Wasted_Col = 54994 
Wasted_Row = 49499 
Idle = 10513759 

BW Util Bottlenecks: 
RCDc_limit = 57041 
RCDWRc_limit = 201 
WTRc_limit = 48 
RTWc_limit = 72 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 48 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 10635024 
n_nop = 10625913 
Read = 4081 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 2475 
n_pre = 2459 
n_ref = 0 
n_req = 4109 
total_req = 4193 

Dual Bus Interface Util: 
issued_total_row = 4934 
issued_total_col = 4193 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001756 
queue_avg = 0.003386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.00338551
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625664 n_act=2568 n_pre=2552 n_ref_event=0 n_req=4169 n_rd=4140 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.001601
n_activity=230189 dram_eff=0.07396
bk0: 343a 10623867i bk1: 336a 10623875i bk2: 264a 10628109i bk3: 305a 10625261i bk4: 204a 10627203i bk5: 172a 10629907i bk6: 194a 10627550i bk7: 189a 10627268i bk8: 227a 10627203i bk9: 222a 10627469i bk10: 299a 10626647i bk11: 295a 10626007i bk12: 278a 10627744i bk13: 288a 10626847i bk14: 261a 10626568i bk15: 263a 10626510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.385464
Row_Buffer_Locality_read = 0.385024
Row_Buffer_Locality_write = 0.448276
Bank_Level_Parallism = 1.168334
Bank_Level_Parallism_Col = 1.094440
Bank_Level_Parallism_Ready = 1.079083
write_to_read_ratio_blp_rw_average = 0.012978
GrpLevelPara = 1.079096 

BW Util details:
bwutil = 0.001601 
total_CMD = 10635024 
util_bw = 17024 
Wasted_Col = 56478 
Wasted_Row = 50413 
Idle = 10511109 

BW Util Bottlenecks: 
RCDc_limit = 59177 
RCDWRc_limit = 196 
WTRc_limit = 24 
RTWc_limit = 108 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 24 
RTWc_limit_alone = 104 

Commands details: 
total_CMD = 10635024 
n_nop = 10625664 
Read = 4140 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 2568 
n_pre = 2552 
n_ref = 0 
n_req = 4169 
total_req = 4256 

Dual Bus Interface Util: 
issued_total_row = 5120 
issued_total_col = 4256 
Row_Bus_Util =  0.000481 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000880 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001709 
queue_avg = 0.002356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00235608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4147082 -   mf: uid=3449012, sid4294967295:w4294967295, part=6, addr=0xc04ef680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4146986), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625750 n_act=2520 n_pre=2504 n_ref_event=0 n_req=4178 n_rd=4150 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.001603
n_activity=230832 dram_eff=0.07385
bk0: 353a 10623731i bk1: 342a 10623958i bk2: 284a 10626483i bk3: 265a 10626306i bk4: 194a 10628120i bk5: 159a 10629676i bk6: 203a 10627374i bk7: 177a 10628472i bk8: 219a 10628779i bk9: 232a 10628122i bk10: 273a 10627847i bk11: 302a 10626620i bk12: 296a 10626342i bk13: 264a 10628054i bk14: 298a 10625304i bk15: 289a 10625605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398277
Row_Buffer_Locality_read = 0.398072
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 1.147552
Bank_Level_Parallism_Col = 1.074662
Bank_Level_Parallism_Ready = 1.056882
write_to_read_ratio_blp_rw_average = 0.013200
GrpLevelPara = 1.062334 

BW Util details:
bwutil = 0.001603 
total_CMD = 10635024 
util_bw = 17048 
Wasted_Col = 56099 
Wasted_Row = 50609 
Idle = 10511268 

BW Util Bottlenecks: 
RCDc_limit = 58130 
RCDWRc_limit = 196 
WTRc_limit = 0 
RTWc_limit = 97 
CCDLc_limit = 535 
rwq = 0 
CCDLc_limit_alone = 529 
WTRc_limit_alone = 0 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 10635024 
n_nop = 10625750 
Read = 4150 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 2520 
n_pre = 2504 
n_ref = 0 
n_req = 4178 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 5024 
issued_total_col = 4262 
Row_Bus_Util =  0.000472 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001294 
queue_avg = 0.002069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0020692
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10626068 n_act=2418 n_pre=2402 n_ref_event=0 n_req=4067 n_rd=4037 n_rd_L2_A=0 n_write=0 n_wr_bk=118 bw_util=0.001563
n_activity=223761 dram_eff=0.07428
bk0: 320a 10624882i bk1: 330a 10624110i bk2: 250a 10627333i bk3: 295a 10625348i bk4: 175a 10629304i bk5: 174a 10628888i bk6: 163a 10629404i bk7: 184a 10628481i bk8: 223a 10628643i bk9: 222a 10628023i bk10: 305a 10626913i bk11: 288a 10626991i bk12: 274a 10627504i bk13: 287a 10626864i bk14: 273a 10626567i bk15: 274a 10625836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.406688
Row_Buffer_Locality_read = 0.406738
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.153848
Bank_Level_Parallism_Col = 1.094318
Bank_Level_Parallism_Ready = 1.094987
write_to_read_ratio_blp_rw_average = 0.015138
GrpLevelPara = 1.076533 

BW Util details:
bwutil = 0.001563 
total_CMD = 10635024 
util_bw = 16620 
Wasted_Col = 53787 
Wasted_Row = 48819 
Idle = 10515798 

BW Util Bottlenecks: 
RCDc_limit = 55605 
RCDWRc_limit = 239 
WTRc_limit = 0 
RTWc_limit = 90 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 82 

Commands details: 
total_CMD = 10635024 
n_nop = 10626068 
Read = 4037 
Write = 0 
L2_Alloc = 0 
L2_WB = 118 
n_act = 2418 
n_pre = 2402 
n_ref = 0 
n_req = 4067 
total_req = 4155 

Dual Bus Interface Util: 
issued_total_row = 4820 
issued_total_col = 4155 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002121 
queue_avg = 0.003016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.00301588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4147074 -   mf: uid=3449011, sid4294967295:w4294967295, part=8, addr=0xc04ef880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4146978), 
Ready @ 4147083 -   mf: uid=3449013, sid4294967295:w4294967295, part=8, addr=0xc04ef800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4146987), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625560 n_act=2592 n_pre=2576 n_ref_event=0 n_req=4234 n_rd=4206 n_rd_L2_A=0 n_write=0 n_wr_bk=112 bw_util=0.001624
n_activity=232937 dram_eff=0.07415
bk0: 347a 10623313i bk1: 365a 10622590i bk2: 280a 10626830i bk3: 279a 10626510i bk4: 168a 10629319i bk5: 180a 10628476i bk6: 172a 10628874i bk7: 186a 10628064i bk8: 233a 10627840i bk9: 235a 10628116i bk10: 311a 10625497i bk11: 326a 10624720i bk12: 271a 10626674i bk13: 291a 10626717i bk14: 270a 10626842i bk15: 292a 10625558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.389230
Row_Buffer_Locality_read = 0.388255
Row_Buffer_Locality_write = 0.535714
Bank_Level_Parallism = 1.176105
Bank_Level_Parallism_Col = 1.105036
Bank_Level_Parallism_Ready = 1.091517
write_to_read_ratio_blp_rw_average = 0.011567
GrpLevelPara = 1.087259 

BW Util details:
bwutil = 0.001624 
total_CMD = 10635024 
util_bw = 17272 
Wasted_Col = 56861 
Wasted_Row = 51060 
Idle = 10509831 

BW Util Bottlenecks: 
RCDc_limit = 59547 
RCDWRc_limit = 169 
WTRc_limit = 24 
RTWc_limit = 72 
CCDLc_limit = 424 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 24 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 10635024 
n_nop = 10625560 
Read = 4206 
Write = 0 
L2_Alloc = 0 
L2_WB = 112 
n_act = 2592 
n_pre = 2576 
n_ref = 0 
n_req = 4234 
total_req = 4318 

Dual Bus Interface Util: 
issued_total_row = 5168 
issued_total_col = 4318 
Row_Bus_Util =  0.000486 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000890 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002325 
queue_avg = 0.002980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.00298034
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625373 n_act=2655 n_pre=2639 n_ref_event=0 n_req=4306 n_rd=4281 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.001648
n_activity=235663 dram_eff=0.07436
bk0: 337a 10624734i bk1: 354a 10623245i bk2: 276a 10626539i bk3: 282a 10625842i bk4: 187a 10628563i bk5: 176a 10628865i bk6: 204a 10626880i bk7: 203a 10626966i bk8: 236a 10628333i bk9: 253a 10626741i bk10: 312a 10625677i bk11: 317a 10626906i bk12: 297a 10625977i bk13: 283a 10626711i bk14: 276a 10625733i bk15: 288a 10625744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.384812
Row_Buffer_Locality_read = 0.384490
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.171096
Bank_Level_Parallism_Col = 1.094289
Bank_Level_Parallism_Ready = 1.080663
write_to_read_ratio_blp_rw_average = 0.010595
GrpLevelPara = 1.079412 

BW Util details:
bwutil = 0.001648 
total_CMD = 10635024 
util_bw = 17524 
Wasted_Col = 58331 
Wasted_Row = 52043 
Idle = 10507126 

BW Util Bottlenecks: 
RCDc_limit = 60978 
RCDWRc_limit = 185 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 481 
WTRc_limit_alone = 0 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 10635024 
n_nop = 10625373 
Read = 4281 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 2655 
n_pre = 2639 
n_ref = 0 
n_req = 4306 
total_req = 4381 

Dual Bus Interface Util: 
issued_total_row = 5294 
issued_total_col = 4381 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000907 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002487 
queue_avg = 0.002551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00255119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625771 n_act=2524 n_pre=2508 n_ref_event=0 n_req=4166 n_rd=4142 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.001594
n_activity=230714 dram_eff=0.07348
bk0: 331a 10624622i bk1: 345a 10624464i bk2: 265a 10627215i bk3: 265a 10626650i bk4: 163a 10629884i bk5: 165a 10629041i bk6: 204a 10627014i bk7: 194a 10627707i bk8: 226a 10628200i bk9: 222a 10628917i bk10: 321a 10625252i bk11: 310a 10626302i bk12: 287a 10626828i bk13: 300a 10626010i bk14: 288a 10625428i bk15: 256a 10626588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395583
Row_Buffer_Locality_read = 0.395220
Row_Buffer_Locality_write = 0.458333
Bank_Level_Parallism = 1.159396
Bank_Level_Parallism_Col = 1.091909
Bank_Level_Parallism_Ready = 1.084666
write_to_read_ratio_blp_rw_average = 0.010914
GrpLevelPara = 1.073049 

BW Util details:
bwutil = 0.001594 
total_CMD = 10635024 
util_bw = 16952 
Wasted_Col = 55868 
Wasted_Row = 50401 
Idle = 10511803 

BW Util Bottlenecks: 
RCDc_limit = 58262 
RCDWRc_limit = 171 
WTRc_limit = 0 
RTWc_limit = 54 
CCDLc_limit = 479 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 50 

Commands details: 
total_CMD = 10635024 
n_nop = 10625771 
Read = 4142 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 2524 
n_pre = 2508 
n_ref = 0 
n_req = 4166 
total_req = 4238 

Dual Bus Interface Util: 
issued_total_row = 5032 
issued_total_col = 4238 
Row_Bus_Util =  0.000473 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000870 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001837 
queue_avg = 0.003064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.00306431
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=10635024 n_nop=10625965 n_act=2476 n_pre=2460 n_ref_event=0 n_req=4071 n_rd=4047 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.001558
n_activity=226068 dram_eff=0.07331
bk0: 348a 10623903i bk1: 358a 10622398i bk2: 243a 10627171i bk3: 261a 10626075i bk4: 175a 10629081i bk5: 183a 10628939i bk6: 178a 10628338i bk7: 172a 10628563i bk8: 240a 10627557i bk9: 210a 10628216i bk10: 302a 10626897i bk11: 287a 10627235i bk12: 284a 10627489i bk13: 287a 10627282i bk14: 249a 10627167i bk15: 270a 10625651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.393269
Row_Buffer_Locality_read = 0.393625
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.161095
Bank_Level_Parallism_Col = 1.095971
Bank_Level_Parallism_Ready = 1.089750
write_to_read_ratio_blp_rw_average = 0.012742
GrpLevelPara = 1.081911 

BW Util details:
bwutil = 0.001558 
total_CMD = 10635024 
util_bw = 16572 
Wasted_Col = 54718 
Wasted_Row = 49892 
Idle = 10513842 

BW Util Bottlenecks: 
RCDc_limit = 56815 
RCDWRc_limit = 205 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 428 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 0 
RTWc_limit_alone = 132 

Commands details: 
total_CMD = 10635024 
n_nop = 10625965 
Read = 4047 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 2476 
n_pre = 2460 
n_ref = 0 
n_req = 4071 
total_req = 4143 

Dual Bus Interface Util: 
issued_total_row = 4936 
issued_total_col = 4143 
Row_Bus_Util =  0.000464 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000852 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002208 
queue_avg = 0.002328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00232825

========= L2 cache stats =========
L2_cache_bank[0]: Access = 34239, Miss = 3088, Miss_rate = 0.090, Pending_hits = 79, Reservation_fails = 16
L2_cache_bank[1]: Access = 32486, Miss = 3088, Miss_rate = 0.095, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[2]: Access = 34417, Miss = 3138, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 72
L2_cache_bank[3]: Access = 35313, Miss = 3163, Miss_rate = 0.090, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[4]: Access = 34576, Miss = 3147, Miss_rate = 0.091, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[5]: Access = 33453, Miss = 3108, Miss_rate = 0.093, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[6]: Access = 33335, Miss = 3104, Miss_rate = 0.093, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[7]: Access = 34570, Miss = 3053, Miss_rate = 0.088, Pending_hits = 108, Reservation_fails = 17
L2_cache_bank[8]: Access = 35526, Miss = 3052, Miss_rate = 0.086, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[9]: Access = 34378, Miss = 3037, Miss_rate = 0.088, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[10]: Access = 82096, Miss = 3075, Miss_rate = 0.037, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[11]: Access = 34042, Miss = 3074, Miss_rate = 0.090, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[12]: Access = 43695, Miss = 3124, Miss_rate = 0.071, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[13]: Access = 33356, Miss = 3034, Miss_rate = 0.091, Pending_hits = 91, Reservation_fails = 87
L2_cache_bank[14]: Access = 33029, Miss = 2988, Miss_rate = 0.090, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[15]: Access = 33238, Miss = 3058, Miss_rate = 0.092, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[16]: Access = 34185, Miss = 3060, Miss_rate = 0.090, Pending_hits = 83, Reservation_fails = 107
L2_cache_bank[17]: Access = 33718, Miss = 3160, Miss_rate = 0.094, Pending_hits = 92, Reservation_fails = 65
L2_cache_bank[18]: Access = 33121, Miss = 3129, Miss_rate = 0.094, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[19]: Access = 33429, Miss = 3160, Miss_rate = 0.095, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[20]: Access = 33322, Miss = 3089, Miss_rate = 0.093, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 34161, Miss = 3059, Miss_rate = 0.090, Pending_hits = 103, Reservation_fails = 11
L2_cache_bank[22]: Access = 33928, Miss = 3023, Miss_rate = 0.089, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[23]: Access = 32768, Miss = 3032, Miss_rate = 0.093, Pending_hits = 99, Reservation_fails = 0
L2_total_cache_accesses = 870381
L2_total_cache_misses = 74043
L2_total_cache_miss_rate = 0.0851
L2_total_cache_pending_hits = 2164
L2_total_cache_reservation_fails = 375
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 759612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 37071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 18080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 811708
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 58673
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 375
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870381
icnt_total_pkts_simt_to_mem=870381
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 870381
Req_Network_cycles = 4147074
Req_Network_injected_packets_per_cycle =       0.2099 
Req_Network_conflicts_per_cycle =       0.0332
Req_Network_conflicts_per_cycle_util =       0.4130
Req_Bank_Level_Parallism =       2.6120
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0190
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 870381
Reply_Network_cycles = 4147074
Reply_Network_injected_packets_per_cycle =        0.2099
Reply_Network_conflicts_per_cycle =        0.0929
Reply_Network_conflicts_per_cycle_util =       1.1478
Reply_Bank_Level_Parallism =       2.5933
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0142
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0070
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 9 sec (5409 sec)
gpgpu_simulation_rate = 1611 (inst/sec)
gpgpu_simulation_rate = 766 (cycle/sec)
gpgpu_silicon_slowdown = 1781984x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (184,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 10: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 202779
gpu_sim_insn = 5935252
gpu_ipc =      29.2696
gpu_tot_sim_cycle = 4349853
gpu_tot_sim_insn = 14652713
gpu_tot_ipc =       3.3686
gpu_tot_issued_cta = 760
gpu_occupancy = 39.8464% 
gpu_tot_occupancy = 23.4760% 
max_total_param_size = 0
gpu_stall_dramfull = 19310
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0314
partiton_level_parallism_total  =       0.3414
partiton_level_parallism_util =       6.5423
partiton_level_parallism_util_total  =       3.4765
L2_BW  =     132.4130 GB/Sec
L2_BW_total  =      14.9129 GB/Sec
gpu_total_sim_rate=2325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 73836, Miss = 31165, Miss_rate = 0.422, Pending_hits = 2379, Reservation_fails = 19615
	L1D_cache_core[1]: Access = 69643, Miss = 27638, Miss_rate = 0.397, Pending_hits = 1653, Reservation_fails = 19253
	L1D_cache_core[2]: Access = 58857, Miss = 24861, Miss_rate = 0.422, Pending_hits = 1768, Reservation_fails = 16296
	L1D_cache_core[3]: Access = 65720, Miss = 28000, Miss_rate = 0.426, Pending_hits = 2543, Reservation_fails = 19053
	L1D_cache_core[4]: Access = 69527, Miss = 29605, Miss_rate = 0.426, Pending_hits = 2398, Reservation_fails = 19925
	L1D_cache_core[5]: Access = 59648, Miss = 26445, Miss_rate = 0.443, Pending_hits = 1778, Reservation_fails = 18813
	L1D_cache_core[6]: Access = 60789, Miss = 26447, Miss_rate = 0.435, Pending_hits = 2050, Reservation_fails = 15327
	L1D_cache_core[7]: Access = 66930, Miss = 28014, Miss_rate = 0.419, Pending_hits = 2272, Reservation_fails = 16774
	L1D_cache_core[8]: Access = 217016, Miss = 69690, Miss_rate = 0.321, Pending_hits = 2638, Reservation_fails = 19329
	L1D_cache_core[9]: Access = 167096, Miss = 64572, Miss_rate = 0.386, Pending_hits = 1993, Reservation_fails = 20918
	L1D_cache_core[10]: Access = 153244, Miss = 63749, Miss_rate = 0.416, Pending_hits = 2584, Reservation_fails = 19282
	L1D_cache_core[11]: Access = 137620, Miss = 55807, Miss_rate = 0.406, Pending_hits = 1748, Reservation_fails = 18824
	L1D_cache_core[12]: Access = 130869, Miss = 49801, Miss_rate = 0.381, Pending_hits = 1682, Reservation_fails = 16276
	L1D_cache_core[13]: Access = 114758, Miss = 48115, Miss_rate = 0.419, Pending_hits = 2787, Reservation_fails = 17612
	L1D_cache_core[14]: Access = 108507, Miss = 45403, Miss_rate = 0.418, Pending_hits = 2232, Reservation_fails = 16608
	L1D_cache_core[15]: Access = 114966, Miss = 45761, Miss_rate = 0.398, Pending_hits = 2311, Reservation_fails = 17168
	L1D_cache_core[16]: Access = 101955, Miss = 41392, Miss_rate = 0.406, Pending_hits = 2260, Reservation_fails = 18548
	L1D_cache_core[17]: Access = 97070, Miss = 38996, Miss_rate = 0.402, Pending_hits = 2334, Reservation_fails = 15145
	L1D_cache_core[18]: Access = 95994, Miss = 38556, Miss_rate = 0.402, Pending_hits = 2000, Reservation_fails = 14872
	L1D_cache_core[19]: Access = 94185, Miss = 37524, Miss_rate = 0.398, Pending_hits = 2151, Reservation_fails = 13170
	L1D_cache_core[20]: Access = 83971, Miss = 31606, Miss_rate = 0.376, Pending_hits = 2477, Reservation_fails = 16409
	L1D_cache_core[21]: Access = 73665, Miss = 28029, Miss_rate = 0.380, Pending_hits = 2296, Reservation_fails = 14199
	L1D_cache_core[22]: Access = 66966, Miss = 25497, Miss_rate = 0.381, Pending_hits = 1986, Reservation_fails = 13046
	L1D_cache_core[23]: Access = 67111, Miss = 25564, Miss_rate = 0.381, Pending_hits = 2893, Reservation_fails = 13023
	L1D_cache_core[24]: Access = 66170, Miss = 26264, Miss_rate = 0.397, Pending_hits = 2883, Reservation_fails = 12897
	L1D_cache_core[25]: Access = 140547, Miss = 31277, Miss_rate = 0.223, Pending_hits = 2589, Reservation_fails = 13471
	L1D_cache_core[26]: Access = 67620, Miss = 26435, Miss_rate = 0.391, Pending_hits = 2798, Reservation_fails = 14141
	L1D_cache_core[27]: Access = 62107, Miss = 24275, Miss_rate = 0.391, Pending_hits = 2104, Reservation_fails = 13266
	L1D_cache_core[28]: Access = 63310, Miss = 24882, Miss_rate = 0.393, Pending_hits = 2685, Reservation_fails = 13103
	L1D_cache_core[29]: Access = 89785, Miss = 35198, Miss_rate = 0.392, Pending_hits = 2549, Reservation_fails = 20146
	L1D_total_cache_accesses = 2839482
	L1D_total_cache_misses = 1100568
	L1D_total_cache_miss_rate = 0.3876
	L1D_total_cache_pending_hits = 68821
	L1D_total_cache_reservation_fails = 496509
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 805476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 483879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 231471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68821
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2765256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74226

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 110106
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 373773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12630
ctas_completed 760, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7403, 3526, 5845, 4879, 4250, 6664, 5757, 6001, 2348, 701, 757, 1048, 958, 1195, 1022, 693, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 81979904
gpgpu_n_tot_w_icount = 2561872
gpgpu_n_stall_shd_mem = 1200075
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1410866
gpgpu_n_mem_write_global = 74226
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3430402
gpgpu_n_store_insn = 210961
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 972294
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 949527
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250548
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:461274	W0_Idle:29394535	W0_Scoreboard:40078231	W1:1083917	W2:375708	W3:202069	W4:129326	W5:88201	W6:65120	W7:49082	W8:46416	W9:39311	W10:32364	W11:28750	W12:27984	W13:22079	W14:21020	W15:19836	W16:18602	W17:15970	W18:12996	W19:12468	W20:10234	W21:9867	W22:11452	W23:11271	W24:11064	W25:11762	W26:11101	W27:9202	W28:7807	W29:7239	W30:6322	W31:5487	W32:157845
single_issue_nums: WS0:658273	WS1:653068	WS2:633543	WS3:616988	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8295576 {8:1036947,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2969040 {40:74226,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14956760 {40:373919,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41477880 {40:1036947,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 593808 {8:74226,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14956760 {40:373919,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 282 
avg_icnt2mem_latency = 62 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 5 
mrq_lat_table:82712 	837 	1404 	2784 	3693 	4371 	5494 	4006 	2262 	1098 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1054913 	355636 	66042 	8459 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	329133 	23076 	6362 	3482 	815255 	104438 	123225 	76411 	3696 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1014096 	261261 	132414 	47822 	15471 	10684 	3344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24214 	2240 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        25        28        63        63        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        20        34        63        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        34        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        33        32        64        62        63        62        62        59        59        61        38        31 
dram[5]:        59        53        64        64        40        39        62        62        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        26        46        62        63        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        51        63        63        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        25        64        63        61        63        63        57        56        54        39        45 
dram[9]:        59        54        64        64        35        51        64        64        61        63        60        52        59        62        49        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        36        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        30        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.691589  1.843590  1.723464  1.798817  1.806228  1.743151  1.629252  1.694158  1.757188  1.829268  2.083333  1.983553  2.155844  2.044534  1.579946  1.576503 
dram[1]:  1.603448  1.626932  1.730878  1.663212  1.724832  1.778157  1.735916  1.787234  1.702194  1.810714  2.003356  2.141818  2.053279  2.011583  1.591781  1.667656 
dram[2]:  1.677419  1.801471  1.884498  1.803519  1.652866  1.710801  1.724138  1.624585  1.740000  1.827338  2.177122  1.993333  2.064777  1.904762  1.671554  1.616477 
dram[3]:  1.717593  1.668192  1.704225  1.652055  1.891791  1.777778  1.641196  1.725275  1.802083  1.820423  1.942308  2.277778  1.992337  1.984190  1.685294  1.582677 
dram[4]:  1.722892  1.726392  1.818182  1.804094  1.827715  1.673203  1.800766  1.687500  1.765472  1.862069  1.908795  1.955480  1.968872  1.991903  1.717647  1.763240 
dram[5]:  1.702830  1.740476  1.866044  1.746557  1.620690  1.894942  1.718750  1.633663  1.781145  1.737542  2.070423  1.857595  2.143478  1.953846  1.753894  1.750000 
dram[6]:  1.795620  1.657658  1.778098  1.720339  1.700000  1.703833  1.632258  1.774436  1.827586  1.778135  2.132576  2.034843  1.939850  2.159091  1.799392  1.676136 
dram[7]:  1.797468  1.834606  1.740525  1.708995  1.706897  1.752650  1.762264  1.768953  1.855172  1.822526  1.966777  2.003425  1.987952  1.942085  1.879599  1.733129 
dram[8]:  1.688940  1.638158  1.846608  1.775216  1.779359  1.701342  1.775665  1.636678  1.887324  1.886525  1.917722  1.865854  1.959514  1.954023  1.854785  1.905229 
dram[9]:  1.759709  1.689815  1.811765  1.800000  1.668810  1.752542  1.601307  1.611296  1.867347  1.753165  1.996644  2.166667  1.961686  2.061984  1.705357  1.727811 
dram[10]:  1.838624  1.779156  1.873817  1.752874  1.813433  1.655290  1.611842  1.654362  1.844291  1.893617  1.932039  2.077193  2.065574  2.068548  1.706745  1.836066 
dram[11]:  1.675799  1.714964  1.730205  1.685552  1.771739  1.741497  1.647651  1.679715  1.850847  1.860215  2.166667  2.133333  2.053279  2.092827  1.766026  1.658960 
average row locality = 108674/60381 = 1.799805
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       601       591       520       507       479       492       544       520       563       590       498       504       570       566 
dram[1]:       716       714       594       625       513       520       493       504       539       503       586       578       501       521       570       551 
dram[2]:       706       713       602       597       517       489       500       489       515       502       579       587       510       520       559       557 
dram[3]:       717       705       588       587       505       495       493       470       511       513       595       563       520       502       561       590 
dram[4]:       692       689       584       601       487       511       470       459       539       535       575       561       506       492       571       554 
dram[5]:       699       706       583       618       516       486       495       495       523       517       577       575       493       508       550       548 
dram[6]:       715       711       600       592       525       488       506       472       523       544       552       573       516       475       580       578 
dram[7]:       687       698       581       630       493       495       467       490       531       528       581       574       494       503       551       553 
dram[8]:       707       724       609       600       499       506       467       473       529       527       594       601       484       510       550       570 
dram[9]:       702       707       600       596       516       515       490       485       542       548       584       588       512       498       560       571 
dram[10]:       674       694       578       593       485       484       490       493       529       532       587       581       503       513       569       546 
dram[11]:       711       701       574       579       488       511       490       471       542       513       574       565       500       496       537       560 
total dram reads = 106971
bank skew: 724/459 = 1.58
chip skew: 9028/8812 = 1.02
number of total write accesses:
dram[0]:       100       100        64        68         8         8         0         4        24        20        48        52         0         4        52        44 
dram[1]:       112        92        68        68         4         4         0         0        16        16        44        44         0         0        44        44 
dram[2]:        88        88        72        72         8         8         0         0        28        24        44        44         0         0        44        48 
dram[3]:       100        96        68        64         8         4         4         4        32        16        44        44         0         0        48        52 
dram[4]:        92        96        64        64         4         4         0         0        12        20        44        40         0         0        52        48 
dram[5]:        92       100        64        64         4         4         0         0        24        24        44        48         0         0        52        48 
dram[6]:        92       100        68        68         8         4         0         0        28        36        44        44         0         0        48        48 
dram[7]:        89        92        64        64         8         4         0         0        28        24        44        44         4         0        44        48 
dram[8]:       104        92        68        64         4         4         0         0        28        20        48        44         0         0        48        52 
dram[9]:        92        92        64        64        12         8         0         0        28        24        44        40         0         4        52        52 
dram[10]:        84        92        64        66         4         4         0         0        16         8        40        44         4         0        52        56 
dram[11]:        92        84        64        64         4         4         4         4        16        24        44        44         4         0        56        56 
total dram writes = 6807
min_bank_accesses = 0!
chip skew: 596/534 = 1.12
average mf latency per bank:
dram[0]:       2156      2110      1662      1730      1992      2052      9895      8333      4736      5276      3584      3384      3650      3661      2519      2685
dram[1]:       1938      1983      1569      1539      1952      2008      8806      8989      5111      5457      3567      3726      3502      3329      2534      2794
dram[2]:       2110      2129      1651      1649      2247      2435      9252      9763      5192      4899      3959      3377      3495      3563      2723      2533
dram[3]:       2009      2114      1578      1572      2331      2215      8724      9406      4970      4938      3570      3817      3517      3543      2632      2358
dram[4]:       2107      2041      1648      1662      2264      2100      9505     10022      5219      4486      3804      3907      3561      3701      2490      2476
dram[5]:       2042      2128      1668      1641      2186      2674      9786      9563     22608      5243      3671      3751      3896      3603      2610      2666
dram[6]:       2086      2049      1550      1625      2287      2386      8212      9556      5017      4802     14332      3345      3488      3784      2641      2407
dram[7]:       2169      2237      1706      1624      2501      2444      9019      8474      4764      5009      3603      3668      3499      3484      2507      2678
dram[8]:       2019      1950      1567      1550      2309      2518      9257      8714      5125      4793      3680      3416      3721      3531      2639      2596
dram[9]:       2040      2179      1530      1754      2279      2825      8498      9527      4726      4863      3277      3741      3564      3706      2577      2735
dram[10]:       2246      2218      1695      1718      2604      2770      9551      9948      4631      5216      3474      3585      3484      3364      2577      2858
dram[11]:       2024      2130      1694      1623      2684      2261      9062      8917      5010      4993      3640      3533      3513      3486      2870      2650
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135610 n_act=5079 n_pre=5063 n_ref_event=0 n_req=9087 n_rd=8938 n_rd_L2_A=0 n_write=0 n_wr_bk=596 bw_util=0.003419
n_activity=358144 dram_eff=0.1065
bk0: 699a 11124147i bk1: 694a 11124949i bk2: 601a 11128382i bk3: 591a 11127572i bk4: 520a 11131871i bk5: 507a 11132787i bk6: 479a 11133849i bk7: 492a 11134249i bk8: 544a 11132884i bk9: 520a 11134139i bk10: 563a 11133941i bk11: 590a 11133157i bk12: 498a 11138565i bk13: 504a 11136941i bk14: 570a 11129691i bk15: 566a 11129565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.441730
Row_Buffer_Locality_read = 0.441150
Row_Buffer_Locality_write = 0.476510
Bank_Level_Parallism = 1.908803
Bank_Level_Parallism_Col = 1.832960
Bank_Level_Parallism_Ready = 1.832019
write_to_read_ratio_blp_rw_average = 0.041444
GrpLevelPara = 1.355841 

BW Util details:
bwutil = 0.003419 
total_CMD = 11155042 
util_bw = 38136 
Wasted_Col = 95749 
Wasted_Row = 77669 
Idle = 10943488 

BW Util Bottlenecks: 
RCDc_limit = 102979 
RCDWRc_limit = 609 
WTRc_limit = 3231 
RTWc_limit = 3330 
CCDLc_limit = 2535 
rwq = 0 
CCDLc_limit_alone = 1892 
WTRc_limit_alone = 2903 
RTWc_limit_alone = 3015 

Commands details: 
total_CMD = 11155042 
n_nop = 11135610 
Read = 8938 
Write = 0 
L2_Alloc = 0 
L2_WB = 596 
n_act = 5079 
n_pre = 5063 
n_ref = 0 
n_req = 9087 
total_req = 9534 

Dual Bus Interface Util: 
issued_total_row = 10142 
issued_total_col = 9534 
Row_Bus_Util =  0.000909 
CoL_Bus_Util = 0.000855 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012557 
queue_avg = 0.061180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0611803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135320 n_act=5196 n_pre=5180 n_ref_event=0 n_req=9167 n_rd=9028 n_rd_L2_A=0 n_write=0 n_wr_bk=556 bw_util=0.003437
n_activity=361356 dram_eff=0.1061
bk0: 716a 11123855i bk1: 714a 11123846i bk2: 594a 11129068i bk3: 625a 11125226i bk4: 513a 11133274i bk5: 520a 11133239i bk6: 493a 11134506i bk7: 504a 11134779i bk8: 539a 11132781i bk9: 503a 11134578i bk10: 586a 11132358i bk11: 578a 11133058i bk12: 501a 11138106i bk13: 521a 11136988i bk14: 570a 11129495i bk15: 551a 11130092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433839
Row_Buffer_Locality_read = 0.432765
Row_Buffer_Locality_write = 0.503597
Bank_Level_Parallism = 1.870459
Bank_Level_Parallism_Col = 1.807264
Bank_Level_Parallism_Ready = 1.867244
write_to_read_ratio_blp_rw_average = 0.038704
GrpLevelPara = 1.327297 

BW Util details:
bwutil = 0.003437 
total_CMD = 11155042 
util_bw = 38336 
Wasted_Col = 98595 
Wasted_Row = 79491 
Idle = 10938620 

BW Util Bottlenecks: 
RCDc_limit = 106399 
RCDWRc_limit = 594 
WTRc_limit = 2657 
RTWc_limit = 2893 
CCDLc_limit = 2164 
rwq = 0 
CCDLc_limit_alone = 1796 
WTRc_limit_alone = 2435 
RTWc_limit_alone = 2747 

Commands details: 
total_CMD = 11155042 
n_nop = 11135320 
Read = 9028 
Write = 0 
L2_Alloc = 0 
L2_WB = 556 
n_act = 5196 
n_pre = 5180 
n_ref = 0 
n_req = 9167 
total_req = 9584 

Dual Bus Interface Util: 
issued_total_row = 10376 
issued_total_col = 9584 
Row_Bus_Util =  0.000930 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.001768 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012068 
queue_avg = 0.059684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.059684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135648 n_act=5072 n_pre=5056 n_ref_event=0 n_req=9084 n_rd=8942 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.00341
n_activity=353810 dram_eff=0.1075
bk0: 706a 11124868i bk1: 713a 11124408i bk2: 602a 11127848i bk3: 597a 11127725i bk4: 517a 11131539i bk5: 489a 11133025i bk6: 500a 11133649i bk7: 489a 11132936i bk8: 515a 11133561i bk9: 502a 11134595i bk10: 579a 11133588i bk11: 587a 11131723i bk12: 510a 11138962i bk13: 520a 11136743i bk14: 559a 11130391i bk15: 557a 11130401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442316
Row_Buffer_Locality_read = 0.442518
Row_Buffer_Locality_write = 0.429577
Bank_Level_Parallism = 1.926392
Bank_Level_Parallism_Col = 1.785484
Bank_Level_Parallism_Ready = 1.702456
write_to_read_ratio_blp_rw_average = 0.048154
GrpLevelPara = 1.360863 

BW Util details:
bwutil = 0.003410 
total_CMD = 11155042 
util_bw = 38040 
Wasted_Col = 94806 
Wasted_Row = 76990 
Idle = 10945206 

BW Util Bottlenecks: 
RCDc_limit = 102546 
RCDWRc_limit = 641 
WTRc_limit = 3053 
RTWc_limit = 4487 
CCDLc_limit = 2683 
rwq = 0 
CCDLc_limit_alone = 2129 
WTRc_limit_alone = 2842 
RTWc_limit_alone = 4144 

Commands details: 
total_CMD = 11155042 
n_nop = 11135648 
Read = 8942 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 5072 
n_pre = 5056 
n_ref = 0 
n_req = 9084 
total_req = 9510 

Dual Bus Interface Util: 
issued_total_row = 10128 
issued_total_col = 9510 
Row_Bus_Util =  0.000908 
CoL_Bus_Util = 0.000853 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012581 
queue_avg = 0.063943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0639431
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135644 n_act=5087 n_pre=5071 n_ref_event=0 n_req=9061 n_rd=8915 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.003406
n_activity=356768 dram_eff=0.1065
bk0: 717a 11124538i bk1: 705a 11123543i bk2: 588a 11127156i bk3: 587a 11126701i bk4: 505a 11133223i bk5: 495a 11134451i bk6: 493a 11134259i bk7: 470a 11135218i bk8: 511a 11134727i bk9: 513a 11135587i bk10: 595a 11131951i bk11: 563a 11135060i bk12: 520a 11137283i bk13: 502a 11137008i bk14: 561a 11131619i bk15: 590a 11129022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.439245
Row_Buffer_Locality_read = 0.440157
Row_Buffer_Locality_write = 0.383562
Bank_Level_Parallism = 1.877907
Bank_Level_Parallism_Col = 1.757890
Bank_Level_Parallism_Ready = 1.701853
write_to_read_ratio_blp_rw_average = 0.045992
GrpLevelPara = 1.344004 

BW Util details:
bwutil = 0.003406 
total_CMD = 11155042 
util_bw = 37996 
Wasted_Col = 95971 
Wasted_Row = 78215 
Idle = 10942860 

BW Util Bottlenecks: 
RCDc_limit = 103246 
RCDWRc_limit = 798 
WTRc_limit = 2641 
RTWc_limit = 3880 
CCDLc_limit = 2467 
rwq = 0 
CCDLc_limit_alone = 2058 
WTRc_limit_alone = 2485 
RTWc_limit_alone = 3627 

Commands details: 
total_CMD = 11155042 
n_nop = 11135644 
Read = 8915 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 5087 
n_pre = 5071 
n_ref = 0 
n_req = 9061 
total_req = 9499 

Dual Bus Interface Util: 
issued_total_row = 10158 
issued_total_col = 9499 
Row_Bus_Util =  0.000911 
CoL_Bus_Util = 0.000852 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.013352 
queue_avg = 0.061079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.061079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11136031 n_act=4973 n_pre=4957 n_ref_event=0 n_req=8961 n_rd=8826 n_rd_L2_A=0 n_write=0 n_wr_bk=540 bw_util=0.003358
n_activity=356039 dram_eff=0.1052
bk0: 692a 11124888i bk1: 689a 11125952i bk2: 584a 11129145i bk3: 601a 11127783i bk4: 487a 11133836i bk5: 511a 11132880i bk6: 470a 11136236i bk7: 459a 11135507i bk8: 539a 11133449i bk9: 535a 11133912i bk10: 575a 11132834i bk11: 561a 11132818i bk12: 506a 11137311i bk13: 492a 11138429i bk14: 571a 11130767i bk15: 554a 11132185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445709
Row_Buffer_Locality_read = 0.445729
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.874550
Bank_Level_Parallism_Col = 1.847135
Bank_Level_Parallism_Ready = 1.897325
write_to_read_ratio_blp_rw_average = 0.042492
GrpLevelPara = 1.346586 

BW Util details:
bwutil = 0.003358 
total_CMD = 11155042 
util_bw = 37464 
Wasted_Col = 94464 
Wasted_Row = 77240 
Idle = 10945874 

BW Util Bottlenecks: 
RCDc_limit = 101428 
RCDWRc_limit = 589 
WTRc_limit = 2014 
RTWc_limit = 3484 
CCDLc_limit = 2196 
rwq = 0 
CCDLc_limit_alone = 1744 
WTRc_limit_alone = 1855 
RTWc_limit_alone = 3191 

Commands details: 
total_CMD = 11155042 
n_nop = 11136031 
Read = 8826 
Write = 0 
L2_Alloc = 0 
L2_WB = 540 
n_act = 4973 
n_pre = 4957 
n_ref = 0 
n_req = 8961 
total_req = 9366 

Dual Bus Interface Util: 
issued_total_row = 9930 
issued_total_col = 9366 
Row_Bus_Util =  0.000890 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.001704 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.014991 
queue_avg = 0.060363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0603631
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135818 n_act=5030 n_pre=5014 n_ref_event=0 n_req=9031 n_rd=8889 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.003391
n_activity=358570 dram_eff=0.1055
bk0: 699a 11125712i bk1: 706a 11126084i bk2: 583a 11129742i bk3: 618a 11127785i bk4: 516a 11132523i bk5: 486a 11135391i bk6: 495a 11134877i bk7: 495a 11133340i bk8: 523a 11133295i bk9: 517a 11133941i bk10: 577a 11133172i bk11: 575a 11132121i bk12: 493a 11139044i bk13: 508a 11136833i bk14: 550a 11130234i bk15: 548a 11131785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443694
Row_Buffer_Locality_read = 0.443582
Row_Buffer_Locality_write = 0.450704
Bank_Level_Parallism = 1.873123
Bank_Level_Parallism_Col = 1.788201
Bank_Level_Parallism_Ready = 1.719050
write_to_read_ratio_blp_rw_average = 0.044676
GrpLevelPara = 1.329369 

BW Util details:
bwutil = 0.003391 
total_CMD = 11155042 
util_bw = 37828 
Wasted_Col = 94917 
Wasted_Row = 77804 
Idle = 10944493 

BW Util Bottlenecks: 
RCDc_limit = 102691 
RCDWRc_limit = 587 
WTRc_limit = 2560 
RTWc_limit = 4201 
CCDLc_limit = 2422 
rwq = 0 
CCDLc_limit_alone = 1961 
WTRc_limit_alone = 2343 
RTWc_limit_alone = 3957 

Commands details: 
total_CMD = 11155042 
n_nop = 11135818 
Read = 8889 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 5030 
n_pre = 5014 
n_ref = 0 
n_req = 9031 
total_req = 9457 

Dual Bus Interface Util: 
issued_total_row = 10044 
issued_total_col = 9457 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.000848 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014409 
queue_avg = 0.056333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0563333
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135614 n_act=5054 n_pre=5038 n_ref_event=0 n_req=9097 n_rd=8950 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.00342
n_activity=361235 dram_eff=0.1056
bk0: 715a 11125713i bk1: 711a 11124000i bk2: 600a 11129224i bk3: 592a 11126463i bk4: 525a 11132994i bk5: 488a 11133374i bk6: 506a 11133671i bk7: 472a 11135179i bk8: 523a 11133711i bk9: 544a 11132438i bk10: 552a 11135212i bk11: 573a 11132859i bk12: 516a 11136780i bk13: 475a 11139698i bk14: 580a 11131306i bk15: 578a 11131719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445092
Row_Buffer_Locality_read = 0.444916
Row_Buffer_Locality_write = 0.455782
Bank_Level_Parallism = 1.862140
Bank_Level_Parallism_Col = 1.767855
Bank_Level_Parallism_Ready = 1.702425
write_to_read_ratio_blp_rw_average = 0.046850
GrpLevelPara = 1.331132 

BW Util details:
bwutil = 0.003420 
total_CMD = 11155042 
util_bw = 38152 
Wasted_Col = 95861 
Wasted_Row = 78643 
Idle = 10942386 

BW Util Bottlenecks: 
RCDc_limit = 102577 
RCDWRc_limit = 707 
WTRc_limit = 2250 
RTWc_limit = 3816 
CCDLc_limit = 2425 
rwq = 0 
CCDLc_limit_alone = 1967 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3502 

Commands details: 
total_CMD = 11155042 
n_nop = 11135614 
Read = 8950 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 5054 
n_pre = 5038 
n_ref = 0 
n_req = 9097 
total_req = 9538 

Dual Bus Interface Util: 
issued_total_row = 10092 
issued_total_col = 9538 
Row_Bus_Util =  0.000905 
CoL_Bus_Util = 0.000855 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010397 
queue_avg = 0.058996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0589959
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11136009 n_act=4938 n_pre=4922 n_ref_event=0 n_req=8996 n_rd=8856 n_rd_L2_A=0 n_write=0 n_wr_bk=557 bw_util=0.003375
n_activity=349619 dram_eff=0.1077
bk0: 687a 11127104i bk1: 698a 11124685i bk2: 581a 11129337i bk3: 630a 11125682i bk4: 493a 11133545i bk5: 495a 11133283i bk6: 467a 11134413i bk7: 490a 11134442i bk8: 531a 11132984i bk9: 528a 11133545i bk10: 581a 11131806i bk11: 574a 11133009i bk12: 494a 11137162i bk13: 503a 11137492i bk14: 551a 11134180i bk15: 553a 11130111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.451645
Row_Buffer_Locality_read = 0.451897
Row_Buffer_Locality_write = 0.435714
Bank_Level_Parallism = 1.932394
Bank_Level_Parallism_Col = 1.845930
Bank_Level_Parallism_Ready = 1.871269
write_to_read_ratio_blp_rw_average = 0.043773
GrpLevelPara = 1.350469 

BW Util details:
bwutil = 0.003375 
total_CMD = 11155042 
util_bw = 37652 
Wasted_Col = 92756 
Wasted_Row = 75501 
Idle = 10949133 

BW Util Bottlenecks: 
RCDc_limit = 99708 
RCDWRc_limit = 665 
WTRc_limit = 3047 
RTWc_limit = 3322 
CCDLc_limit = 2438 
rwq = 0 
CCDLc_limit_alone = 1888 
WTRc_limit_alone = 2788 
RTWc_limit_alone = 3031 

Commands details: 
total_CMD = 11155042 
n_nop = 11136009 
Read = 8856 
Write = 0 
L2_Alloc = 0 
L2_WB = 557 
n_act = 4938 
n_pre = 4922 
n_ref = 0 
n_req = 8996 
total_req = 9413 

Dual Bus Interface Util: 
issued_total_row = 9860 
issued_total_col = 9413 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000844 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012610 
queue_avg = 0.061562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0615618
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135658 n_act=5040 n_pre=5024 n_ref_event=0 n_req=9094 n_rd=8950 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.003416
n_activity=353706 dram_eff=0.1077
bk0: 707a 11124425i bk1: 724a 11123956i bk2: 609a 11128703i bk3: 600a 11128791i bk4: 499a 11134294i bk5: 506a 11131638i bk6: 467a 11135871i bk7: 473a 11134540i bk8: 529a 11135133i bk9: 527a 11134556i bk10: 594a 11131328i bk11: 601a 11131530i bk12: 484a 11137453i bk13: 510a 11136808i bk14: 550a 11133359i bk15: 570a 11131577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446448
Row_Buffer_Locality_read = 0.446369
Row_Buffer_Locality_write = 0.451389
Bank_Level_Parallism = 1.901426
Bank_Level_Parallism_Col = 1.869809
Bank_Level_Parallism_Ready = 1.950379
write_to_read_ratio_blp_rw_average = 0.037145
GrpLevelPara = 1.353932 

BW Util details:
bwutil = 0.003416 
total_CMD = 11155042 
util_bw = 38104 
Wasted_Col = 94046 
Wasted_Row = 76377 
Idle = 10946515 

BW Util Bottlenecks: 
RCDc_limit = 101712 
RCDWRc_limit = 680 
WTRc_limit = 2834 
RTWc_limit = 1972 
CCDLc_limit = 1861 
rwq = 0 
CCDLc_limit_alone = 1572 
WTRc_limit_alone = 2678 
RTWc_limit_alone = 1839 

Commands details: 
total_CMD = 11155042 
n_nop = 11135658 
Read = 8950 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 5040 
n_pre = 5024 
n_ref = 0 
n_req = 9094 
total_req = 9526 

Dual Bus Interface Util: 
issued_total_row = 10064 
issued_total_col = 9526 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.001738 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010627 
queue_avg = 0.056874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0568737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135505 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9158 n_rd=9014 n_rd_L2_A=0 n_write=0 n_wr_bk=576 bw_util=0.003439
n_activity=357754 dram_eff=0.1072
bk0: 702a 11125854i bk1: 707a 11124675i bk2: 600a 11129635i bk3: 596a 11128654i bk4: 516a 11132905i bk5: 515a 11132130i bk6: 490a 11133298i bk7: 485a 11134195i bk8: 542a 11134319i bk9: 548a 11133547i bk10: 584a 11133662i bk11: 588a 11134416i bk12: 512a 11137436i bk13: 498a 11137080i bk14: 560a 11131112i bk15: 571a 11130707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443328
Row_Buffer_Locality_read = 0.442756
Row_Buffer_Locality_write = 0.479167
Bank_Level_Parallism = 1.855613
Bank_Level_Parallism_Col = 1.748955
Bank_Level_Parallism_Ready = 1.671679
write_to_read_ratio_blp_rw_average = 0.043816
GrpLevelPara = 1.334808 

BW Util details:
bwutil = 0.003439 
total_CMD = 11155042 
util_bw = 38360 
Wasted_Col = 96713 
Wasted_Row = 78403 
Idle = 10941566 

BW Util Bottlenecks: 
RCDc_limit = 104117 
RCDWRc_limit = 609 
WTRc_limit = 2574 
RTWc_limit = 3812 
CCDLc_limit = 2741 
rwq = 0 
CCDLc_limit_alone = 2132 
WTRc_limit_alone = 2304 
RTWc_limit_alone = 3473 

Commands details: 
total_CMD = 11155042 
n_nop = 11135505 
Read = 9014 
Write = 0 
L2_Alloc = 0 
L2_WB = 576 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9158 
total_req = 9590 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 9590 
Row_Bus_Util =  0.000914 
CoL_Bus_Util = 0.000860 
Either_Row_CoL_Bus_Util = 0.001751 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012540 
queue_avg = 0.059030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0590298
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11136063 n_act=4918 n_pre=4902 n_ref_event=0 n_req=8985 n_rd=8851 n_rd_L2_A=0 n_write=0 n_wr_bk=534 bw_util=0.003365
n_activity=352718 dram_eff=0.1064
bk0: 674a 11126898i bk1: 694a 11126970i bk2: 578a 11130524i bk3: 593a 11126716i bk4: 485a 11134680i bk5: 484a 11133895i bk6: 490a 11133794i bk7: 493a 11133664i bk8: 529a 11134743i bk9: 532a 11134782i bk10: 587a 11132526i bk11: 581a 11133425i bk12: 503a 11137474i bk13: 513a 11139112i bk14: 569a 11131837i bk15: 546a 11131155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453311
Row_Buffer_Locality_read = 0.451926
Row_Buffer_Locality_write = 0.544776
Bank_Level_Parallism = 1.872605
Bank_Level_Parallism_Col = 1.851715
Bank_Level_Parallism_Ready = 1.916438
write_to_read_ratio_blp_rw_average = 0.037954
GrpLevelPara = 1.339720 

BW Util details:
bwutil = 0.003365 
total_CMD = 11155042 
util_bw = 37540 
Wasted_Col = 93146 
Wasted_Row = 76615 
Idle = 10947741 

BW Util Bottlenecks: 
RCDc_limit = 100425 
RCDWRc_limit = 443 
WTRc_limit = 1892 
RTWc_limit = 2893 
CCDLc_limit = 2029 
rwq = 0 
CCDLc_limit_alone = 1722 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 2733 

Commands details: 
total_CMD = 11155042 
n_nop = 11136063 
Read = 8851 
Write = 0 
L2_Alloc = 0 
L2_WB = 534 
n_act = 4918 
n_pre = 4902 
n_ref = 0 
n_req = 8985 
total_req = 9385 

Dual Bus Interface Util: 
issued_total_row = 9820 
issued_total_col = 9385 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000841 
Either_Row_CoL_Bus_Util = 0.001701 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011908 
queue_avg = 0.057838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0578381
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11155042 n_nop=11135988 n_act=4961 n_pre=4945 n_ref_event=0 n_req=8953 n_rd=8812 n_rd_L2_A=0 n_write=0 n_wr_bk=564 bw_util=0.003362
n_activity=352848 dram_eff=0.1063
bk0: 711a 11125271i bk1: 701a 11125499i bk2: 574a 11128464i bk3: 579a 11127751i bk4: 488a 11134877i bk5: 511a 11133955i bk6: 490a 11134174i bk7: 471a 11134856i bk8: 542a 11134055i bk9: 513a 11133922i bk10: 574a 11133366i bk11: 565a 11133791i bk12: 500a 11137438i bk13: 496a 11138438i bk14: 537a 11132815i bk15: 560a 11130318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446554
Row_Buffer_Locality_read = 0.446437
Row_Buffer_Locality_write = 0.453901
Bank_Level_Parallism = 1.865723
Bank_Level_Parallism_Col = 1.819437
Bank_Level_Parallism_Ready = 1.848770
write_to_read_ratio_blp_rw_average = 0.038799
GrpLevelPara = 1.332983 

BW Util details:
bwutil = 0.003362 
total_CMD = 11155042 
util_bw = 37504 
Wasted_Col = 94560 
Wasted_Row = 77343 
Idle = 10945635 

BW Util Bottlenecks: 
RCDc_limit = 101090 
RCDWRc_limit = 585 
WTRc_limit = 2707 
RTWc_limit = 2633 
CCDLc_limit = 2051 
rwq = 0 
CCDLc_limit_alone = 1677 
WTRc_limit_alone = 2509 
RTWc_limit_alone = 2457 

Commands details: 
total_CMD = 11155042 
n_nop = 11135988 
Read = 8812 
Write = 0 
L2_Alloc = 0 
L2_WB = 564 
n_act = 4961 
n_pre = 4945 
n_ref = 0 
n_req = 8953 
total_req = 9376 

Dual Bus Interface Util: 
issued_total_row = 9906 
issued_total_col = 9376 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.000841 
Either_Row_CoL_Bus_Util = 0.001708 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011966 
queue_avg = 0.055522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0555224

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59556, Miss = 5570, Miss_rate = 0.094, Pending_hits = 490, Reservation_fails = 16
L2_cache_bank[1]: Access = 57180, Miss = 5560, Miss_rate = 0.097, Pending_hits = 454, Reservation_fails = 456
L2_cache_bank[2]: Access = 59034, Miss = 5608, Miss_rate = 0.095, Pending_hits = 402, Reservation_fails = 197
L2_cache_bank[3]: Access = 59979, Miss = 5612, Miss_rate = 0.094, Pending_hits = 443, Reservation_fails = 129
L2_cache_bank[4]: Access = 59819, Miss = 5588, Miss_rate = 0.093, Pending_hits = 450, Reservation_fails = 742
L2_cache_bank[5]: Access = 58181, Miss = 5554, Miss_rate = 0.095, Pending_hits = 446, Reservation_fails = 586
L2_cache_bank[6]: Access = 57941, Miss = 5587, Miss_rate = 0.096, Pending_hits = 396, Reservation_fails = 858
L2_cache_bank[7]: Access = 58825, Miss = 5521, Miss_rate = 0.094, Pending_hits = 507, Reservation_fails = 204
L2_cache_bank[8]: Access = 60432, Miss = 5520, Miss_rate = 0.091, Pending_hits = 454, Reservation_fails = 96
L2_cache_bank[9]: Access = 59278, Miss = 5498, Miss_rate = 0.093, Pending_hits = 445, Reservation_fails = 112
L2_cache_bank[10]: Access = 107662, Miss = 5533, Miss_rate = 0.051, Pending_hits = 486, Reservation_fails = 523
L2_cache_bank[11]: Access = 58684, Miss = 5549, Miss_rate = 0.095, Pending_hits = 453, Reservation_fails = 908
L2_cache_bank[12]: Access = 86352, Miss = 5613, Miss_rate = 0.065, Pending_hits = 417, Reservation_fails = 387
L2_cache_bank[13]: Access = 58259, Miss = 5529, Miss_rate = 0.095, Pending_hits = 468, Reservation_fails = 430
L2_cache_bank[14]: Access = 57878, Miss = 5482, Miss_rate = 0.095, Pending_hits = 443, Reservation_fails = 324
L2_cache_bank[15]: Access = 57869, Miss = 5567, Miss_rate = 0.096, Pending_hits = 441, Reservation_fails = 435
L2_cache_bank[16]: Access = 59815, Miss = 5543, Miss_rate = 0.093, Pending_hits = 456, Reservation_fails = 284
L2_cache_bank[17]: Access = 58107, Miss = 5613, Miss_rate = 0.097, Pending_hits = 436, Reservation_fails = 551
L2_cache_bank[18]: Access = 57683, Miss = 5606, Miss_rate = 0.097, Pending_hits = 461, Reservation_fails = 80
L2_cache_bank[19]: Access = 57818, Miss = 5608, Miss_rate = 0.097, Pending_hits = 415, Reservation_fails = 761
L2_cache_bank[20]: Access = 58487, Miss = 5515, Miss_rate = 0.094, Pending_hits = 442, Reservation_fails = 739
L2_cache_bank[21]: Access = 60351, Miss = 5534, Miss_rate = 0.092, Pending_hits = 433, Reservation_fails = 538
L2_cache_bank[22]: Access = 58979, Miss = 5515, Miss_rate = 0.094, Pending_hits = 384, Reservation_fails = 1034
L2_cache_bank[23]: Access = 56923, Miss = 5492, Miss_rate = 0.096, Pending_hits = 403, Reservation_fails = 916
L2_total_cache_accesses = 1485092
L2_total_cache_misses = 133317
L2_total_cache_miss_rate = 0.0898
L2_total_cache_pending_hits = 10625
L2_total_cache_reservation_fails = 11306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1293270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10625
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6590
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 19756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1410866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74226
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11281
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1485092
icnt_total_pkts_simt_to_mem=1485092
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1485092
Req_Network_cycles = 4349853
Req_Network_injected_packets_per_cycle =       0.3414 
Req_Network_conflicts_per_cycle =       0.1165
Req_Network_conflicts_per_cycle_util =       1.1864
Req_Bank_Level_Parallism =       3.4765
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2887
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0589

Reply_Network_injected_packets_num = 1485092
Reply_Network_cycles = 4349853
Reply_Network_injected_packets_per_cycle =        0.3414
Reply_Network_conflicts_per_cycle =        0.1654
Reply_Network_conflicts_per_cycle_util =       1.6736
Reply_Bank_Level_Parallism =       3.4554
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0493
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 1 sec (6301 sec)
gpgpu_simulation_rate = 2325 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
gpgpu_silicon_slowdown = 1978260x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 11: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 11 
gpu_sim_cycle = 6121
gpu_sim_insn = 411784
gpu_ipc =      67.2740
gpu_tot_sim_cycle = 4355974
gpu_tot_sim_insn = 15064497
gpu_tot_ipc =       3.4584
gpu_tot_issued_cta = 830
gpu_occupancy = 54.3451% 
gpu_tot_occupancy = 23.5285% 
max_total_param_size = 0
gpu_stall_dramfull = 19310
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8263
partiton_level_parallism_total  =       0.3421
partiton_level_parallism_util =      10.2389
partiton_level_parallism_util_total  =       3.4843
L2_BW  =      36.0943 GB/Sec
L2_BW_total  =      14.9426 GB/Sec
gpu_total_sim_rate=2385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 73996, Miss = 31296, Miss_rate = 0.423, Pending_hits = 2394, Reservation_fails = 19687
	L1D_cache_core[1]: Access = 69803, Miss = 27769, Miss_rate = 0.398, Pending_hits = 1668, Reservation_fails = 19355
	L1D_cache_core[2]: Access = 59017, Miss = 24992, Miss_rate = 0.423, Pending_hits = 1783, Reservation_fails = 16340
	L1D_cache_core[3]: Access = 65880, Miss = 28131, Miss_rate = 0.427, Pending_hits = 2558, Reservation_fails = 19155
	L1D_cache_core[4]: Access = 69687, Miss = 29736, Miss_rate = 0.427, Pending_hits = 2413, Reservation_fails = 19981
	L1D_cache_core[5]: Access = 59808, Miss = 26576, Miss_rate = 0.444, Pending_hits = 1793, Reservation_fails = 18906
	L1D_cache_core[6]: Access = 60949, Miss = 26578, Miss_rate = 0.436, Pending_hits = 2065, Reservation_fails = 15426
	L1D_cache_core[7]: Access = 67090, Miss = 28145, Miss_rate = 0.420, Pending_hits = 2287, Reservation_fails = 16874
	L1D_cache_core[8]: Access = 217176, Miss = 69821, Miss_rate = 0.321, Pending_hits = 2653, Reservation_fails = 19431
	L1D_cache_core[9]: Access = 167256, Miss = 64703, Miss_rate = 0.387, Pending_hits = 2008, Reservation_fails = 21035
	L1D_cache_core[10]: Access = 153484, Miss = 63945, Miss_rate = 0.417, Pending_hits = 2607, Reservation_fails = 19434
	L1D_cache_core[11]: Access = 137860, Miss = 56003, Miss_rate = 0.406, Pending_hits = 1771, Reservation_fails = 18958
	L1D_cache_core[12]: Access = 131109, Miss = 49997, Miss_rate = 0.381, Pending_hits = 1705, Reservation_fails = 16431
	L1D_cache_core[13]: Access = 114998, Miss = 48311, Miss_rate = 0.420, Pending_hits = 2810, Reservation_fails = 17751
	L1D_cache_core[14]: Access = 108747, Miss = 45599, Miss_rate = 0.419, Pending_hits = 2255, Reservation_fails = 16772
	L1D_cache_core[15]: Access = 115206, Miss = 45957, Miss_rate = 0.399, Pending_hits = 2334, Reservation_fails = 17378
	L1D_cache_core[16]: Access = 102195, Miss = 41588, Miss_rate = 0.407, Pending_hits = 2283, Reservation_fails = 18696
	L1D_cache_core[17]: Access = 97310, Miss = 39192, Miss_rate = 0.403, Pending_hits = 2357, Reservation_fails = 15303
	L1D_cache_core[18]: Access = 96234, Miss = 38752, Miss_rate = 0.403, Pending_hits = 2023, Reservation_fails = 15020
	L1D_cache_core[19]: Access = 94413, Miss = 37709, Miss_rate = 0.399, Pending_hits = 2174, Reservation_fails = 13317
	L1D_cache_core[20]: Access = 84131, Miss = 31737, Miss_rate = 0.377, Pending_hits = 2492, Reservation_fails = 16494
	L1D_cache_core[21]: Access = 73825, Miss = 28160, Miss_rate = 0.381, Pending_hits = 2311, Reservation_fails = 14292
	L1D_cache_core[22]: Access = 67126, Miss = 25628, Miss_rate = 0.382, Pending_hits = 2001, Reservation_fails = 13118
	L1D_cache_core[23]: Access = 67271, Miss = 25695, Miss_rate = 0.382, Pending_hits = 2908, Reservation_fails = 13125
	L1D_cache_core[24]: Access = 66330, Miss = 26395, Miss_rate = 0.398, Pending_hits = 2898, Reservation_fails = 12984
	L1D_cache_core[25]: Access = 140707, Miss = 31408, Miss_rate = 0.223, Pending_hits = 2604, Reservation_fails = 13540
	L1D_cache_core[26]: Access = 67780, Miss = 26566, Miss_rate = 0.392, Pending_hits = 2813, Reservation_fails = 14221
	L1D_cache_core[27]: Access = 62267, Miss = 24406, Miss_rate = 0.392, Pending_hits = 2119, Reservation_fails = 13364
	L1D_cache_core[28]: Access = 63470, Miss = 25013, Miss_rate = 0.394, Pending_hits = 2700, Reservation_fails = 13209
	L1D_cache_core[29]: Access = 89945, Miss = 35329, Miss_rate = 0.393, Pending_hits = 2564, Reservation_fails = 20248
	L1D_total_cache_accesses = 2845070
	L1D_total_cache_misses = 1105137
	L1D_total_cache_miss_rate = 0.3884
	L1D_total_cache_pending_hits = 69351
	L1D_total_cache_reservation_fails = 499845
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1659488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 806065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 485921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 233147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 69351
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2768051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77019

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 112148
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 373773
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 830, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7428, 3551, 5870, 4904, 4275, 6689, 5782, 6026, 2373, 726, 782, 1073, 983, 1220, 1047, 718, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 82427584
gpgpu_n_tot_w_icount = 2575862
gpgpu_n_stall_shd_mem = 1200633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1413131
gpgpu_n_mem_write_global = 77019
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3466195
gpgpu_n_store_insn = 228834
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1043974
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 949527
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 251106
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:468608	W0_Idle:29431401	W0_Scoreboard:40143549	W1:1083917	W2:375708	W3:202069	W4:129326	W5:88201	W6:65120	W7:49082	W8:46416	W9:39311	W10:32364	W11:28750	W12:27984	W13:22079	W14:21020	W15:19836	W16:18602	W17:15980	W18:12996	W19:12468	W20:10234	W21:9867	W22:11452	W23:11271	W24:11064	W25:11762	W26:11101	W27:9202	W28:7807	W29:7239	W30:6322	W31:5487	W32:171825
single_issue_nums: WS0:661773	WS1:656568	WS2:637043	WS3:620478	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8313696 {8:1039212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3080760 {40:77019,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 14956760 {40:373919,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41568480 {40:1039212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 616152 {8:77019,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 14956760 {40:373919,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 281 
avg_icnt2mem_latency = 62 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 5 
mrq_lat_table:82747 	838 	1404 	2786 	3696 	4371 	5494 	4006 	2262 	1098 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1057095 	358512 	66042 	8459 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	329133 	23076 	6362 	3482 	817934 	106780 	123262 	76411 	3696 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1016752 	262274 	133193 	48336 	15567 	10684 	3344 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24218 	2244 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        25        28        63        63        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        20        34        63        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        34        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        33        32        64        62        63        62        62        59        59        61        38        31 
dram[5]:        59        53        64        64        40        39        62        62        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        26        46        62        63        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        51        63        63        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        25        64        63        61        63        63        57        56        54        39        45 
dram[9]:        59        54        64        64        35        51        64        64        61        63        60        52        59        62        49        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        36        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        30        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.691589  1.843590  1.723464  1.798817  1.803448  1.743151  1.629252  1.694158  1.757188  1.829268  2.083333  1.983553  2.155844  2.044534  1.579946  1.576503 
dram[1]:  1.603448  1.626932  1.730878  1.663212  1.724832  1.778157  1.735916  1.787234  1.702194  1.810714  2.003356  2.141818  2.053279  2.011583  1.591781  1.667656 
dram[2]:  1.677419  1.801471  1.884498  1.803519  1.653968  1.708333  1.724138  1.624585  1.740000  1.827338  2.177122  1.993333  2.064777  1.904762  1.671554  1.616477 
dram[3]:  1.717593  1.668192  1.704225  1.652055  1.891791  1.777778  1.639073  1.725275  1.802083  1.820423  1.942308  2.277778  1.992337  1.984190  1.685294  1.582677 
dram[4]:  1.722892  1.726392  1.818182  1.804094  1.827715  1.671010  1.800766  1.687500  1.765472  1.862069  1.908795  1.955480  1.968872  1.991903  1.717647  1.763240 
dram[5]:  1.702830  1.740476  1.866044  1.746557  1.618750  1.894942  1.718750  1.633663  1.781145  1.737542  2.070423  1.857595  2.143478  1.953846  1.753894  1.750000 
dram[6]:  1.795620  1.657658  1.778098  1.720339  1.697749  1.711806  1.632258  1.774436  1.827586  1.778135  2.132576  2.034843  1.936330  2.159091  1.799392  1.676136 
dram[7]:  1.797468  1.834606  1.740525  1.708995  1.713793  1.757042  1.762264  1.768953  1.855172  1.822526  1.966777  2.003425  1.984000  1.942085  1.879599  1.733129 
dram[8]:  1.688940  1.638158  1.846608  1.775216  1.780142  1.705686  1.775665  1.636678  1.887324  1.886525  1.917722  1.865854  1.959514  1.954023  1.854785  1.905229 
dram[9]:  1.759709  1.689815  1.811765  1.800000  1.666667  1.753378  1.601307  1.611296  1.867347  1.753165  1.996644  2.166667  1.961832  2.057613  1.705357  1.727811 
dram[10]:  1.838624  1.782716  1.873817  1.752874  1.813433  1.653061  1.611842  1.654362  1.844291  1.893617  1.932039  2.077193  2.065574  2.068548  1.706745  1.836066 
dram[11]:  1.674260  1.714964  1.730205  1.685552  1.772563  1.742373  1.647651  1.679715  1.850847  1.860215  2.166667  2.133333  2.053279  2.092827  1.766026  1.658960 
average row locality = 108715/60404 = 1.799798
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       601       591       520       507       479       492       544       520       563       590       498       504       570       566 
dram[1]:       716       714       594       625       513       520       493       504       539       503       586       578       501       521       570       551 
dram[2]:       706       713       602       597       517       489       500       489       515       502       579       587       510       520       559       557 
dram[3]:       717       705       588       587       505       495       493       470       511       513       595       563       520       502       561       590 
dram[4]:       692       689       584       601       487       511       470       459       539       535       575       561       506       492       571       554 
dram[5]:       699       706       583       618       516       486       495       495       523       517       577       575       493       508       550       548 
dram[6]:       715       711       600       592       525       488       506       472       523       544       552       573       516       475       580       578 
dram[7]:       687       698       581       630       493       495       467       490       531       528       581       574       494       503       551       553 
dram[8]:       707       724       609       600       499       506       467       473       529       527       594       601       484       510       550       570 
dram[9]:       702       707       600       596       516       515       490       485       542       548       584       588       512       498       560       571 
dram[10]:       674       698       578       593       485       484       490       493       529       532       587       581       503       513       569       546 
dram[11]:       712       701       574       579       488       511       490       471       542       513       574       565       500       496       537       560 
total dram reads = 106976
bank skew: 724/459 = 1.58
chip skew: 9028/8813 = 1.02
number of total write accesses:
dram[0]:       100       100        64        68        12         8         0         4        24        20        48        52         0         4        52        44 
dram[1]:       112        92        68        68         4         4         0         0        16        16        44        44         0         0        44        44 
dram[2]:        88        88        72        72        16        12         0         0        28        24        44        44         0         0        44        48 
dram[3]:       100        96        68        64         8         4         8         4        32        16        44        44         0         0        48        52 
dram[4]:        92        96        64        64         4         8         0         0        12        20        44        40         0         0        52        48 
dram[5]:        92       100        64        64         8         4         0         0        24        24        44        48         0         0        52        48 
dram[6]:        92       100        68        68        12        20         0         0        28        36        44        44         4         0        48        48 
dram[7]:        89        92        64        64        16        16         0         0        28        24        44        44         8         0        44        48 
dram[8]:       104        92        68        64        12        16         0         0        28        20        48        44         0         0        48        52 
dram[9]:        92        92        64        64        16        16         0         0        28        24        44        40         8         8        52        52 
dram[10]:        84        96        64        66         4         8         0         0        16         8        40        44         4         0        52        56 
dram[11]:        92        84        64        64        12        12         4         4        16        24        44        44         4         0        56        56 
total dram writes = 6951
min_bank_accesses = 0!
chip skew: 612/542 = 1.13
average mf latency per bank:
dram[0]:       2178      2133      1662      1730      1977      2052      9895      8333      4736      5276      3586      3386      3690      3701      2546      2712
dram[1]:       1960      2006      1569      1539      1952      2008      8806      8989      5111      5457      3568      3728      3542      3367      2562      2823
dram[2]:       2133      2152      1651      1649      2213      2416      9252      9763      5192      4899      3961      3379      3534      3603      2750      2561
dram[3]:       2031      2137      1578      1572      2331      2215      8654      9406      4970      4938      3573      3821      3557      3583      2659      2384
dram[4]:       2129      2063      1648      1662      2264      2084      9505     10022      5219      4486      3808      3911      3601      3742      2516      2503
dram[5]:       2064      2149      1668      1641      2169      2674      9786      9563     22608      5243      3674      3755      3937      3643      2637      2694
dram[6]:       2108      2071      1550      1625      2270      2311      8212      9556      5017      4802     14348      3349      3500      3827      2667      2432
dram[7]:       2192      2259      1706      1624      2461      2387      9019      8474      4764      5009      3607      3672      3511      3525      2532      2703
dram[8]:       2041      1972      1567      1550      2273      2460      9257      8714      5125      4793      3683      3420      3763      3572      2666      2621
dram[9]:       2062      2201      1530      1754      2262      2782      8498      9527      4726      4863      3281      3745      3548      3715      2603      2761
dram[10]:       2271      2220      1695      1718      2604      2747      9551      9948      4631      5216      3478      3589      3523      3402      2603      2885
dram[11]:       2044      2152      1694      1623      2641      2226      9062      8917      5010      4993      3644      3537      3553      3528      2897      2677
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151299 n_act=5080 n_pre=5064 n_ref_event=0 n_req=9088 n_rd=8938 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.003415
n_activity=358246 dram_eff=0.1065
bk0: 699a 11139843i bk1: 694a 11140645i bk2: 601a 11144078i bk3: 591a 11143268i bk4: 520a 11147509i bk5: 507a 11148481i bk6: 479a 11149543i bk7: 492a 11149943i bk8: 544a 11148578i bk9: 520a 11149833i bk10: 563a 11149636i bk11: 590a 11148852i bk12: 498a 11154260i bk13: 504a 11152636i bk14: 570a 11145386i bk15: 566a 11145260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.441681
Row_Buffer_Locality_read = 0.441150
Row_Buffer_Locality_write = 0.473333
Bank_Level_Parallism = 1.908538
Bank_Level_Parallism_Col = 1.832721
Bank_Level_Parallism_Ready = 1.831674
write_to_read_ratio_blp_rw_average = 0.041719
GrpLevelPara = 1.355739 

BW Util details:
bwutil = 0.003415 
total_CMD = 11170737 
util_bw = 38152 
Wasted_Col = 95770 
Wasted_Row = 77693 
Idle = 10959122 

BW Util Bottlenecks: 
RCDc_limit = 102979 
RCDWRc_limit = 624 
WTRc_limit = 3231 
RTWc_limit = 3330 
CCDLc_limit = 2541 
rwq = 0 
CCDLc_limit_alone = 1898 
WTRc_limit_alone = 2903 
RTWc_limit_alone = 3015 

Commands details: 
total_CMD = 11170737 
n_nop = 11151299 
Read = 8938 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 5080 
n_pre = 5064 
n_ref = 0 
n_req = 9088 
total_req = 9538 

Dual Bus Interface Util: 
issued_total_row = 10144 
issued_total_col = 9538 
Row_Bus_Util =  0.000908 
CoL_Bus_Util = 0.000854 
Either_Row_CoL_Bus_Util = 0.001740 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012553 
queue_avg = 0.061094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151015 n_act=5196 n_pre=5180 n_ref_event=0 n_req=9167 n_rd=9028 n_rd_L2_A=0 n_write=0 n_wr_bk=556 bw_util=0.003432
n_activity=361356 dram_eff=0.1061
bk0: 716a 11139550i bk1: 714a 11139541i bk2: 594a 11144763i bk3: 625a 11140921i bk4: 513a 11148969i bk5: 520a 11148934i bk6: 493a 11150201i bk7: 504a 11150474i bk8: 539a 11148476i bk9: 503a 11150273i bk10: 586a 11148053i bk11: 578a 11148753i bk12: 501a 11153801i bk13: 521a 11152683i bk14: 570a 11145190i bk15: 551a 11145787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.433839
Row_Buffer_Locality_read = 0.432765
Row_Buffer_Locality_write = 0.503597
Bank_Level_Parallism = 1.870459
Bank_Level_Parallism_Col = 1.807264
Bank_Level_Parallism_Ready = 1.867244
write_to_read_ratio_blp_rw_average = 0.038704
GrpLevelPara = 1.327297 

BW Util details:
bwutil = 0.003432 
total_CMD = 11170737 
util_bw = 38336 
Wasted_Col = 98595 
Wasted_Row = 79491 
Idle = 10954315 

BW Util Bottlenecks: 
RCDc_limit = 106399 
RCDWRc_limit = 594 
WTRc_limit = 2657 
RTWc_limit = 2893 
CCDLc_limit = 2164 
rwq = 0 
CCDLc_limit_alone = 1796 
WTRc_limit_alone = 2435 
RTWc_limit_alone = 2747 

Commands details: 
total_CMD = 11170737 
n_nop = 11151015 
Read = 9028 
Write = 0 
L2_Alloc = 0 
L2_WB = 556 
n_act = 5196 
n_pre = 5180 
n_ref = 0 
n_req = 9167 
total_req = 9584 

Dual Bus Interface Util: 
issued_total_row = 10376 
issued_total_col = 9584 
Row_Bus_Util =  0.000929 
CoL_Bus_Util = 0.000858 
Either_Row_CoL_Bus_Util = 0.001766 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012068 
queue_avg = 0.059600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0596002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151327 n_act=5074 n_pre=5058 n_ref_event=0 n_req=9087 n_rd=8942 n_rd_L2_A=0 n_write=0 n_wr_bk=580 bw_util=0.00341
n_activity=354018 dram_eff=0.1076
bk0: 706a 11140563i bk1: 713a 11140103i bk2: 602a 11143544i bk3: 597a 11143421i bk4: 517a 11147159i bk5: 489a 11148662i bk6: 500a 11149342i bk7: 489a 11148630i bk8: 515a 11149256i bk9: 502a 11150290i bk10: 579a 11149283i bk11: 587a 11147418i bk12: 510a 11154657i bk13: 520a 11152438i bk14: 559a 11146086i bk15: 557a 11146096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442280
Row_Buffer_Locality_read = 0.442518
Row_Buffer_Locality_write = 0.427586
Bank_Level_Parallism = 1.925758
Bank_Level_Parallism_Col = 1.784899
Bank_Level_Parallism_Ready = 1.701584
write_to_read_ratio_blp_rw_average = 0.048863
GrpLevelPara = 1.360594 

BW Util details:
bwutil = 0.003410 
total_CMD = 11170737 
util_bw = 38088 
Wasted_Col = 94854 
Wasted_Row = 77038 
Idle = 10960757 

BW Util Bottlenecks: 
RCDc_limit = 102546 
RCDWRc_limit = 671 
WTRc_limit = 3053 
RTWc_limit = 4487 
CCDLc_limit = 2701 
rwq = 0 
CCDLc_limit_alone = 2147 
WTRc_limit_alone = 2842 
RTWc_limit_alone = 4144 

Commands details: 
total_CMD = 11170737 
n_nop = 11151327 
Read = 8942 
Write = 0 
L2_Alloc = 0 
L2_WB = 580 
n_act = 5074 
n_pre = 5058 
n_ref = 0 
n_req = 9087 
total_req = 9522 

Dual Bus Interface Util: 
issued_total_row = 10132 
issued_total_col = 9522 
Row_Bus_Util =  0.000907 
CoL_Bus_Util = 0.000852 
Either_Row_CoL_Bus_Util = 0.001738 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012571 
queue_avg = 0.063853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151333 n_act=5088 n_pre=5072 n_ref_event=0 n_req=9062 n_rd=8915 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.003403
n_activity=356870 dram_eff=0.1065
bk0: 717a 11140234i bk1: 705a 11139239i bk2: 588a 11142852i bk3: 587a 11142397i bk4: 505a 11148919i bk5: 495a 11150147i bk6: 493a 11149897i bk7: 470a 11150912i bk8: 511a 11150421i bk9: 513a 11151281i bk10: 595a 11147645i bk11: 563a 11150754i bk12: 520a 11152977i bk13: 502a 11152702i bk14: 561a 11147313i bk15: 590a 11144718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.439197
Row_Buffer_Locality_read = 0.440157
Row_Buffer_Locality_write = 0.380952
Bank_Level_Parallism = 1.877651
Bank_Level_Parallism_Col = 1.757672
Bank_Level_Parallism_Ready = 1.701561
write_to_read_ratio_blp_rw_average = 0.046265
GrpLevelPara = 1.343905 

BW Util details:
bwutil = 0.003403 
total_CMD = 11170737 
util_bw = 38012 
Wasted_Col = 95992 
Wasted_Row = 78239 
Idle = 10958494 

BW Util Bottlenecks: 
RCDc_limit = 103246 
RCDWRc_limit = 813 
WTRc_limit = 2641 
RTWc_limit = 3880 
CCDLc_limit = 2473 
rwq = 0 
CCDLc_limit_alone = 2064 
WTRc_limit_alone = 2485 
RTWc_limit_alone = 3627 

Commands details: 
total_CMD = 11170737 
n_nop = 11151333 
Read = 8915 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 5088 
n_pre = 5072 
n_ref = 0 
n_req = 9062 
total_req = 9503 

Dual Bus Interface Util: 
issued_total_row = 10160 
issued_total_col = 9503 
Row_Bus_Util =  0.000910 
CoL_Bus_Util = 0.000851 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.013348 
queue_avg = 0.060993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151722 n_act=4974 n_pre=4958 n_ref_event=0 n_req=8962 n_rd=8826 n_rd_L2_A=0 n_write=0 n_wr_bk=542 bw_util=0.003354
n_activity=356089 dram_eff=0.1052
bk0: 692a 11140583i bk1: 689a 11141647i bk2: 584a 11144840i bk3: 601a 11143478i bk4: 487a 11149532i bk5: 511a 11148525i bk6: 470a 11151930i bk7: 459a 11151201i bk8: 539a 11149144i bk9: 535a 11149607i bk10: 575a 11148529i bk11: 561a 11148513i bk12: 506a 11153006i bk13: 492a 11154124i bk14: 571a 11146462i bk15: 554a 11147880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445659
Row_Buffer_Locality_read = 0.445729
Row_Buffer_Locality_write = 0.441176
Bank_Level_Parallism = 1.874327
Bank_Level_Parallism_Col = 1.846948
Bank_Level_Parallism_Ready = 1.897135
write_to_read_ratio_blp_rw_average = 0.042704
GrpLevelPara = 1.346510 

BW Util details:
bwutil = 0.003354 
total_CMD = 11170737 
util_bw = 37472 
Wasted_Col = 94482 
Wasted_Row = 77264 
Idle = 10961519 

BW Util Bottlenecks: 
RCDc_limit = 101428 
RCDWRc_limit = 604 
WTRc_limit = 2014 
RTWc_limit = 3484 
CCDLc_limit = 2199 
rwq = 0 
CCDLc_limit_alone = 1747 
WTRc_limit_alone = 1855 
RTWc_limit_alone = 3191 

Commands details: 
total_CMD = 11170737 
n_nop = 11151722 
Read = 8826 
Write = 0 
L2_Alloc = 0 
L2_WB = 542 
n_act = 4974 
n_pre = 4958 
n_ref = 0 
n_req = 8962 
total_req = 9368 

Dual Bus Interface Util: 
issued_total_row = 9932 
issued_total_col = 9368 
Row_Bus_Util =  0.000889 
CoL_Bus_Util = 0.000839 
Either_Row_CoL_Bus_Util = 0.001702 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.014988 
queue_avg = 0.060278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0602783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151508 n_act=5031 n_pre=5015 n_ref_event=0 n_req=9032 n_rd=8889 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.003387
n_activity=358625 dram_eff=0.1055
bk0: 699a 11141408i bk1: 706a 11141780i bk2: 583a 11145438i bk3: 618a 11143481i bk4: 516a 11148163i bk5: 486a 11151085i bk6: 495a 11150571i bk7: 495a 11149034i bk8: 523a 11148989i bk9: 517a 11149635i bk10: 577a 11148866i bk11: 575a 11147816i bk12: 493a 11154739i bk13: 508a 11152528i bk14: 550a 11145929i bk15: 548a 11147481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443645
Row_Buffer_Locality_read = 0.443582
Row_Buffer_Locality_write = 0.447552
Bank_Level_Parallism = 1.872880
Bank_Level_Parallism_Col = 1.787992
Bank_Level_Parallism_Ready = 1.718825
write_to_read_ratio_blp_rw_average = 0.044928
GrpLevelPara = 1.329281 

BW Util details:
bwutil = 0.003387 
total_CMD = 11170737 
util_bw = 37840 
Wasted_Col = 94936 
Wasted_Row = 77828 
Idle = 10960133 

BW Util Bottlenecks: 
RCDc_limit = 102691 
RCDWRc_limit = 602 
WTRc_limit = 2560 
RTWc_limit = 4201 
CCDLc_limit = 2426 
rwq = 0 
CCDLc_limit_alone = 1965 
WTRc_limit_alone = 2343 
RTWc_limit_alone = 3957 

Commands details: 
total_CMD = 11170737 
n_nop = 11151508 
Read = 8889 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 5031 
n_pre = 5015 
n_ref = 0 
n_req = 9032 
total_req = 9460 

Dual Bus Interface Util: 
issued_total_row = 10046 
issued_total_col = 9460 
Row_Bus_Util =  0.000899 
CoL_Bus_Util = 0.000847 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014405 
queue_avg = 0.056254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0562541
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4355988 -   mf: uid=5638919, sid4294967295:w4294967295, part=6, addr=0xc04fe600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4355892), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151282 n_act=5057 n_pre=5041 n_ref_event=0 n_req=9103 n_rd=8950 n_rd_L2_A=0 n_write=0 n_wr_bk=609 bw_util=0.003423
n_activity=361551 dram_eff=0.1058
bk0: 715a 11141408i bk1: 711a 11139695i bk2: 600a 11144921i bk3: 592a 11142160i bk4: 525a 11148633i bk5: 488a 11148953i bk6: 506a 11149364i bk7: 472a 11150872i bk8: 523a 11149406i bk9: 544a 11148133i bk10: 552a 11150907i bk11: 573a 11148554i bk12: 516a 11152432i bk13: 475a 11155392i bk14: 580a 11147000i bk15: 578a 11147413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445128
Row_Buffer_Locality_read = 0.444916
Row_Buffer_Locality_write = 0.457516
Bank_Level_Parallism = 1.861315
Bank_Level_Parallism_Col = 1.766878
Bank_Level_Parallism_Ready = 1.700900
write_to_read_ratio_blp_rw_average = 0.048063
GrpLevelPara = 1.330711 

BW Util details:
bwutil = 0.003423 
total_CMD = 11170737 
util_bw = 38236 
Wasted_Col = 95938 
Wasted_Row = 78698 
Idle = 10957865 

BW Util Bottlenecks: 
RCDc_limit = 102577 
RCDWRc_limit = 752 
WTRc_limit = 2250 
RTWc_limit = 3816 
CCDLc_limit = 2457 
rwq = 0 
CCDLc_limit_alone = 1999 
WTRc_limit_alone = 2106 
RTWc_limit_alone = 3502 

Commands details: 
total_CMD = 11170737 
n_nop = 11151282 
Read = 8950 
Write = 0 
L2_Alloc = 0 
L2_WB = 609 
n_act = 5057 
n_pre = 5041 
n_ref = 0 
n_req = 9103 
total_req = 9559 

Dual Bus Interface Util: 
issued_total_row = 10098 
issued_total_col = 9559 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.000856 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010383 
queue_avg = 0.058914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0589138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151676 n_act=4940 n_pre=4924 n_ref_event=0 n_req=9002 n_rd=8856 n_rd_L2_A=0 n_write=0 n_wr_bk=581 bw_util=0.003379
n_activity=349876 dram_eff=0.1079
bk0: 687a 11142798i bk1: 698a 11140380i bk2: 581a 11145032i bk3: 630a 11141377i bk4: 493a 11149198i bk5: 495a 11148878i bk6: 467a 11150106i bk7: 490a 11150137i bk8: 531a 11148679i bk9: 528a 11149241i bk10: 581a 11147502i bk11: 574a 11148705i bk12: 494a 11152800i bk13: 503a 11153186i bk14: 551a 11149874i bk15: 553a 11145805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.451788
Row_Buffer_Locality_read = 0.451897
Row_Buffer_Locality_write = 0.445205
Bank_Level_Parallism = 1.931974
Bank_Level_Parallism_Col = 1.845119
Bank_Level_Parallism_Ready = 1.869078
write_to_read_ratio_blp_rw_average = 0.044912
GrpLevelPara = 1.350249 

BW Util details:
bwutil = 0.003379 
total_CMD = 11170737 
util_bw = 37748 
Wasted_Col = 92810 
Wasted_Row = 75508 
Idle = 10964671 

BW Util Bottlenecks: 
RCDc_limit = 99708 
RCDWRc_limit = 695 
WTRc_limit = 3047 
RTWc_limit = 3322 
CCDLc_limit = 2462 
rwq = 0 
CCDLc_limit_alone = 1912 
WTRc_limit_alone = 2788 
RTWc_limit_alone = 3031 

Commands details: 
total_CMD = 11170737 
n_nop = 11151676 
Read = 8856 
Write = 0 
L2_Alloc = 0 
L2_WB = 581 
n_act = 4940 
n_pre = 4924 
n_ref = 0 
n_req = 9002 
total_req = 9437 

Dual Bus Interface Util: 
issued_total_row = 9864 
issued_total_col = 9437 
Row_Bus_Util =  0.000883 
CoL_Bus_Util = 0.000845 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012591 
queue_avg = 0.061475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0614754
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151329 n_act=5042 n_pre=5026 n_ref_event=0 n_req=9099 n_rd=8950 n_rd_L2_A=0 n_write=0 n_wr_bk=596 bw_util=0.003418
n_activity=353959 dram_eff=0.1079
bk0: 707a 11140120i bk1: 724a 11139651i bk2: 609a 11144398i bk3: 600a 11144488i bk4: 499a 11149913i bk5: 506a 11147240i bk6: 467a 11151564i bk7: 473a 11150234i bk8: 529a 11150827i bk9: 527a 11150251i bk10: 594a 11147023i bk11: 601a 11147225i bk12: 484a 11153148i bk13: 510a 11152503i bk14: 550a 11149054i bk15: 570a 11147272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446533
Row_Buffer_Locality_read = 0.446369
Row_Buffer_Locality_write = 0.456376
Bank_Level_Parallism = 1.900707
Bank_Level_Parallism_Col = 1.868849
Bank_Level_Parallism_Ready = 1.948410
write_to_read_ratio_blp_rw_average = 0.038207
GrpLevelPara = 1.353541 

BW Util details:
bwutil = 0.003418 
total_CMD = 11170737 
util_bw = 38184 
Wasted_Col = 94106 
Wasted_Row = 76413 
Idle = 10962034 

BW Util Bottlenecks: 
RCDc_limit = 101712 
RCDWRc_limit = 710 
WTRc_limit = 2834 
RTWc_limit = 1972 
CCDLc_limit = 1891 
rwq = 0 
CCDLc_limit_alone = 1602 
WTRc_limit_alone = 2678 
RTWc_limit_alone = 1839 

Commands details: 
total_CMD = 11170737 
n_nop = 11151329 
Read = 8950 
Write = 0 
L2_Alloc = 0 
L2_WB = 596 
n_act = 5042 
n_pre = 5026 
n_ref = 0 
n_req = 9099 
total_req = 9546 

Dual Bus Interface Util: 
issued_total_row = 10068 
issued_total_col = 9546 
Row_Bus_Util =  0.000901 
CoL_Bus_Util = 0.000855 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010614 
queue_avg = 0.056794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0567938
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151168 n_act=5108 n_pre=5092 n_ref_event=0 n_req=9164 n_rd=9014 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.003443
n_activity=358107 dram_eff=0.1074
bk0: 702a 11141548i bk1: 707a 11140370i bk2: 600a 11145330i bk3: 596a 11144350i bk4: 516a 11148544i bk5: 515a 11147749i bk6: 490a 11148992i bk7: 485a 11149890i bk8: 542a 11150014i bk9: 548a 11149242i bk10: 584a 11149357i bk11: 588a 11150112i bk12: 512a 11153054i bk13: 498a 11152716i bk14: 560a 11146806i bk15: 571a 11146401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.443256
Row_Buffer_Locality_read = 0.442756
Row_Buffer_Locality_write = 0.473333
Bank_Level_Parallism = 1.854629
Bank_Level_Parallism_Col = 1.747949
Bank_Level_Parallism_Ready = 1.670023
write_to_read_ratio_blp_rw_average = 0.045177
GrpLevelPara = 1.334391 

BW Util details:
bwutil = 0.003443 
total_CMD = 11170737 
util_bw = 38456 
Wasted_Col = 96798 
Wasted_Row = 78488 
Idle = 10956995 

BW Util Bottlenecks: 
RCDc_limit = 104117 
RCDWRc_limit = 661 
WTRc_limit = 2574 
RTWc_limit = 3812 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2168 
WTRc_limit_alone = 2304 
RTWc_limit_alone = 3473 

Commands details: 
total_CMD = 11170737 
n_nop = 11151168 
Read = 9014 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 5108 
n_pre = 5092 
n_ref = 0 
n_req = 9164 
total_req = 9614 

Dual Bus Interface Util: 
issued_total_row = 10200 
issued_total_col = 9614 
Row_Bus_Util =  0.000913 
CoL_Bus_Util = 0.000861 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012520 
queue_avg = 0.058947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0589469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4355996 -   mf: uid=5638920, sid4294967295:w4294967295, part=10, addr=0xc04ff680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4355900), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151740 n_act=4921 n_pre=4905 n_ref_event=0 n_req=8991 n_rd=8855 n_rd_L2_A=0 n_write=0 n_wr_bk=542 bw_util=0.003365
n_activity=353001 dram_eff=0.1065
bk0: 674a 11142595i bk1: 698a 11142533i bk2: 578a 11146217i bk3: 593a 11142410i bk4: 485a 11150374i bk5: 484a 11149531i bk6: 490a 11149487i bk7: 493a 11149357i bk8: 529a 11150437i bk9: 532a 11150477i bk10: 587a 11148221i bk11: 581a 11149120i bk12: 503a 11153170i bk13: 513a 11154808i bk14: 569a 11147534i bk15: 546a 11146852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.453342
Row_Buffer_Locality_read = 0.452061
Row_Buffer_Locality_write = 0.536765
Bank_Level_Parallism = 1.871728
Bank_Level_Parallism_Col = 1.850891
Bank_Level_Parallism_Ready = 1.915279
write_to_read_ratio_blp_rw_average = 0.038508
GrpLevelPara = 1.339391 

BW Util details:
bwutil = 0.003365 
total_CMD = 11170737 
util_bw = 37588 
Wasted_Col = 93218 
Wasted_Row = 76696 
Idle = 10963235 

BW Util Bottlenecks: 
RCDc_limit = 100449 
RCDWRc_limit = 473 
WTRc_limit = 1892 
RTWc_limit = 2893 
CCDLc_limit = 2047 
rwq = 0 
CCDLc_limit_alone = 1740 
WTRc_limit_alone = 1745 
RTWc_limit_alone = 2733 

Commands details: 
total_CMD = 11170737 
n_nop = 11151740 
Read = 8855 
Write = 0 
L2_Alloc = 0 
L2_WB = 542 
n_act = 4921 
n_pre = 4905 
n_ref = 0 
n_req = 8991 
total_req = 9397 

Dual Bus Interface Util: 
issued_total_row = 9826 
issued_total_col = 9397 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000841 
Either_Row_CoL_Bus_Util = 0.001701 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011897 
queue_avg = 0.057771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0577713
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11170737 n_nop=11151660 n_act=4964 n_pre=4948 n_ref_event=0 n_req=8958 n_rd=8813 n_rd_L2_A=0 n_write=0 n_wr_bk=580 bw_util=0.003363
n_activity=353111 dram_eff=0.1064
bk0: 712a 11140918i bk1: 701a 11141193i bk2: 574a 11144160i bk3: 579a 11143448i bk4: 488a 11150478i bk5: 511a 11149573i bk6: 490a 11149866i bk7: 471a 11150550i bk8: 542a 11149749i bk9: 513a 11149616i bk10: 574a 11149061i bk11: 565a 11149486i bk12: 500a 11153133i bk13: 496a 11154133i bk14: 537a 11148510i bk15: 560a 11146013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446528
Row_Buffer_Locality_read = 0.446386
Row_Buffer_Locality_write = 0.455172
Bank_Level_Parallism = 1.865273
Bank_Level_Parallism_Col = 1.818786
Bank_Level_Parallism_Ready = 1.847354
write_to_read_ratio_blp_rw_average = 0.039589
GrpLevelPara = 1.332839 

BW Util details:
bwutil = 0.003363 
total_CMD = 11170737 
util_bw = 37572 
Wasted_Col = 94621 
Wasted_Row = 77391 
Idle = 10961153 

BW Util Bottlenecks: 
RCDc_limit = 101114 
RCDWRc_limit = 607 
WTRc_limit = 2707 
RTWc_limit = 2633 
CCDLc_limit = 2073 
rwq = 0 
CCDLc_limit_alone = 1699 
WTRc_limit_alone = 2509 
RTWc_limit_alone = 2457 

Commands details: 
total_CMD = 11170737 
n_nop = 11151660 
Read = 8813 
Write = 0 
L2_Alloc = 0 
L2_WB = 580 
n_act = 4964 
n_pre = 4948 
n_ref = 0 
n_req = 8958 
total_req = 9393 

Dual Bus Interface Util: 
issued_total_row = 9912 
issued_total_col = 9393 
Row_Bus_Util =  0.000887 
CoL_Bus_Util = 0.000841 
Either_Row_CoL_Bus_Util = 0.001708 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011952 
queue_avg = 0.055449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0554494

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59763, Miss = 5662, Miss_rate = 0.095, Pending_hits = 490, Reservation_fails = 16
L2_cache_bank[1]: Access = 57387, Miss = 5652, Miss_rate = 0.098, Pending_hits = 454, Reservation_fails = 456
L2_cache_bank[2]: Access = 59241, Miss = 5700, Miss_rate = 0.096, Pending_hits = 402, Reservation_fails = 197
L2_cache_bank[3]: Access = 60186, Miss = 5704, Miss_rate = 0.095, Pending_hits = 443, Reservation_fails = 129
L2_cache_bank[4]: Access = 60026, Miss = 5680, Miss_rate = 0.095, Pending_hits = 450, Reservation_fails = 742
L2_cache_bank[5]: Access = 58388, Miss = 5646, Miss_rate = 0.097, Pending_hits = 446, Reservation_fails = 586
L2_cache_bank[6]: Access = 58152, Miss = 5682, Miss_rate = 0.098, Pending_hits = 396, Reservation_fails = 858
L2_cache_bank[7]: Access = 59037, Miss = 5617, Miss_rate = 0.095, Pending_hits = 507, Reservation_fails = 204
L2_cache_bank[8]: Access = 60644, Miss = 5616, Miss_rate = 0.093, Pending_hits = 454, Reservation_fails = 96
L2_cache_bank[9]: Access = 59490, Miss = 5594, Miss_rate = 0.094, Pending_hits = 445, Reservation_fails = 112
L2_cache_bank[10]: Access = 107874, Miss = 5629, Miss_rate = 0.052, Pending_hits = 486, Reservation_fails = 523
L2_cache_bank[11]: Access = 58896, Miss = 5645, Miss_rate = 0.096, Pending_hits = 453, Reservation_fails = 908
L2_cache_bank[12]: Access = 86593, Miss = 5708, Miss_rate = 0.066, Pending_hits = 417, Reservation_fails = 387
L2_cache_bank[13]: Access = 58466, Miss = 5621, Miss_rate = 0.096, Pending_hits = 468, Reservation_fails = 430
L2_cache_bank[14]: Access = 58085, Miss = 5574, Miss_rate = 0.096, Pending_hits = 443, Reservation_fails = 324
L2_cache_bank[15]: Access = 58076, Miss = 5659, Miss_rate = 0.097, Pending_hits = 441, Reservation_fails = 435
L2_cache_bank[16]: Access = 60026, Miss = 5635, Miss_rate = 0.094, Pending_hits = 456, Reservation_fails = 284
L2_cache_bank[17]: Access = 58318, Miss = 5705, Miss_rate = 0.098, Pending_hits = 436, Reservation_fails = 551
L2_cache_bank[18]: Access = 57894, Miss = 5698, Miss_rate = 0.098, Pending_hits = 461, Reservation_fails = 80
L2_cache_bank[19]: Access = 58029, Miss = 5700, Miss_rate = 0.098, Pending_hits = 415, Reservation_fails = 761
L2_cache_bank[20]: Access = 58698, Miss = 5607, Miss_rate = 0.096, Pending_hits = 442, Reservation_fails = 739
L2_cache_bank[21]: Access = 60562, Miss = 5630, Miss_rate = 0.093, Pending_hits = 433, Reservation_fails = 538
L2_cache_bank[22]: Access = 59189, Miss = 5608, Miss_rate = 0.095, Pending_hits = 384, Reservation_fails = 1034
L2_cache_bank[23]: Access = 57130, Miss = 5584, Miss_rate = 0.098, Pending_hits = 403, Reservation_fails = 916
L2_total_cache_accesses = 1490150
L2_total_cache_misses = 135556
L2_total_cache_miss_rate = 0.0910
L2_total_cache_pending_hits = 10625
L2_total_cache_reservation_fails = 11306
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1295530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10625
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48439
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1413131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77019
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11281
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1490150
icnt_total_pkts_simt_to_mem=1490150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1490150
Req_Network_cycles = 4355974
Req_Network_injected_packets_per_cycle =       0.3421 
Req_Network_conflicts_per_cycle =       0.1171
Req_Network_conflicts_per_cycle_util =       1.1925
Req_Bank_Level_Parallism =       3.4843
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2890
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0589

Reply_Network_injected_packets_num = 1490150
Reply_Network_cycles = 4355974
Reply_Network_injected_packets_per_cycle =        0.3421
Reply_Network_conflicts_per_cycle =        0.1659
Reply_Network_conflicts_per_cycle_util =       1.6792
Reply_Bank_Level_Parallism =       3.4628
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0494
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 14 sec (6314 sec)
gpgpu_simulation_rate = 2385 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1981132x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 12: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 153861
gpu_sim_insn = 1151128
gpu_ipc =       7.4816
gpu_tot_sim_cycle = 4509835
gpu_tot_sim_insn = 16215625
gpu_tot_ipc =       3.5956
gpu_tot_issued_cta = 900
gpu_occupancy = 26.1127% 
gpu_tot_occupancy = 23.6040% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4269
partiton_level_parallism_total  =       0.3450
partiton_level_parallism_util =       7.1785
partiton_level_parallism_util_total  =       3.5617
L2_BW  =      18.6489 GB/Sec
L2_BW_total  =      15.0691 GB/Sec
gpu_total_sim_rate=2478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77237, Miss = 33226, Miss_rate = 0.430, Pending_hits = 2834, Reservation_fails = 22839
	L1D_cache_core[1]: Access = 73212, Miss = 29860, Miss_rate = 0.408, Pending_hits = 2087, Reservation_fails = 22502
	L1D_cache_core[2]: Access = 62123, Miss = 26899, Miss_rate = 0.433, Pending_hits = 2212, Reservation_fails = 19311
	L1D_cache_core[3]: Access = 69267, Miss = 30131, Miss_rate = 0.435, Pending_hits = 2945, Reservation_fails = 21722
	L1D_cache_core[4]: Access = 72967, Miss = 31718, Miss_rate = 0.435, Pending_hits = 2858, Reservation_fails = 22818
	L1D_cache_core[5]: Access = 63247, Miss = 28564, Miss_rate = 0.452, Pending_hits = 2201, Reservation_fails = 21560
	L1D_cache_core[6]: Access = 64328, Miss = 28540, Miss_rate = 0.444, Pending_hits = 2518, Reservation_fails = 18689
	L1D_cache_core[7]: Access = 70418, Miss = 30068, Miss_rate = 0.427, Pending_hits = 2747, Reservation_fails = 19561
	L1D_cache_core[8]: Access = 220427, Miss = 71673, Miss_rate = 0.325, Pending_hits = 3068, Reservation_fails = 21781
	L1D_cache_core[9]: Access = 170496, Miss = 66624, Miss_rate = 0.391, Pending_hits = 2437, Reservation_fails = 24185
	L1D_cache_core[10]: Access = 156502, Miss = 65727, Miss_rate = 0.420, Pending_hits = 3098, Reservation_fails = 22324
	L1D_cache_core[11]: Access = 141112, Miss = 57894, Miss_rate = 0.410, Pending_hits = 2187, Reservation_fails = 21811
	L1D_cache_core[12]: Access = 134379, Miss = 51892, Miss_rate = 0.386, Pending_hits = 2155, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118134, Miss = 50091, Miss_rate = 0.424, Pending_hits = 3265, Reservation_fails = 20257
	L1D_cache_core[14]: Access = 112029, Miss = 47416, Miss_rate = 0.423, Pending_hits = 2719, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2955256
	L1D_total_cache_misses = 1166134
	L1D_total_cache_miss_rate = 0.3946
	L1D_total_cache_pending_hits = 86364
	L1D_total_cache_reservation_fails = 595663
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1691529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 852464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 246582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86364
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2876939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78317

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 132312
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7565, 3662, 5981, 5073, 4430, 6829, 5999, 6211, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85464448
gpgpu_n_tot_w_icount = 2670764
gpgpu_n_stall_shd_mem = 1265077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1477523
gpgpu_n_mem_write_global = 78317
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3614354
gpgpu_n_store_insn = 230332
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1223174
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1009523
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255554
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:540110	W0_Idle:30300493	W0_Scoreboard:41293789	W1:1117564	W2:386048	W3:206665	W4:131582	W5:89800	W6:66226	W7:50216	W8:47256	W9:39913	W10:32994	W11:29103	W12:28247	W13:22219	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11575	W23:11473	W24:11698	W25:12301	W26:12702	W27:11043	W28:9735	W29:9402	W30:8570	W31:6734	W32:194342
single_issue_nums: WS0:684775	WS1:683972	WS2:659153	WS3:642864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8792368 {8:1099046,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3132680 {40:78317,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15139080 {40:378477,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43961840 {40:1099046,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 626536 {8:78317,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15139080 {40:378477,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:85848 	987 	1623 	3155 	4370 	5215 	6365 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1074233 	395752 	77348 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	332835 	23402 	6522 	3605 	838648 	121202 	143075 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1039299 	271228 	141567 	55899 	25088 	18100 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24660 	2326 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        63        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        39        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        49        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.990033  1.959732  1.832215  1.907534  1.815047  1.900685  2.079422  1.986885  2.334746  2.213439  1.727027  1.724796 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.918567  1.966997  1.940972  1.996491  1.782609  1.884210  1.993356  2.137681  2.205534  2.179389  1.740437  1.828402 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.827692  1.935154  1.934932  1.822368  1.797386  1.907473  2.172794  1.990033  2.211765  2.072464  1.830409  1.770538 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.104316  2.003496  1.836066  1.942029  1.876712  1.903114  1.942308  2.272727  2.154135  2.126437  1.836735  1.725131 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.039427  1.870253  2.038168  1.905455  1.837061  1.945392  1.905844  1.945763  2.105660  2.137255  1.880117  1.922840 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.801205  2.135338  1.924399  1.836066  1.854305  1.813115  2.066667  1.852201  2.288703  2.097015  1.922360  1.919003 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.911392  1.903333  1.839744  2.011194  1.891892  1.847619  2.132576  2.031250  2.095588  2.307359  1.963636  1.830028 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.996540  2.003745  2.000000  1.935154  1.909396  1.963576  2.003425  2.119231  2.105660  2.060000  1.899083 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909091  2.003745  1.848797  1.965278  1.968641  1.917722  1.863222  2.134921  2.100746  2.023026  2.058252 
dram[9]:  1.756626  1.688222  1.850877  1.836257  1.863354  1.960526  1.796774  1.817881  1.936027  1.809375  1.996644  2.161870  2.120301  2.235772  1.854599  1.876106 
dram[10]:  1.834211  1.782716  1.912226  1.788571  2.058394  1.864238  1.816393  1.862876  1.911263  1.961806  1.923077  2.080420  2.224000  2.223529  1.851312  2.000000 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.003521  1.947195  1.847176  1.890845  1.913621  1.929329  2.161765  2.132841  2.216000  2.267490  1.917460  1.796562 
average row locality = 115995/61106 = 1.898259
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       589       575       545       556       568       544       563       590       547       557       626       622 
dram[1]:       716       714       611       642       582       588       558       569       563       527       587       579       554       569       626       607 
dram[2]:       707       713       618       616       585       558       564       553       540       526       580       588       562       568       615       613 
dram[3]:       717       706       609       609       576       566       557       534       535       537       595       563       568       552       617       646 
dram[4]:       692       689       604       621       560       583       534       523       564       559       575       562       554       541       630       610 
dram[5]:       700       706       603       638       589       560       559       559       547       541       578       577       543       557       606       604 
dram[6]:       715       711       621       616       597       561       570       536       548       568       552       574       565       527       636       634 
dram[7]:       687       698       604       650       565       567       531       554       555       553       582       574       545       553       607       609 
dram[8]:       707       724       629       621       572       579       531       537       553       551       594       601       534       559       603       623 
dram[9]:       703       707       617       612       590       587       554       549       563       568       584       590       561       546       612       623 
dram[10]:       675       698       594       609       557       556       554       557       549       553       588       581       551       562       622       598 
dram[11]:       712       701       594       596       561       583       554       535       564       533       575       565       548       548       590       612 
total dram reads = 113778
bank skew: 724/523 = 1.38
chip skew: 9592/9371 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        36         4         4        44        44        52        64        16        12        52        44 
dram[1]:       116        96        68        68        28        32         4         0        44        40        52        44        16         8        44        44 
dram[2]:        88        92        72        72        36        36         4         4        40        40        44        44         8        16        44        48 
dram[3]:       108       100        68        64        36        28        12         8        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        36        32         0         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        36        32         4         4        52        48        44        48        16        20        52        48 
dram[6]:        96       108        68        68        28        40        16        12        48        56        44        44        20        24        48        48 
dram[7]:        97        96        64        64        48        40        16        16        48        64        44        44        24        20        44        48 
dram[8]:       112       104        68        64        32        36        16         4        52        56        48        48        16        16        48        52 
dram[9]:       104        96        64        64        40        36        12         0        48        44        44        44        12        16        52        52 
dram[10]:        88        96        64        66        28        28         0         0        44        48        48        56        20        20        52        56 
dram[11]:        96        88        64        68        32        28         8         8        48        52        52        52        24        12        56        60 
total dram writes = 8863
min_bank_accesses = 0!
chip skew: 777/688 = 1.13
average mf latency per bank:
dram[0]:       2213      2171      1702      1764      1934      1995      8959      7672      4698      5147      3713      3434      3569      3559      2613      2699
dram[1]:       1998      2046      1613      1601      1868      1996      8040      8339      4945      5399      3663      3900      3342      3367      2567      2889
dram[2]:       2175      2192      1696      1693      2146      2340      8443      8880      5113      4846      4102      3504      3430      3456      2749      2576
dram[3]:       2057      2164      1632      1628      2255      2130      7938      8565      4934      4777      3721      3960      3452      3486      2704      2457
dram[4]:       2166      2103      1683      1705      2161      2077      8691      9096      5009      4379      3912      4018      3493      3651      2541      2561
dram[5]:       2093      2180      1718      1687      2122      2504      8900      8714     21500      5134      3816      3901      3762      3483      2685      2730
dram[6]:       2138      2098      1600      1660      2243      2227      7389      8544      4910      4741     14507      3462      3378      3548      2702      2454
dram[7]:       2214      2296      1748      1659      2352      2267      8037      7573      4716      4726      3740      3823      3366      3345      2583      2698
dram[8]:       2057      1992      1616      1616      2184      2454      8178      8022      4991      4657      3811      3526      3560      3489      2667      2698
dram[9]:       2073      2229      1559      1770      2142      2584      7604      8687      4630      4810      3388      3857      3461      3578      2627      2753
dram[10]:       2302      2262      1717      1751      2522      2592      8841      9127      4555      4947      3602      3644      3411      3212      2694      2860
dram[11]:       2076      2188      1733      1657      2515      2206      8261      8157      4856      4847      3704      3656      3349      3400      2869      2686
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545041 n_act=5140 n_pre=5124 n_ref_event=0 n_req=9689 n_rd=9501 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003546
n_activity=363527 dram_eff=0.1128
bk0: 699a 11533988i bk1: 694a 11535145i bk2: 616a 11538201i bk3: 610a 11537470i bk4: 589a 11540159i bk5: 575a 11541166i bk6: 545a 11542819i bk7: 556a 11543257i bk8: 568a 11541377i bk9: 544a 11542863i bk10: 563a 11543902i bk11: 590a 11542510i bk12: 547a 11547860i bk13: 557a 11546294i bk14: 626a 11539476i bk15: 622a 11539155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470121
Row_Buffer_Locality_read = 0.470266
Row_Buffer_Locality_write = 0.462766
Bank_Level_Parallism = 1.951055
Bank_Level_Parallism_Col = 1.893856
Bank_Level_Parallism_Ready = 1.842689
write_to_read_ratio_blp_rw_average = 0.052147
GrpLevelPara = 1.395601 

BW Util details:
bwutil = 0.003546 
total_CMD = 11565307 
util_bw = 41012 
Wasted_Col = 96666 
Wasted_Row = 77971 
Idle = 11349658 

BW Util Bottlenecks: 
RCDc_limit = 103372 
RCDWRc_limit = 704 
WTRc_limit = 3774 
RTWc_limit = 4306 
CCDLc_limit = 2852 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 3424 
RTWc_limit_alone = 3920 

Commands details: 
total_CMD = 11565307 
n_nop = 11545041 
Read = 9501 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5140 
n_pre = 5124 
n_ref = 0 
n_req = 9689 
total_req = 10253 

Dual Bus Interface Util: 
issued_total_row = 10264 
issued_total_col = 10253 
Row_Bus_Util =  0.000887 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012385 
queue_avg = 0.065552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0655523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11544758 n_act=5256 n_pre=5240 n_ref_event=0 n_req=9768 n_rd=9592 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.003561
n_activity=366820 dram_eff=0.1123
bk0: 716a 11533486i bk1: 714a 11533817i bk2: 611a 11538813i bk3: 642a 11535260i bk4: 582a 11541025i bk5: 588a 11541089i bk6: 558a 11543040i bk7: 569a 11543833i bk8: 563a 11541611i bk9: 527a 11543429i bk10: 587a 11541753i bk11: 579a 11543266i bk12: 554a 11547241i bk13: 569a 11546383i bk14: 626a 11539283i bk15: 607a 11539767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462531
Row_Buffer_Locality_read = 0.461947
Row_Buffer_Locality_write = 0.494318
Bank_Level_Parallism = 1.918356
Bank_Level_Parallism_Col = 1.879323
Bank_Level_Parallism_Ready = 1.879739
write_to_read_ratio_blp_rw_average = 0.048861
GrpLevelPara = 1.369607 

BW Util details:
bwutil = 0.003561 
total_CMD = 11565307 
util_bw = 41184 
Wasted_Col = 99450 
Wasted_Row = 79832 
Idle = 11344841 

BW Util Bottlenecks: 
RCDc_limit = 106781 
RCDWRc_limit = 689 
WTRc_limit = 3165 
RTWc_limit = 4055 
CCDLc_limit = 2421 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 2913 
RTWc_limit_alone = 3881 

Commands details: 
total_CMD = 11565307 
n_nop = 11544758 
Read = 9592 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 5256 
n_pre = 5240 
n_ref = 0 
n_req = 9768 
total_req = 10296 

Dual Bus Interface Util: 
issued_total_row = 10496 
issued_total_col = 10296 
Row_Bus_Util =  0.000908 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001777 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011825 
queue_avg = 0.064356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545128 n_act=5125 n_pre=5109 n_ref_event=0 n_req=9678 n_rd=9506 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.003526
n_activity=359220 dram_eff=0.1135
bk0: 707a 11535088i bk1: 713a 11533997i bk2: 618a 11537974i bk3: 616a 11537514i bk4: 585a 11540052i bk5: 558a 11541226i bk6: 564a 11542629i bk7: 553a 11541752i bk8: 540a 11542191i bk9: 526a 11543552i bk10: 580a 11543788i bk11: 588a 11541934i bk12: 562a 11548079i bk13: 568a 11546116i bk14: 615a 11540034i bk15: 613a 11539915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471068
Row_Buffer_Locality_read = 0.471702
Row_Buffer_Locality_write = 0.436047
Bank_Level_Parallism = 1.965394
Bank_Level_Parallism_Col = 1.847076
Bank_Level_Parallism_Ready = 1.728161
write_to_read_ratio_blp_rw_average = 0.056547
GrpLevelPara = 1.399482 

BW Util details:
bwutil = 0.003526 
total_CMD = 11565307 
util_bw = 40776 
Wasted_Col = 95647 
Wasted_Row = 77357 
Idle = 11351527 

BW Util Bottlenecks: 
RCDc_limit = 102947 
RCDWRc_limit = 723 
WTRc_limit = 3553 
RTWc_limit = 5198 
CCDLc_limit = 2997 
rwq = 0 
CCDLc_limit_alone = 2427 
WTRc_limit_alone = 3340 
RTWc_limit_alone = 4841 

Commands details: 
total_CMD = 11565307 
n_nop = 11545128 
Read = 9506 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 5125 
n_pre = 5109 
n_ref = 0 
n_req = 9678 
total_req = 10194 

Dual Bus Interface Util: 
issued_total_row = 10234 
issued_total_col = 10194 
Row_Bus_Util =  0.000885 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001745 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012340 
queue_avg = 0.069127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0691271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545044 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9676 n_rd=9487 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003543
n_activity=362649 dram_eff=0.113
bk0: 717a 11533752i bk1: 706a 11533545i bk2: 609a 11536983i bk3: 609a 11536427i bk4: 576a 11541086i bk5: 566a 11542760i bk6: 557a 11542823i bk7: 534a 11543536i bk8: 535a 11543371i bk9: 537a 11544280i bk10: 595a 11542196i bk11: 563a 11545009i bk12: 568a 11546370i bk13: 552a 11546405i bk14: 617a 11541114i bk15: 646a 11538458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468582
Row_Buffer_Locality_read = 0.469801
Row_Buffer_Locality_write = 0.407407
Bank_Level_Parallism = 1.928864
Bank_Level_Parallism_Col = 1.837854
Bank_Level_Parallism_Ready = 1.725200
write_to_read_ratio_blp_rw_average = 0.057080
GrpLevelPara = 1.388670 

BW Util details:
bwutil = 0.003543 
total_CMD = 11565307 
util_bw = 40972 
Wasted_Col = 96976 
Wasted_Row = 78592 
Idle = 11348767 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 889 
WTRc_limit = 3221 
RTWc_limit = 5107 
CCDLc_limit = 2824 
rwq = 0 
CCDLc_limit_alone = 2288 
WTRc_limit_alone = 3039 
RTWc_limit_alone = 4753 

Commands details: 
total_CMD = 11565307 
n_nop = 11545044 
Read = 9487 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9676 
total_req = 10243 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10243 
Row_Bus_Util =  0.000889 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012831 
queue_avg = 0.066612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0666116
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545409 n_act=5041 n_pre=5025 n_ref_event=0 n_req=9581 n_rd=9401 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.0035
n_activity=361955 dram_eff=0.1118
bk0: 692a 11534508i bk1: 689a 11535581i bk2: 604a 11538451i bk3: 621a 11537641i bk4: 560a 11541772i bk5: 583a 11540954i bk6: 534a 11545199i bk7: 523a 11544159i bk8: 564a 11542004i bk9: 559a 11542944i bk10: 575a 11543035i bk11: 562a 11542495i bk12: 554a 11546680i bk13: 541a 11547638i bk14: 630a 11540490i bk15: 610a 11541756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474481
Row_Buffer_Locality_read = 0.475481
Row_Buffer_Locality_write = 0.422222
Bank_Level_Parallism = 1.922395
Bank_Level_Parallism_Col = 1.918314
Bank_Level_Parallism_Ready = 1.908673
write_to_read_ratio_blp_rw_average = 0.051610
GrpLevelPara = 1.388231 

BW Util details:
bwutil = 0.003500 
total_CMD = 11565307 
util_bw = 40484 
Wasted_Col = 95415 
Wasted_Row = 77746 
Idle = 11351662 

BW Util Bottlenecks: 
RCDc_limit = 101896 
RCDWRc_limit = 776 
WTRc_limit = 2741 
RTWc_limit = 3861 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 1966 
WTRc_limit_alone = 2548 
RTWc_limit_alone = 3541 

Commands details: 
total_CMD = 11565307 
n_nop = 11545409 
Read = 9401 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 5041 
n_pre = 5025 
n_ref = 0 
n_req = 9581 
total_req = 10121 

Dual Bus Interface Util: 
issued_total_row = 10066 
issued_total_col = 10121 
Row_Bus_Util =  0.000870 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001720 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014524 
queue_avg = 0.066702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0667021
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545214 n_act=5096 n_pre=5080 n_ref_event=0 n_req=9651 n_rd=9467 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.003529
n_activity=364465 dram_eff=0.112
bk0: 700a 11535624i bk1: 706a 11535900i bk2: 603a 11539642i bk3: 638a 11537821i bk4: 589a 11540394i bk5: 560a 11543708i bk6: 559a 11543539i bk7: 559a 11542309i bk8: 547a 11541715i bk9: 541a 11542624i bk10: 578a 11543375i bk11: 577a 11542277i bk12: 543a 11548136i bk13: 557a 11546108i bk14: 606a 11539901i bk15: 604a 11541331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472594
Row_Buffer_Locality_read = 0.473223
Row_Buffer_Locality_write = 0.440217
Bank_Level_Parallism = 1.913651
Bank_Level_Parallism_Col = 1.846639
Bank_Level_Parallism_Ready = 1.733056
write_to_read_ratio_blp_rw_average = 0.056293
GrpLevelPara = 1.369381 

BW Util details:
bwutil = 0.003529 
total_CMD = 11565307 
util_bw = 40812 
Wasted_Col = 96150 
Wasted_Row = 78163 
Idle = 11350182 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 716 
WTRc_limit = 3331 
RTWc_limit = 5220 
CCDLc_limit = 2744 
rwq = 0 
CCDLc_limit_alone = 2216 
WTRc_limit_alone = 3079 
RTWc_limit_alone = 4944 

Commands details: 
total_CMD = 11565307 
n_nop = 11545214 
Read = 9467 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 5096 
n_pre = 5080 
n_ref = 0 
n_req = 9651 
total_req = 10203 

Dual Bus Interface Util: 
issued_total_row = 10176 
issued_total_col = 10203 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014234 
queue_avg = 0.061072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11544995 n_act=5118 n_pre=5102 n_ref_event=0 n_req=9723 n_rd=9531 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.003562
n_activity=367065 dram_eff=0.1122
bk0: 715a 11535055i bk1: 711a 11533192i bk2: 621a 11539018i bk3: 616a 11536338i bk4: 597a 11541641i bk5: 561a 11541114i bk6: 570a 11541951i bk7: 536a 11543634i bk8: 548a 11542395i bk9: 568a 11541020i bk10: 552a 11545467i bk11: 574a 11543076i bk12: 565a 11545149i bk13: 527a 11548020i bk14: 636a 11540784i bk15: 634a 11540992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474236
Row_Buffer_Locality_read = 0.474662
Row_Buffer_Locality_write = 0.453125
Bank_Level_Parallism = 1.923679
Bank_Level_Parallism_Col = 1.865981
Bank_Level_Parallism_Ready = 1.745849
write_to_read_ratio_blp_rw_average = 0.058745
GrpLevelPara = 1.376845 

BW Util details:
bwutil = 0.003562 
total_CMD = 11565307 
util_bw = 41196 
Wasted_Col = 96755 
Wasted_Row = 79115 
Idle = 11348241 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 870 
WTRc_limit = 2920 
RTWc_limit = 4360 
CCDLc_limit = 2719 
rwq = 0 
CCDLc_limit_alone = 2169 
WTRc_limit_alone = 2743 
RTWc_limit_alone = 3987 

Commands details: 
total_CMD = 11565307 
n_nop = 11544995 
Read = 9531 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 5118 
n_pre = 5102 
n_ref = 0 
n_req = 9723 
total_req = 10299 

Dual Bus Interface Util: 
issued_total_row = 10220 
issued_total_col = 10299 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001756 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010191 
queue_avg = 0.064447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0644471
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545367 n_act=4995 n_pre=4979 n_ref_event=0 n_req=9629 n_rd=9434 n_rd_L2_A=0 n_write=0 n_wr_bk=777 bw_util=0.003532
n_activity=355894 dram_eff=0.1148
bk0: 687a 11536435i bk1: 698a 11534417i bk2: 604a 11539051i bk3: 650a 11535511i bk4: 565a 11541219i bk5: 567a 11542070i bk6: 531a 11542933i bk7: 554a 11542651i bk8: 555a 11541701i bk9: 553a 11541795i bk10: 582a 11541913i bk11: 574a 11543279i bk12: 545a 11546202i bk13: 553a 11545881i bk14: 607a 11543738i bk15: 609a 11539454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481774
Row_Buffer_Locality_read = 0.481768
Row_Buffer_Locality_write = 0.482051
Bank_Level_Parallism = 1.984941
Bank_Level_Parallism_Col = 1.928574
Bank_Level_Parallism_Ready = 1.888770
write_to_read_ratio_blp_rw_average = 0.057174
GrpLevelPara = 1.394781 

BW Util details:
bwutil = 0.003532 
total_CMD = 11565307 
util_bw = 40844 
Wasted_Col = 94015 
Wasted_Row = 75914 
Idle = 11354534 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 809 
WTRc_limit = 3942 
RTWc_limit = 4447 
CCDLc_limit = 2934 
rwq = 0 
CCDLc_limit_alone = 2196 
WTRc_limit_alone = 3579 
RTWc_limit_alone = 4072 

Commands details: 
total_CMD = 11565307 
n_nop = 11545367 
Read = 9434 
Write = 0 
L2_Alloc = 0 
L2_WB = 777 
n_act = 4995 
n_pre = 4979 
n_ref = 0 
n_req = 9629 
total_req = 10211 

Dual Bus Interface Util: 
issued_total_row = 9974 
issued_total_col = 10211 
Row_Bus_Util =  0.000862 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001724 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012287 
queue_avg = 0.067781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0677806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545048 n_act=5099 n_pre=5083 n_ref_event=0 n_req=9711 n_rd=9518 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.003559
n_activity=359784 dram_eff=0.1144
bk0: 707a 11534031i bk1: 724a 11533586i bk2: 629a 11538559i bk3: 621a 11538772i bk4: 572a 11542747i bk5: 579a 11539493i bk6: 531a 11544593i bk7: 537a 11543526i bk8: 553a 11543477i bk9: 551a 11542771i bk10: 594a 11541579i bk11: 601a 11541318i bk12: 534a 11547084i bk13: 559a 11545237i bk14: 603a 11543111i bk15: 623a 11541334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475543
Row_Buffer_Locality_read = 0.475625
Row_Buffer_Locality_write = 0.471503
Bank_Level_Parallism = 1.946338
Bank_Level_Parallism_Col = 1.936803
Bank_Level_Parallism_Ready = 1.927322
write_to_read_ratio_blp_rw_average = 0.051618
GrpLevelPara = 1.388238 

BW Util details:
bwutil = 0.003559 
total_CMD = 11565307 
util_bw = 41160 
Wasted_Col = 95290 
Wasted_Row = 76819 
Idle = 11352038 

BW Util Bottlenecks: 
RCDc_limit = 102143 
RCDWRc_limit = 830 
WTRc_limit = 3752 
RTWc_limit = 3004 
CCDLc_limit = 2336 
rwq = 0 
CCDLc_limit_alone = 1879 
WTRc_limit_alone = 3511 
RTWc_limit_alone = 2788 

Commands details: 
total_CMD = 11565307 
n_nop = 11545048 
Read = 9518 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 5099 
n_pre = 5083 
n_ref = 0 
n_req = 9711 
total_req = 10290 

Dual Bus Interface Util: 
issued_total_row = 10182 
issued_total_col = 10290 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010514 
queue_avg = 0.061757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617569
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11544961 n_act=5157 n_pre=5141 n_ref_event=0 n_req=9748 n_rd=9566 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.00356
n_activity=363793 dram_eff=0.1132
bk0: 703a 11534960i bk1: 707a 11534862i bk2: 617a 11539608i bk3: 612a 11538660i bk4: 590a 11541173i bk5: 587a 11540458i bk6: 554a 11541939i bk7: 549a 11543420i bk8: 563a 11543070i bk9: 568a 11542100i bk10: 584a 11543914i bk11: 590a 11543443i bk12: 561a 11547161i bk13: 546a 11546843i bk14: 612a 11541021i bk15: 623a 11540519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471584
Row_Buffer_Locality_read = 0.471566
Row_Buffer_Locality_write = 0.472527
Bank_Level_Parallism = 1.891431
Bank_Level_Parallism_Col = 1.807024
Bank_Level_Parallism_Ready = 1.676682
write_to_read_ratio_blp_rw_average = 0.058131
GrpLevelPara = 1.374459 

BW Util details:
bwutil = 0.003560 
total_CMD = 11565307 
util_bw = 41176 
Wasted_Col = 97923 
Wasted_Row = 78902 
Idle = 11347306 

BW Util Bottlenecks: 
RCDc_limit = 104520 
RCDWRc_limit = 794 
WTRc_limit = 3232 
RTWc_limit = 5193 
CCDLc_limit = 3162 
rwq = 0 
CCDLc_limit_alone = 2392 
WTRc_limit_alone = 2910 
RTWc_limit_alone = 4745 

Commands details: 
total_CMD = 11565307 
n_nop = 11544961 
Read = 9566 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5157 
n_pre = 5141 
n_ref = 0 
n_req = 9748 
total_req = 10294 

Dual Bus Interface Util: 
issued_total_row = 10298 
issued_total_col = 10294 
Row_Bus_Util =  0.000890 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001759 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012091 
queue_avg = 0.061284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612839
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545488 n_act=4973 n_pre=4957 n_ref_event=0 n_req=9583 n_rd=9404 n_rd_L2_A=0 n_write=0 n_wr_bk=714 bw_util=0.003499
n_activity=358565 dram_eff=0.1129
bk0: 675a 11536888i bk1: 698a 11537108i bk2: 594a 11540634i bk3: 609a 11536842i bk4: 557a 11543011i bk5: 556a 11541998i bk6: 554a 11542704i bk7: 557a 11542433i bk8: 549a 11543147i bk9: 553a 11543086i bk10: 588a 11541959i bk11: 581a 11542739i bk12: 551a 11547068i bk13: 562a 11547611i bk14: 622a 11541660i bk15: 598a 11540968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481686
Row_Buffer_Locality_read = 0.480647
Row_Buffer_Locality_write = 0.536313
Bank_Level_Parallism = 1.921456
Bank_Level_Parallism_Col = 1.924508
Bank_Level_Parallism_Ready = 1.932368
write_to_read_ratio_blp_rw_average = 0.050468
GrpLevelPara = 1.379103 

BW Util details:
bwutil = 0.003499 
total_CMD = 11565307 
util_bw = 40472 
Wasted_Col = 94170 
Wasted_Row = 76953 
Idle = 11353712 

BW Util Bottlenecks: 
RCDc_limit = 100834 
RCDWRc_limit = 574 
WTRc_limit = 2261 
RTWc_limit = 3850 
CCDLc_limit = 2307 
rwq = 0 
CCDLc_limit_alone = 1960 
WTRc_limit_alone = 2110 
RTWc_limit_alone = 3654 

Commands details: 
total_CMD = 11565307 
n_nop = 11545488 
Read = 9404 
Write = 0 
L2_Alloc = 0 
L2_WB = 714 
n_act = 4973 
n_pre = 4957 
n_ref = 0 
n_req = 9583 
total_req = 10118 

Dual Bus Interface Util: 
issued_total_row = 9930 
issued_total_col = 10118 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011555 
queue_avg = 0.063621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636215
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11565307 n_nop=11545381 n_act=5029 n_pre=5013 n_ref_event=0 n_req=9558 n_rd=9371 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.0035
n_activity=358948 dram_eff=0.1128
bk0: 712a 11535201i bk1: 701a 11535076i bk2: 594a 11537894i bk3: 596a 11536694i bk4: 561a 11543118i bk5: 583a 11542048i bk6: 554a 11543026i bk7: 535a 11543179i bk8: 564a 11542509i bk9: 533a 11542514i bk10: 575a 11542635i bk11: 565a 11543041i bk12: 548a 11546188i bk13: 548a 11546940i bk14: 590a 11542414i bk15: 612a 11540042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474472
Row_Buffer_Locality_read = 0.474976
Row_Buffer_Locality_write = 0.449198
Bank_Level_Parallism = 1.931540
Bank_Level_Parallism_Col = 1.920587
Bank_Level_Parallism_Ready = 1.872896
write_to_read_ratio_blp_rw_average = 0.049630
GrpLevelPara = 1.375639 

BW Util details:
bwutil = 0.003500 
total_CMD = 11565307 
util_bw = 40476 
Wasted_Col = 95651 
Wasted_Row = 77845 
Idle = 11351335 

BW Util Bottlenecks: 
RCDc_limit = 101627 
RCDWRc_limit = 699 
WTRc_limit = 3239 
RTWc_limit = 3769 
CCDLc_limit = 2440 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 3000 
RTWc_limit_alone = 3474 

Commands details: 
total_CMD = 11565307 
n_nop = 11545381 
Read = 9371 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5029 
n_pre = 5013 
n_ref = 0 
n_req = 9558 
total_req = 10119 

Dual Bus Interface Util: 
issued_total_row = 10042 
issued_total_col = 10119 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011794 
queue_avg = 0.061961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.061961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62419, Miss = 5941, Miss_rate = 0.095, Pending_hits = 700, Reservation_fails = 203
L2_cache_bank[1]: Access = 60079, Miss = 5936, Miss_rate = 0.099, Pending_hits = 659, Reservation_fails = 488
L2_cache_bank[2]: Access = 61953, Miss = 5985, Miss_rate = 0.097, Pending_hits = 599, Reservation_fails = 197
L2_cache_bank[3]: Access = 63020, Miss = 5983, Miss_rate = 0.095, Pending_hits = 646, Reservation_fails = 460
L2_cache_bank[4]: Access = 62694, Miss = 5963, Miss_rate = 0.095, Pending_hits = 625, Reservation_fails = 849
L2_cache_bank[5]: Access = 61079, Miss = 5927, Miss_rate = 0.097, Pending_hits = 660, Reservation_fails = 718
L2_cache_bank[6]: Access = 60799, Miss = 5966, Miss_rate = 0.098, Pending_hits = 565, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61730, Miss = 5905, Miss_rate = 0.096, Pending_hits = 665, Reservation_fails = 473
L2_cache_bank[8]: Access = 63449, Miss = 5905, Miss_rate = 0.093, Pending_hits = 669, Reservation_fails = 181
L2_cache_bank[9]: Access = 62093, Miss = 5880, Miss_rate = 0.095, Pending_hits = 684, Reservation_fails = 310
L2_cache_bank[10]: Access = 112018, Miss = 5918, Miss_rate = 0.053, Pending_hits = 701, Reservation_fails = 767
L2_cache_bank[11]: Access = 61669, Miss = 5934, Miss_rate = 0.096, Pending_hits = 648, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89349, Miss = 5995, Miss_rate = 0.067, Pending_hits = 635, Reservation_fails = 524
L2_cache_bank[13]: Access = 61191, Miss = 5915, Miss_rate = 0.097, Pending_hits = 658, Reservation_fails = 513
L2_cache_bank[14]: Access = 60744, Miss = 5865, Miss_rate = 0.097, Pending_hits = 665, Reservation_fails = 490
L2_cache_bank[15]: Access = 60816, Miss = 5946, Miss_rate = 0.098, Pending_hits = 637, Reservation_fails = 531
L2_cache_bank[16]: Access = 62685, Miss = 5919, Miss_rate = 0.094, Pending_hits = 632, Reservation_fails = 379
L2_cache_bank[17]: Access = 61016, Miss = 5989, Miss_rate = 0.098, Pending_hits = 597, Reservation_fails = 923
L2_cache_bank[18]: Access = 60470, Miss = 5976, Miss_rate = 0.099, Pending_hits = 598, Reservation_fails = 80
L2_cache_bank[19]: Access = 60546, Miss = 5974, Miss_rate = 0.099, Pending_hits = 581, Reservation_fails = 777
L2_cache_bank[20]: Access = 61269, Miss = 5882, Miss_rate = 0.096, Pending_hits = 641, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63123, Miss = 5904, Miss_rate = 0.094, Pending_hits = 633, Reservation_fails = 538
L2_cache_bank[22]: Access = 61818, Miss = 5889, Miss_rate = 0.095, Pending_hits = 571, Reservation_fails = 1108
L2_cache_bank[23]: Access = 59811, Miss = 5861, Miss_rate = 0.098, Pending_hits = 619, Reservation_fails = 1117
L2_total_cache_accesses = 1555840
L2_total_cache_misses = 142358
L2_total_cache_miss_rate = 0.0915
L2_total_cache_pending_hits = 15288
L2_total_cache_reservation_fails = 14848
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1348457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 84760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49737
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1477523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78317
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14823
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1555840
icnt_total_pkts_simt_to_mem=1555840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1555840
Req_Network_cycles = 4509835
Req_Network_injected_packets_per_cycle =       0.3450 
Req_Network_conflicts_per_cycle =       0.1227
Req_Network_conflicts_per_cycle_util =       1.2669
Req_Bank_Level_Parallism =       3.5617
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0667

Reply_Network_injected_packets_num = 1555840
Reply_Network_cycles = 4509835
Reply_Network_injected_packets_per_cycle =        0.3450
Reply_Network_conflicts_per_cycle =        0.1679
Reply_Network_conflicts_per_cycle_util =       1.7231
Reply_Bank_Level_Parallism =       3.5400
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0616
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0115
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 2 sec (6542 sec)
gpgpu_simulation_rate = 2478 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1981132x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (6,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z13push_frontier9Worklist2Pii'
Destroy streams for kernel 13: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5833
gpu_sim_insn = 35024
gpu_ipc =       6.0045
gpu_tot_sim_cycle = 4515668
gpu_tot_sim_insn = 16250649
gpu_tot_ipc =       3.5987
gpu_tot_issued_cta = 906
gpu_occupancy = 24.1857% 
gpu_tot_occupancy = 23.6041% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0655
partiton_level_parallism_total  =       0.3446
partiton_level_parallism_util =       4.2921
partiton_level_parallism_util_total  =       3.5618
L2_BW  =       2.8606 GB/Sec
L2_BW_total  =      15.0533 GB/Sec
gpu_total_sim_rate=2481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 64328, Miss = 28540, Miss_rate = 0.444, Pending_hits = 2518, Reservation_fails = 18689
	L1D_cache_core[7]: Access = 70418, Miss = 30068, Miss_rate = 0.427, Pending_hits = 2747, Reservation_fails = 19561
	L1D_cache_core[8]: Access = 220427, Miss = 71673, Miss_rate = 0.325, Pending_hits = 3068, Reservation_fails = 21781
	L1D_cache_core[9]: Access = 170496, Miss = 66624, Miss_rate = 0.391, Pending_hits = 2437, Reservation_fails = 24185
	L1D_cache_core[10]: Access = 156502, Miss = 65727, Miss_rate = 0.420, Pending_hits = 3098, Reservation_fails = 22324
	L1D_cache_core[11]: Access = 141112, Miss = 57894, Miss_rate = 0.410, Pending_hits = 2187, Reservation_fails = 21811
	L1D_cache_core[12]: Access = 134379, Miss = 51892, Miss_rate = 0.386, Pending_hits = 2155, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118134, Miss = 50091, Miss_rate = 0.424, Pending_hits = 3265, Reservation_fails = 20257
	L1D_cache_core[14]: Access = 112029, Miss = 47416, Miss_rate = 0.423, Pending_hits = 2719, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2955680
	L1D_total_cache_misses = 1166516
	L1D_total_cache_miss_rate = 0.3947
	L1D_total_cache_pending_hits = 86406
	L1D_total_cache_reservation_fails = 595756
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1691529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 86406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 852517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 581832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 246723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 86406
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2877175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78505

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 132405
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 906, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85502528
gpgpu_n_tot_w_icount = 2671954
gpgpu_n_stall_shd_mem = 1265077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1477717
gpgpu_n_mem_write_global = 78505
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3617388
gpgpu_n_store_insn = 231830
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1229318
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1009523
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255554
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:540534	W0_Idle:30306542	W0_Scoreboard:41305938	W1:1117564	W2:386048	W3:206665	W4:131582	W5:89800	W6:66226	W7:50216	W8:47256	W9:39913	W10:32994	W11:29103	W12:28247	W13:22219	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11575	W23:11473	W24:11698	W25:12301	W26:12712	W27:11043	W28:9735	W29:9402	W30:8570	W31:6734	W32:195522
single_issue_nums: WS0:685075	WS1:684272	WS2:659453	WS3:643154	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8793920 {8:1099240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3140200 {40:78505,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15139080 {40:378477,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43969600 {40:1099240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628040 {8:78505,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15139080 {40:378477,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:85848 	987 	1623 	3155 	4370 	5215 	6365 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1074602 	395765 	77348 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	332835 	23402 	6522 	3605 	839030 	121202 	143075 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1039604 	271302 	141570 	55899 	25088 	18100 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24663 	2326 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        63        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        39        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        49        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.990033  1.959732  1.832215  1.907534  1.815047  1.900685  2.079422  1.986885  2.334746  2.213439  1.727027  1.724796 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.918567  1.966997  1.940972  1.996491  1.782609  1.884210  1.993356  2.137681  2.205534  2.179389  1.740437  1.828402 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.827692  1.935154  1.934932  1.822368  1.797386  1.907473  2.172794  1.990033  2.211765  2.072464  1.830409  1.770538 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.104316  2.003496  1.836066  1.942029  1.876712  1.903114  1.942308  2.272727  2.154135  2.126437  1.836735  1.725131 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.039427  1.870253  2.038168  1.905455  1.837061  1.945392  1.905844  1.945763  2.105660  2.137255  1.880117  1.922840 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.801205  2.135338  1.924399  1.836066  1.854305  1.813115  2.066667  1.852201  2.288703  2.097015  1.922360  1.919003 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.911392  1.903333  1.839744  2.011194  1.891892  1.847619  2.132576  2.031250  2.095588  2.307359  1.963636  1.830028 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.996540  2.003745  2.000000  1.935154  1.909396  1.963576  2.003425  2.119231  2.105660  2.060000  1.899083 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909091  2.003745  1.848797  1.965278  1.968641  1.917722  1.863222  2.134921  2.100746  2.023026  2.058252 
dram[9]:  1.756626  1.688222  1.850877  1.836257  1.863354  1.960526  1.796774  1.817881  1.936027  1.809375  1.996644  2.161870  2.120301  2.235772  1.854599  1.876106 
dram[10]:  1.834211  1.782716  1.912226  1.788571  2.058394  1.864238  1.816393  1.862876  1.911263  1.961806  1.923077  2.080420  2.224000  2.223529  1.851312  2.000000 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.003521  1.947195  1.847176  1.890845  1.913621  1.929329  2.161765  2.132841  2.216000  2.267490  1.917460  1.796562 
average row locality = 115995/61106 = 1.898259
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       589       575       545       556       568       544       563       590       547       557       626       622 
dram[1]:       716       714       611       642       582       588       558       569       563       527       587       579       554       569       626       607 
dram[2]:       707       713       618       616       585       558       564       553       540       526       580       588       562       568       615       613 
dram[3]:       717       706       609       609       576       566       557       534       535       537       595       563       568       552       617       646 
dram[4]:       692       689       604       621       560       583       534       523       564       559       575       562       554       541       630       610 
dram[5]:       700       706       603       638       589       560       559       559       547       541       578       577       543       557       606       604 
dram[6]:       715       711       621       616       597       561       570       536       548       568       552       574       565       527       636       634 
dram[7]:       687       698       604       650       565       567       531       554       555       553       582       574       545       553       607       609 
dram[8]:       707       724       629       621       572       579       531       537       553       551       594       601       534       559       603       623 
dram[9]:       703       707       617       612       590       587       554       549       563       568       584       590       561       546       612       623 
dram[10]:       675       698       594       609       557       556       554       557       549       553       588       581       551       562       622       598 
dram[11]:       712       701       594       596       561       583       554       535       564       533       575       565       548       548       590       612 
total dram reads = 113778
bank skew: 724/523 = 1.38
chip skew: 9592/9371 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        36         4         4        44        44        52        64        16        12        52        44 
dram[1]:       116        96        68        68        28        32         4         0        44        40        52        44        16         8        44        44 
dram[2]:        88        92        72        72        36        36         4         4        40        40        44        44         8        16        44        48 
dram[3]:       108       100        68        64        36        28        12         8        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        36        32         0         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        36        32         4         4        52        48        44        48        16        20        52        48 
dram[6]:        96       108        68        68        28        40        16        12        48        56        44        44        20        24        48        48 
dram[7]:        97        96        64        64        48        40        16        16        48        64        44        44        24        20        44        48 
dram[8]:       112       104        68        64        32        36        16         4        52        56        48        48        16        16        48        52 
dram[9]:       104        96        64        64        40        36        12         0        48        44        44        44        12        16        52        52 
dram[10]:        88        96        64        66        28        28         0         0        44        48        48        56        20        20        52        56 
dram[11]:        96        88        64        68        32        28         8         8        48        52        52        52        24        12        56        60 
total dram writes = 8863
min_bank_accesses = 0!
chip skew: 777/688 = 1.13
average mf latency per bank:
dram[0]:       2213      2171      1702      1764      1934      1995      8959      7672      4698      5147      3716      3437      3569      3559      2615      2702
dram[1]:       1998      2046      1613      1601      1868      1996      8040      8339      4945      5399      3666      3903      3342      3367      2570      2892
dram[2]:       2175      2192      1696      1693      2146      2340      8443      8880      5113      4846      4105      3508      3430      3456      2752      2579
dram[3]:       2057      2164      1632      1628      2255      2130      7938      8565      4934      4777      3724      3963      3452      3486      2707      2459
dram[4]:       2166      2103      1683      1705      2161      2077      8691      9096      5009      4379      3915      4021      3493      3651      2543      2564
dram[5]:       2093      2180      1718      1687      2122      2504      8900      8714     21502      5134      3819      3904      3762      3483      2687      2733
dram[6]:       2138      2098      1600      1660      2243      2227      7389      8544      4910      4741     14510      3463      3378      3548      2703      2457
dram[7]:       2214      2296      1748      1659      2352      2267      8037      7573      4716      4726      3743      3826      3366      3345      2586      2701
dram[8]:       2057      1992      1616      1616      2184      2454      8178      8022      4991      4657      3814      3529      3560      3489      2669      2701
dram[9]:       2073      2229      1559      1770      2142      2584      7604      8687      4630      4810      3391      3860      3461      3578      2630      2756
dram[10]:       2302      2262      1717      1751      2522      2592      8841      9127      4555      4947      3605      3647      3411      3212      2697      2863
dram[11]:       2076      2188      1733      1657      2515      2206      8261      8157      4856      4847      3707      3659      3349      3400      2871      2689
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4515723 -   mf: uid=5868584, sid4294967295:w4294967295, part=0, addr=0xc0507c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515627), 
Ready @ 4515732 -   mf: uid=5868589, sid4294967295:w4294967295, part=0, addr=0xc0507c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515636), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11559997 n_act=5140 n_pre=5124 n_ref_event=0 n_req=9689 n_rd=9501 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003542
n_activity=363527 dram_eff=0.1128
bk0: 699a 11548944i bk1: 694a 11550101i bk2: 616a 11553157i bk3: 610a 11552426i bk4: 589a 11555115i bk5: 575a 11556122i bk6: 545a 11557775i bk7: 556a 11558213i bk8: 568a 11556333i bk9: 544a 11557819i bk10: 563a 11558858i bk11: 590a 11557466i bk12: 547a 11562816i bk13: 557a 11561250i bk14: 626a 11554432i bk15: 622a 11554111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470121
Row_Buffer_Locality_read = 0.470266
Row_Buffer_Locality_write = 0.462766
Bank_Level_Parallism = 1.951055
Bank_Level_Parallism_Col = 1.893856
Bank_Level_Parallism_Ready = 1.842689
write_to_read_ratio_blp_rw_average = 0.052147
GrpLevelPara = 1.395601 

BW Util details:
bwutil = 0.003542 
total_CMD = 11580263 
util_bw = 41012 
Wasted_Col = 96666 
Wasted_Row = 77971 
Idle = 11364614 

BW Util Bottlenecks: 
RCDc_limit = 103372 
RCDWRc_limit = 704 
WTRc_limit = 3774 
RTWc_limit = 4306 
CCDLc_limit = 2852 
rwq = 0 
CCDLc_limit_alone = 2116 
WTRc_limit_alone = 3424 
RTWc_limit_alone = 3920 

Commands details: 
total_CMD = 11580263 
n_nop = 11559997 
Read = 9501 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5140 
n_pre = 5124 
n_ref = 0 
n_req = 9689 
total_req = 10253 

Dual Bus Interface Util: 
issued_total_row = 10264 
issued_total_col = 10253 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012385 
queue_avg = 0.065468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0654676
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11559714 n_act=5256 n_pre=5240 n_ref_event=0 n_req=9768 n_rd=9592 n_rd_L2_A=0 n_write=0 n_wr_bk=704 bw_util=0.003556
n_activity=366820 dram_eff=0.1123
bk0: 716a 11548442i bk1: 714a 11548773i bk2: 611a 11553769i bk3: 642a 11550216i bk4: 582a 11555981i bk5: 588a 11556045i bk6: 558a 11557996i bk7: 569a 11558789i bk8: 563a 11556567i bk9: 527a 11558385i bk10: 587a 11556709i bk11: 579a 11558222i bk12: 554a 11562197i bk13: 569a 11561339i bk14: 626a 11554239i bk15: 607a 11554723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.462531
Row_Buffer_Locality_read = 0.461947
Row_Buffer_Locality_write = 0.494318
Bank_Level_Parallism = 1.918356
Bank_Level_Parallism_Col = 1.879323
Bank_Level_Parallism_Ready = 1.879739
write_to_read_ratio_blp_rw_average = 0.048861
GrpLevelPara = 1.369607 

BW Util details:
bwutil = 0.003556 
total_CMD = 11580263 
util_bw = 41184 
Wasted_Col = 99450 
Wasted_Row = 79832 
Idle = 11359797 

BW Util Bottlenecks: 
RCDc_limit = 106781 
RCDWRc_limit = 689 
WTRc_limit = 3165 
RTWc_limit = 4055 
CCDLc_limit = 2421 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 2913 
RTWc_limit_alone = 3881 

Commands details: 
total_CMD = 11580263 
n_nop = 11559714 
Read = 9592 
Write = 0 
L2_Alloc = 0 
L2_WB = 704 
n_act = 5256 
n_pre = 5240 
n_ref = 0 
n_req = 9768 
total_req = 10296 

Dual Bus Interface Util: 
issued_total_row = 10496 
issued_total_col = 10296 
Row_Bus_Util =  0.000906 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001774 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011825 
queue_avg = 0.064273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0642732
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560084 n_act=5125 n_pre=5109 n_ref_event=0 n_req=9678 n_rd=9506 n_rd_L2_A=0 n_write=0 n_wr_bk=688 bw_util=0.003521
n_activity=359220 dram_eff=0.1135
bk0: 707a 11550044i bk1: 713a 11548953i bk2: 618a 11552930i bk3: 616a 11552470i bk4: 585a 11555008i bk5: 558a 11556182i bk6: 564a 11557585i bk7: 553a 11556708i bk8: 540a 11557147i bk9: 526a 11558508i bk10: 580a 11558744i bk11: 588a 11556890i bk12: 562a 11563035i bk13: 568a 11561072i bk14: 615a 11554990i bk15: 613a 11554871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471068
Row_Buffer_Locality_read = 0.471702
Row_Buffer_Locality_write = 0.436047
Bank_Level_Parallism = 1.965394
Bank_Level_Parallism_Col = 1.847076
Bank_Level_Parallism_Ready = 1.728161
write_to_read_ratio_blp_rw_average = 0.056547
GrpLevelPara = 1.399482 

BW Util details:
bwutil = 0.003521 
total_CMD = 11580263 
util_bw = 40776 
Wasted_Col = 95647 
Wasted_Row = 77357 
Idle = 11366483 

BW Util Bottlenecks: 
RCDc_limit = 102947 
RCDWRc_limit = 723 
WTRc_limit = 3553 
RTWc_limit = 5198 
CCDLc_limit = 2997 
rwq = 0 
CCDLc_limit_alone = 2427 
WTRc_limit_alone = 3340 
RTWc_limit_alone = 4841 

Commands details: 
total_CMD = 11580263 
n_nop = 11560084 
Read = 9506 
Write = 0 
L2_Alloc = 0 
L2_WB = 688 
n_act = 5125 
n_pre = 5109 
n_ref = 0 
n_req = 9678 
total_req = 10194 

Dual Bus Interface Util: 
issued_total_row = 10234 
issued_total_col = 10194 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012340 
queue_avg = 0.069038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0690378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4515719 -   mf: uid=5868582, sid4294967295:w4294967295, part=3, addr=0xc0507300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515623), 
Ready @ 4515726 -   mf: uid=5868585, sid4294967295:w4294967295, part=3, addr=0xc0507380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515630), 
Ready @ 4515734 -   mf: uid=5868590, sid4294967295:w4294967295, part=3, addr=0xc0507f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515638), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560000 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9676 n_rd=9487 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003538
n_activity=362649 dram_eff=0.113
bk0: 717a 11548708i bk1: 706a 11548501i bk2: 609a 11551939i bk3: 609a 11551383i bk4: 576a 11556042i bk5: 566a 11557716i bk6: 557a 11557779i bk7: 534a 11558492i bk8: 535a 11558327i bk9: 537a 11559236i bk10: 595a 11557152i bk11: 563a 11559965i bk12: 568a 11561326i bk13: 552a 11561361i bk14: 617a 11556070i bk15: 646a 11553414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468582
Row_Buffer_Locality_read = 0.469801
Row_Buffer_Locality_write = 0.407407
Bank_Level_Parallism = 1.928864
Bank_Level_Parallism_Col = 1.837854
Bank_Level_Parallism_Ready = 1.725200
write_to_read_ratio_blp_rw_average = 0.057080
GrpLevelPara = 1.388670 

BW Util details:
bwutil = 0.003538 
total_CMD = 11580263 
util_bw = 40972 
Wasted_Col = 96976 
Wasted_Row = 78592 
Idle = 11363723 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 889 
WTRc_limit = 3221 
RTWc_limit = 5107 
CCDLc_limit = 2824 
rwq = 0 
CCDLc_limit_alone = 2288 
WTRc_limit_alone = 3039 
RTWc_limit_alone = 4753 

Commands details: 
total_CMD = 11580263 
n_nop = 11560000 
Read = 9487 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9676 
total_req = 10243 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10243 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012831 
queue_avg = 0.066526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0665256
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515744 -   mf: uid=5868596, sid4294967295:w4294967295, part=4, addr=0xc0508000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515648), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560365 n_act=5041 n_pre=5025 n_ref_event=0 n_req=9581 n_rd=9401 n_rd_L2_A=0 n_write=0 n_wr_bk=720 bw_util=0.003496
n_activity=361955 dram_eff=0.1118
bk0: 692a 11549464i bk1: 689a 11550537i bk2: 604a 11553407i bk3: 621a 11552597i bk4: 560a 11556728i bk5: 583a 11555910i bk6: 534a 11560155i bk7: 523a 11559115i bk8: 564a 11556960i bk9: 559a 11557900i bk10: 575a 11557991i bk11: 562a 11557451i bk12: 554a 11561636i bk13: 541a 11562594i bk14: 630a 11555446i bk15: 610a 11556712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474481
Row_Buffer_Locality_read = 0.475481
Row_Buffer_Locality_write = 0.422222
Bank_Level_Parallism = 1.922395
Bank_Level_Parallism_Col = 1.918314
Bank_Level_Parallism_Ready = 1.908673
write_to_read_ratio_blp_rw_average = 0.051610
GrpLevelPara = 1.388231 

BW Util details:
bwutil = 0.003496 
total_CMD = 11580263 
util_bw = 40484 
Wasted_Col = 95415 
Wasted_Row = 77746 
Idle = 11366618 

BW Util Bottlenecks: 
RCDc_limit = 101896 
RCDWRc_limit = 776 
WTRc_limit = 2741 
RTWc_limit = 3861 
CCDLc_limit = 2479 
rwq = 0 
CCDLc_limit_alone = 1966 
WTRc_limit_alone = 2548 
RTWc_limit_alone = 3541 

Commands details: 
total_CMD = 11580263 
n_nop = 11560365 
Read = 9401 
Write = 0 
L2_Alloc = 0 
L2_WB = 720 
n_act = 5041 
n_pre = 5025 
n_ref = 0 
n_req = 9581 
total_req = 10121 

Dual Bus Interface Util: 
issued_total_row = 10066 
issued_total_col = 10121 
Row_Bus_Util =  0.000869 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001718 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014524 
queue_avg = 0.066616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0666159
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515721 -   mf: uid=5868583, sid4294967295:w4294967295, part=5, addr=0xc0508100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515625), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560170 n_act=5096 n_pre=5080 n_ref_event=0 n_req=9651 n_rd=9467 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.003524
n_activity=364465 dram_eff=0.112
bk0: 700a 11550580i bk1: 706a 11550856i bk2: 603a 11554598i bk3: 638a 11552777i bk4: 589a 11555350i bk5: 560a 11558664i bk6: 559a 11558495i bk7: 559a 11557265i bk8: 547a 11556671i bk9: 541a 11557580i bk10: 578a 11558331i bk11: 577a 11557233i bk12: 543a 11563092i bk13: 557a 11561064i bk14: 606a 11554857i bk15: 604a 11556287i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472594
Row_Buffer_Locality_read = 0.473223
Row_Buffer_Locality_write = 0.440217
Bank_Level_Parallism = 1.913651
Bank_Level_Parallism_Col = 1.846639
Bank_Level_Parallism_Ready = 1.733056
write_to_read_ratio_blp_rw_average = 0.056293
GrpLevelPara = 1.369381 

BW Util details:
bwutil = 0.003524 
total_CMD = 11580263 
util_bw = 40812 
Wasted_Col = 96150 
Wasted_Row = 78163 
Idle = 11365138 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 716 
WTRc_limit = 3331 
RTWc_limit = 5220 
CCDLc_limit = 2744 
rwq = 0 
CCDLc_limit_alone = 2216 
WTRc_limit_alone = 3079 
RTWc_limit_alone = 4944 

Commands details: 
total_CMD = 11580263 
n_nop = 11560170 
Read = 9467 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 5096 
n_pre = 5080 
n_ref = 0 
n_req = 9651 
total_req = 10203 

Dual Bus Interface Util: 
issued_total_row = 10176 
issued_total_col = 10203 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001735 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014234 
queue_avg = 0.060993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609933
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515728 -   mf: uid=5868586, sid4294967295:w4294967295, part=6, addr=0xc0508e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515632), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11559951 n_act=5118 n_pre=5102 n_ref_event=0 n_req=9723 n_rd=9531 n_rd_L2_A=0 n_write=0 n_wr_bk=768 bw_util=0.003557
n_activity=367065 dram_eff=0.1122
bk0: 715a 11550011i bk1: 711a 11548148i bk2: 621a 11553974i bk3: 616a 11551294i bk4: 597a 11556597i bk5: 561a 11556070i bk6: 570a 11556907i bk7: 536a 11558590i bk8: 548a 11557351i bk9: 568a 11555976i bk10: 552a 11560423i bk11: 574a 11558032i bk12: 565a 11560105i bk13: 527a 11562976i bk14: 636a 11555740i bk15: 634a 11555948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474236
Row_Buffer_Locality_read = 0.474662
Row_Buffer_Locality_write = 0.453125
Bank_Level_Parallism = 1.923679
Bank_Level_Parallism_Col = 1.865981
Bank_Level_Parallism_Ready = 1.745849
write_to_read_ratio_blp_rw_average = 0.058745
GrpLevelPara = 1.376845 

BW Util details:
bwutil = 0.003557 
total_CMD = 11580263 
util_bw = 41196 
Wasted_Col = 96755 
Wasted_Row = 79115 
Idle = 11363197 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 870 
WTRc_limit = 2920 
RTWc_limit = 4360 
CCDLc_limit = 2719 
rwq = 0 
CCDLc_limit_alone = 2169 
WTRc_limit_alone = 2743 
RTWc_limit_alone = 3987 

Commands details: 
total_CMD = 11580263 
n_nop = 11559951 
Read = 9531 
Write = 0 
L2_Alloc = 0 
L2_WB = 768 
n_act = 5118 
n_pre = 5102 
n_ref = 0 
n_req = 9723 
total_req = 10299 

Dual Bus Interface Util: 
issued_total_row = 10220 
issued_total_col = 10299 
Row_Bus_Util =  0.000883 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001754 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010191 
queue_avg = 0.064364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643638
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515736 -   mf: uid=5868592, sid4294967295:w4294967295, part=7, addr=0xc0508f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515640), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560323 n_act=4995 n_pre=4979 n_ref_event=0 n_req=9629 n_rd=9434 n_rd_L2_A=0 n_write=0 n_wr_bk=777 bw_util=0.003527
n_activity=355894 dram_eff=0.1148
bk0: 687a 11551391i bk1: 698a 11549373i bk2: 604a 11554007i bk3: 650a 11550467i bk4: 565a 11556175i bk5: 567a 11557026i bk6: 531a 11557889i bk7: 554a 11557607i bk8: 555a 11556657i bk9: 553a 11556751i bk10: 582a 11556869i bk11: 574a 11558235i bk12: 545a 11561158i bk13: 553a 11560837i bk14: 607a 11558694i bk15: 609a 11554410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481774
Row_Buffer_Locality_read = 0.481768
Row_Buffer_Locality_write = 0.482051
Bank_Level_Parallism = 1.984941
Bank_Level_Parallism_Col = 1.928574
Bank_Level_Parallism_Ready = 1.888770
write_to_read_ratio_blp_rw_average = 0.057174
GrpLevelPara = 1.394781 

BW Util details:
bwutil = 0.003527 
total_CMD = 11580263 
util_bw = 40844 
Wasted_Col = 94015 
Wasted_Row = 75914 
Idle = 11369490 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 809 
WTRc_limit = 3942 
RTWc_limit = 4447 
CCDLc_limit = 2934 
rwq = 0 
CCDLc_limit_alone = 2196 
WTRc_limit_alone = 3579 
RTWc_limit_alone = 4072 

Commands details: 
total_CMD = 11580263 
n_nop = 11560323 
Read = 9434 
Write = 0 
L2_Alloc = 0 
L2_WB = 777 
n_act = 4995 
n_pre = 4979 
n_ref = 0 
n_req = 9629 
total_req = 10211 

Dual Bus Interface Util: 
issued_total_row = 9974 
issued_total_col = 10211 
Row_Bus_Util =  0.000861 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001722 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012287 
queue_avg = 0.067693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.067693
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4515741 -   mf: uid=5868594, sid4294967295:w4294967295, part=8, addr=0xc059fc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515645), 
Ready @ 4515741 -   mf: uid=5868595, sid4294967295:w4294967295, part=8, addr=0xc0508480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515645), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560004 n_act=5099 n_pre=5083 n_ref_event=0 n_req=9711 n_rd=9518 n_rd_L2_A=0 n_write=0 n_wr_bk=772 bw_util=0.003554
n_activity=359784 dram_eff=0.1144
bk0: 707a 11548987i bk1: 724a 11548542i bk2: 629a 11553515i bk3: 621a 11553728i bk4: 572a 11557703i bk5: 579a 11554449i bk6: 531a 11559549i bk7: 537a 11558482i bk8: 553a 11558433i bk9: 551a 11557727i bk10: 594a 11556535i bk11: 601a 11556274i bk12: 534a 11562040i bk13: 559a 11560193i bk14: 603a 11558067i bk15: 623a 11556290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475543
Row_Buffer_Locality_read = 0.475625
Row_Buffer_Locality_write = 0.471503
Bank_Level_Parallism = 1.946338
Bank_Level_Parallism_Col = 1.936803
Bank_Level_Parallism_Ready = 1.927322
write_to_read_ratio_blp_rw_average = 0.051618
GrpLevelPara = 1.388238 

BW Util details:
bwutil = 0.003554 
total_CMD = 11580263 
util_bw = 41160 
Wasted_Col = 95290 
Wasted_Row = 76819 
Idle = 11366994 

BW Util Bottlenecks: 
RCDc_limit = 102143 
RCDWRc_limit = 830 
WTRc_limit = 3752 
RTWc_limit = 3004 
CCDLc_limit = 2336 
rwq = 0 
CCDLc_limit_alone = 1879 
WTRc_limit_alone = 3511 
RTWc_limit_alone = 2788 

Commands details: 
total_CMD = 11580263 
n_nop = 11560004 
Read = 9518 
Write = 0 
L2_Alloc = 0 
L2_WB = 772 
n_act = 5099 
n_pre = 5083 
n_ref = 0 
n_req = 9711 
total_req = 10290 

Dual Bus Interface Util: 
issued_total_row = 10182 
issued_total_col = 10290 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001749 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010514 
queue_avg = 0.061677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0616772
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515738 -   mf: uid=5868593, sid4294967295:w4294967295, part=9, addr=0xc059d900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515642), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11559917 n_act=5157 n_pre=5141 n_ref_event=0 n_req=9748 n_rd=9566 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003556
n_activity=363793 dram_eff=0.1132
bk0: 703a 11549916i bk1: 707a 11549818i bk2: 617a 11554564i bk3: 612a 11553616i bk4: 590a 11556129i bk5: 587a 11555414i bk6: 554a 11556895i bk7: 549a 11558376i bk8: 563a 11558026i bk9: 568a 11557056i bk10: 584a 11558870i bk11: 590a 11558399i bk12: 561a 11562117i bk13: 546a 11561799i bk14: 612a 11555977i bk15: 623a 11555475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471584
Row_Buffer_Locality_read = 0.471566
Row_Buffer_Locality_write = 0.472527
Bank_Level_Parallism = 1.891431
Bank_Level_Parallism_Col = 1.807024
Bank_Level_Parallism_Ready = 1.676682
write_to_read_ratio_blp_rw_average = 0.058131
GrpLevelPara = 1.374459 

BW Util details:
bwutil = 0.003556 
total_CMD = 11580263 
util_bw = 41176 
Wasted_Col = 97923 
Wasted_Row = 78902 
Idle = 11362262 

BW Util Bottlenecks: 
RCDc_limit = 104520 
RCDWRc_limit = 794 
WTRc_limit = 3232 
RTWc_limit = 5193 
CCDLc_limit = 3162 
rwq = 0 
CCDLc_limit_alone = 2392 
WTRc_limit_alone = 2910 
RTWc_limit_alone = 4745 

Commands details: 
total_CMD = 11580263 
n_nop = 11559917 
Read = 9566 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5157 
n_pre = 5141 
n_ref = 0 
n_req = 9748 
total_req = 10294 

Dual Bus Interface Util: 
issued_total_row = 10298 
issued_total_col = 10294 
Row_Bus_Util =  0.000889 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001757 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012091 
queue_avg = 0.061205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612047
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4515728 -   mf: uid=5868587, sid4294967295:w4294967295, part=10, addr=0xc0509200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515632), 
Ready @ 4515728 -   mf: uid=5868588, sid4294967295:w4294967295, part=10, addr=0xc0509280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515632), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560444 n_act=4973 n_pre=4957 n_ref_event=0 n_req=9583 n_rd=9404 n_rd_L2_A=0 n_write=0 n_wr_bk=714 bw_util=0.003495
n_activity=358565 dram_eff=0.1129
bk0: 675a 11551844i bk1: 698a 11552064i bk2: 594a 11555590i bk3: 609a 11551798i bk4: 557a 11557967i bk5: 556a 11556954i bk6: 554a 11557660i bk7: 557a 11557389i bk8: 549a 11558103i bk9: 553a 11558042i bk10: 588a 11556915i bk11: 581a 11557695i bk12: 551a 11562024i bk13: 562a 11562567i bk14: 622a 11556616i bk15: 598a 11555924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481686
Row_Buffer_Locality_read = 0.480647
Row_Buffer_Locality_write = 0.536313
Bank_Level_Parallism = 1.921456
Bank_Level_Parallism_Col = 1.924508
Bank_Level_Parallism_Ready = 1.932368
write_to_read_ratio_blp_rw_average = 0.050468
GrpLevelPara = 1.379103 

BW Util details:
bwutil = 0.003495 
total_CMD = 11580263 
util_bw = 40472 
Wasted_Col = 94170 
Wasted_Row = 76953 
Idle = 11368668 

BW Util Bottlenecks: 
RCDc_limit = 100834 
RCDWRc_limit = 574 
WTRc_limit = 2261 
RTWc_limit = 3850 
CCDLc_limit = 2307 
rwq = 0 
CCDLc_limit_alone = 1960 
WTRc_limit_alone = 2110 
RTWc_limit_alone = 3654 

Commands details: 
total_CMD = 11580263 
n_nop = 11560444 
Read = 9404 
Write = 0 
L2_Alloc = 0 
L2_WB = 714 
n_act = 4973 
n_pre = 4957 
n_ref = 0 
n_req = 9583 
total_req = 10118 

Dual Bus Interface Util: 
issued_total_row = 9930 
issued_total_col = 10118 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001711 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011555 
queue_avg = 0.063539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0635393
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4515735 -   mf: uid=5868591, sid4294967295:w4294967295, part=11, addr=0xc0509380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4515639), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11580263 n_nop=11560337 n_act=5029 n_pre=5013 n_ref_event=0 n_req=9558 n_rd=9371 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003495
n_activity=358948 dram_eff=0.1128
bk0: 712a 11550157i bk1: 701a 11550032i bk2: 594a 11552850i bk3: 596a 11551650i bk4: 561a 11558074i bk5: 583a 11557004i bk6: 554a 11557982i bk7: 535a 11558135i bk8: 564a 11557465i bk9: 533a 11557470i bk10: 575a 11557591i bk11: 565a 11557997i bk12: 548a 11561144i bk13: 548a 11561896i bk14: 590a 11557370i bk15: 612a 11554998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474472
Row_Buffer_Locality_read = 0.474976
Row_Buffer_Locality_write = 0.449198
Bank_Level_Parallism = 1.931540
Bank_Level_Parallism_Col = 1.920587
Bank_Level_Parallism_Ready = 1.872896
write_to_read_ratio_blp_rw_average = 0.049630
GrpLevelPara = 1.375639 

BW Util details:
bwutil = 0.003495 
total_CMD = 11580263 
util_bw = 40476 
Wasted_Col = 95651 
Wasted_Row = 77845 
Idle = 11366291 

BW Util Bottlenecks: 
RCDc_limit = 101627 
RCDWRc_limit = 699 
WTRc_limit = 3239 
RTWc_limit = 3769 
CCDLc_limit = 2440 
rwq = 0 
CCDLc_limit_alone = 1906 
WTRc_limit_alone = 3000 
RTWc_limit_alone = 3474 

Commands details: 
total_CMD = 11580263 
n_nop = 11560337 
Read = 9371 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5029 
n_pre = 5013 
n_ref = 0 
n_req = 9558 
total_req = 10119 

Dual Bus Interface Util: 
issued_total_row = 10042 
issued_total_col = 10119 
Row_Bus_Util =  0.000867 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011794 
queue_avg = 0.061881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.061881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62435, Miss = 5949, Miss_rate = 0.095, Pending_hits = 700, Reservation_fails = 203
L2_cache_bank[1]: Access = 60095, Miss = 5944, Miss_rate = 0.099, Pending_hits = 659, Reservation_fails = 488
L2_cache_bank[2]: Access = 61969, Miss = 5993, Miss_rate = 0.097, Pending_hits = 599, Reservation_fails = 197
L2_cache_bank[3]: Access = 63036, Miss = 5991, Miss_rate = 0.095, Pending_hits = 646, Reservation_fails = 460
L2_cache_bank[4]: Access = 62710, Miss = 5971, Miss_rate = 0.095, Pending_hits = 625, Reservation_fails = 849
L2_cache_bank[5]: Access = 61095, Miss = 5935, Miss_rate = 0.097, Pending_hits = 660, Reservation_fails = 718
L2_cache_bank[6]: Access = 60815, Miss = 5974, Miss_rate = 0.098, Pending_hits = 565, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61746, Miss = 5913, Miss_rate = 0.096, Pending_hits = 665, Reservation_fails = 473
L2_cache_bank[8]: Access = 63465, Miss = 5913, Miss_rate = 0.093, Pending_hits = 669, Reservation_fails = 181
L2_cache_bank[9]: Access = 62109, Miss = 5888, Miss_rate = 0.095, Pending_hits = 684, Reservation_fails = 310
L2_cache_bank[10]: Access = 112040, Miss = 5926, Miss_rate = 0.053, Pending_hits = 701, Reservation_fails = 767
L2_cache_bank[11]: Access = 61684, Miss = 5941, Miss_rate = 0.096, Pending_hits = 648, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89362, Miss = 6000, Miss_rate = 0.067, Pending_hits = 635, Reservation_fails = 524
L2_cache_bank[13]: Access = 61203, Miss = 5923, Miss_rate = 0.097, Pending_hits = 658, Reservation_fails = 513
L2_cache_bank[14]: Access = 60760, Miss = 5873, Miss_rate = 0.097, Pending_hits = 665, Reservation_fails = 490
L2_cache_bank[15]: Access = 60832, Miss = 5954, Miss_rate = 0.098, Pending_hits = 637, Reservation_fails = 531
L2_cache_bank[16]: Access = 62701, Miss = 5927, Miss_rate = 0.095, Pending_hits = 632, Reservation_fails = 379
L2_cache_bank[17]: Access = 61032, Miss = 5997, Miss_rate = 0.098, Pending_hits = 597, Reservation_fails = 923
L2_cache_bank[18]: Access = 60486, Miss = 5984, Miss_rate = 0.099, Pending_hits = 598, Reservation_fails = 80
L2_cache_bank[19]: Access = 60562, Miss = 5982, Miss_rate = 0.099, Pending_hits = 581, Reservation_fails = 777
L2_cache_bank[20]: Access = 61285, Miss = 5890, Miss_rate = 0.096, Pending_hits = 641, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63139, Miss = 5912, Miss_rate = 0.094, Pending_hits = 633, Reservation_fails = 538
L2_cache_bank[22]: Access = 61834, Miss = 5897, Miss_rate = 0.095, Pending_hits = 571, Reservation_fails = 1108
L2_cache_bank[23]: Access = 59827, Miss = 5869, Miss_rate = 0.098, Pending_hits = 619, Reservation_fails = 1117
L2_total_cache_accesses = 1556222
L2_total_cache_misses = 142546
L2_total_cache_miss_rate = 0.0916
L2_total_cache_pending_hits = 15288
L2_total_cache_reservation_fails = 14848
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1348651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 84760
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49737
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1477717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78505
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 14823
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1556222
icnt_total_pkts_simt_to_mem=1556222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1556222
Req_Network_cycles = 4515668
Req_Network_injected_packets_per_cycle =       0.3446 
Req_Network_conflicts_per_cycle =       0.1226
Req_Network_conflicts_per_cycle_util =       1.2667
Req_Bank_Level_Parallism =       3.5618
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3019
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0666

Reply_Network_injected_packets_num = 1556222
Reply_Network_cycles = 4515668
Reply_Network_injected_packets_per_cycle =        0.3446
Reply_Network_conflicts_per_cycle =        0.1677
Reply_Network_conflicts_per_cycle_util =       1.7231
Reply_Bank_Level_Parallism =       3.5401
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0615
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0115
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 9 sec (6549 sec)
gpgpu_simulation_rate = 2481 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1981132x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (6,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
Destroy streams for kernel 14: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 14534
gpu_sim_insn = 97886
gpu_ipc =       6.7350
gpu_tot_sim_cycle = 4530202
gpu_tot_sim_insn = 16348535
gpu_tot_ipc =       3.6088
gpu_tot_issued_cta = 912
gpu_occupancy = 17.1101% 
gpu_tot_occupancy = 23.5887% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3108
partiton_level_parallism_total  =       0.3445
partiton_level_parallism_util =       2.4272
partiton_level_parallism_util_total  =       3.5570
L2_BW  =      13.5752 GB/Sec
L2_BW_total  =      15.0486 GB/Sec
gpu_total_sim_rate=2488

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134379, Miss = 51892, Miss_rate = 0.386, Pending_hits = 2155, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118134, Miss = 50091, Miss_rate = 0.424, Pending_hits = 3265, Reservation_fails = 20257
	L1D_cache_core[14]: Access = 112029, Miss = 47416, Miss_rate = 0.423, Pending_hits = 2719, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964276
	L1D_total_cache_misses = 1170638
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88536
	L1D_total_cache_reservation_fails = 598468
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36345
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2885690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135117
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 912, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85708000
gpgpu_n_tot_w_icount = 2678375
gpgpu_n_stall_shd_mem = 1268843
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482153
gpgpu_n_mem_write_global = 78586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3629391
gpgpu_n_store_insn = 231953
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1244678
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012854
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255989
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541715	W0_Idle:30365027	W0_Scoreboard:41418227	W1:1119335	W2:386637	W3:206971	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11575	W23:11473	W24:11698	W25:12318	W26:12763	W27:11060	W28:9842	W29:9598	W30:8884	W31:7075	W32:197627
single_issue_nums: WS0:686938	WS1:685860	WS2:660937	WS3:644640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8826464 {8:1103308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3143440 {40:78586,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15153800 {40:378845,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44132320 {40:1103308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628688 {8:78586,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15153800 {40:378845,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86351 	999 	1635 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076769 	398113 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333197 	23408 	6522 	3605 	842461 	121894 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1041877 	272148 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24731 	2336 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.833876  1.950178  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.917808  1.944637  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.869427  1.986348  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.894040  1.852459  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.105263  2.086667  1.923547 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.045752  2.084142 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.870206  1.899705 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.869186  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116646/61170 = 1.906915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       553       538       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       547       549       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       576       571       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       559       553       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       553       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       613       631 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       620       631 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       630       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114326
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        44        48 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9275
min_bank_accesses = 0!
chip skew: 805/728 = 1.11
average mf latency per bank:
dram[0]:       2228      2186      1705      1764      1936      1970      8900      7620      4611      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2057      1614      1601      1823      1948      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2186      2206      1699      1695      2096      2296      8448      8887      5024      4770      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1635      1632      2214      2078      7887      8443      4861      4708      3727      3967      3454      3488      2691      2455
dram[4]:       2177      2114      1686      1707      2121      2040      8631      9101      4934      4314      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1721      1689      2112      2457      8843      8717     21106      5054      3825      3909      3737      3485      2675      2720
dram[6]:       2149      2103      1605      1662      2189      2213      7390      8487      4837      4671     14557      3466      3379      3524      2687      2446
dram[7]:       2226      2309      1751      1661      2355      2255      8041      7528      4650      4661      3748      3832      3296      3299      2574      2684
dram[8]:       2070      2006      1619      1616      2188      2425      8182      7970      4920      4591      3818      3535      3510      3465      2638      2694
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2614      2753
dram[10]:       2313      2271      1725      1757      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2687      2852
dram[11]:       2086      2201      1734      1658      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597160 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003562
n_activity=364689 dram_eff=0.1135
bk0: 699a 11586214i bk1: 694a 11587372i bk2: 616a 11590429i bk3: 610a 11589699i bk4: 592a 11592335i bk5: 579a 11593061i bk6: 545a 11595019i bk7: 556a 11595421i bk8: 584a 11593429i bk9: 560a 11594917i bk10: 563a 11596129i bk11: 590a 11594737i bk12: 547a 11599870i bk13: 557a 11598248i bk14: 634a 11591695i bk15: 630a 11591379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003562 
total_CMD = 11617533 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11401143 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11617533 
n_nop = 11597160 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000885 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001754 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012320 
queue_avg = 0.065396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0653962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11596870 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.00358
n_activity=367862 dram_eff=0.1131
bk0: 716a 11585712i bk1: 714a 11586043i bk2: 611a 11591042i bk3: 642a 11587489i bk4: 586a 11592810i bk5: 590a 11592887i bk6: 558a 11595261i bk7: 569a 11596055i bk8: 579a 11593728i bk9: 543a 11595488i bk10: 587a 11593979i bk11: 579a 11595493i bk12: 554a 11599384i bk13: 569a 11598279i bk14: 634a 11591507i bk15: 615a 11591985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003580 
total_CMD = 11617533 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11396359 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11617533 
n_nop = 11596870 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000904 
CoL_Bus_Util = 0.000895 
Either_Row_CoL_Bus_Util = 0.001779 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.064157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0641566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597264 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9729 n_rd=9547 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003538
n_activity=360037 dram_eff=0.1142
bk0: 707a 11587315i bk1: 713a 11586224i bk2: 618a 11590202i bk3: 616a 11589742i bk4: 585a 11592068i bk5: 558a 11593267i bk6: 564a 11594852i bk7: 553a 11593978i bk8: 553a 11594201i bk9: 538a 11595697i bk10: 580a 11596014i bk11: 588a 11594161i bk12: 562a 11600226i bk13: 568a 11598283i bk14: 623a 11592193i bk15: 621a 11592079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473327
Row_Buffer_Locality_read = 0.473866
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965753
Bank_Level_Parallism_Col = 1.847991
Bank_Level_Parallism_Ready = 1.722883
write_to_read_ratio_blp_rw_average = 0.058025
GrpLevelPara = 1.400637 

BW Util details:
bwutil = 0.003538 
total_CMD = 11617533 
util_bw = 41100 
Wasted_Col = 95792 
Wasted_Row = 77417 
Idle = 11403224 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3068 
rwq = 0 
CCDLc_limit_alone = 2472 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11617533 
n_nop = 11597264 
Read = 9547 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9729 
total_req = 10275 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10275 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.001745 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012334 
queue_avg = 0.068908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0689083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597182 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9726 n_rd=9527 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003554
n_activity=363510 dram_eff=0.1136
bk0: 717a 11585979i bk1: 706a 11585772i bk2: 609a 11589210i bk3: 609a 11588655i bk4: 576a 11593127i bk5: 566a 11594801i bk6: 557a 11594988i bk7: 534a 11595676i bk8: 547a 11595462i bk9: 549a 11596462i bk10: 595a 11594421i bk11: 563a 11597235i bk12: 568a 11598596i bk13: 552a 11598631i bk14: 625a 11593339i bk15: 654a 11590679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470903
Row_Buffer_Locality_read = 0.472027
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927957
Bank_Level_Parallism_Col = 1.836518
Bank_Level_Parallism_Ready = 1.719927
write_to_read_ratio_blp_rw_average = 0.059336
GrpLevelPara = 1.388662 

BW Util details:
bwutil = 0.003554 
total_CMD = 11617533 
util_bw = 41292 
Wasted_Col = 97167 
Wasted_Row = 78631 
Idle = 11400443 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2902 
rwq = 0 
CCDLc_limit_alone = 2360 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11617533 
n_nop = 11597182 
Read = 9527 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9726 
total_req = 10323 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10323 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012776 
queue_avg = 0.066366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0663662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597557 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9628 n_rd=9441 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003508
n_activity=362676 dram_eff=0.1124
bk0: 692a 11586735i bk1: 689a 11587808i bk2: 604a 11590679i bk3: 621a 11589869i bk4: 560a 11593808i bk5: 583a 11592963i bk6: 534a 11597364i bk7: 523a 11596383i bk8: 576a 11594080i bk9: 571a 11595063i bk10: 575a 11595259i bk11: 562a 11594721i bk12: 554a 11598907i bk13: 541a 11599865i bk14: 638a 11592652i bk15: 618a 11593971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476527
Row_Buffer_Locality_read = 0.477492
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922323
Bank_Level_Parallism_Col = 1.917786
Bank_Level_Parallism_Ready = 1.902859
write_to_read_ratio_blp_rw_average = 0.053277
GrpLevelPara = 1.388664 

BW Util details:
bwutil = 0.003508 
total_CMD = 11617533 
util_bw = 40756 
Wasted_Col = 95584 
Wasted_Row = 77794 
Idle = 11403399 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2570 
rwq = 0 
CCDLc_limit_alone = 2027 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11617533 
n_nop = 11597557 
Read = 9441 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9628 
total_req = 10189 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10189 
Row_Bus_Util =  0.000867 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001719 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014467 
queue_avg = 0.066450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0664503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597368 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9697 n_rd=9507 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003535
n_activity=365254 dram_eff=0.1124
bk0: 700a 11587849i bk1: 706a 11588126i bk2: 603a 11591871i bk3: 638a 11590051i bk4: 589a 11592566i bk5: 560a 11595809i bk6: 559a 11595705i bk7: 559a 11594531i bk8: 559a 11593860i bk9: 553a 11594754i bk10: 578a 11595601i bk11: 577a 11594503i bk12: 543a 11600296i bk13: 557a 11598332i bk14: 614a 11592124i bk15: 612a 11593492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474683
Row_Buffer_Locality_read = 0.475439
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912996
Bank_Level_Parallism_Col = 1.845829
Bank_Level_Parallism_Ready = 1.728644
write_to_read_ratio_blp_rw_average = 0.057285
GrpLevelPara = 1.369380 

BW Util details:
bwutil = 0.003535 
total_CMD = 11617533 
util_bw = 41068 
Wasted_Col = 96285 
Wasted_Row = 78215 
Idle = 11401965 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2790 
rwq = 0 
CCDLc_limit_alone = 2255 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11617533 
n_nop = 11597368 
Read = 9507 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9697 
total_req = 10267 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10267 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.001736 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014183 
queue_avg = 0.060820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0608197
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597147 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003569
n_activity=367840 dram_eff=0.1127
bk0: 715a 11587281i bk1: 711a 11585418i bk2: 621a 11591245i bk3: 616a 11588566i bk4: 597a 11593662i bk5: 561a 11593270i bk6: 570a 11594174i bk7: 536a 11595839i bk8: 560a 11594535i bk9: 580a 11593167i bk10: 552a 11597695i bk11: 574a 11595304i bk12: 565a 11597377i bk13: 527a 11600144i bk14: 644a 11593000i bk15: 642a 11593214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003569 
total_CMD = 11617533 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11400007 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11617533 
n_nop = 11597147 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001755 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.064170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0641703
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597519 n_act=4998 n_pre=4982 n_ref_event=0 n_req=9676 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=805 bw_util=0.003539
n_activity=356543 dram_eff=0.1153
bk0: 687a 11588660i bk1: 698a 11586643i bk2: 604a 11591278i bk3: 650a 11587739i bk4: 565a 11593447i bk5: 567a 11594214i bk6: 531a 11595157i bk7: 554a 11594857i bk8: 567a 11593829i bk9: 565a 11593888i bk10: 582a 11594140i bk11: 574a 11595506i bk12: 545a 11598183i bk13: 553a 11598004i bk14: 615a 11595942i bk15: 617a 11591669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483981
Row_Buffer_Locality_read = 0.483956
Row_Buffer_Locality_write = 0.485149
Bank_Level_Parallism = 1.984408
Bank_Level_Parallism_Col = 1.927543
Bank_Level_Parallism_Ready = 1.883061
write_to_read_ratio_blp_rw_average = 0.059158
GrpLevelPara = 1.394787 

BW Util details:
bwutil = 0.003539 
total_CMD = 11617533 
util_bw = 41116 
Wasted_Col = 94204 
Wasted_Row = 75928 
Idle = 11406285 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 826 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3008 
rwq = 0 
CCDLc_limit_alone = 2246 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11617533 
n_nop = 11597519 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 805 
n_act = 4998 
n_pre = 4982 
n_ref = 0 
n_req = 9676 
total_req = 10279 

Dual Bus Interface Util: 
issued_total_row = 9980 
issued_total_col = 10279 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012241 
queue_avg = 0.067526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0675255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597194 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9760 n_rd=9560 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003567
n_activity=360528 dram_eff=0.1149
bk0: 707a 11586254i bk1: 724a 11585810i bk2: 629a 11590786i bk3: 621a 11591000i bk4: 572a 11594975i bk5: 579a 11591610i bk6: 531a 11596817i bk7: 537a 11595732i bk8: 565a 11595606i bk9: 563a 11594879i bk10: 594a 11593807i bk11: 601a 11593546i bk12: 534a 11599194i bk13: 559a 11597404i bk14: 613a 11595220i bk15: 631a 11593487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477664
Row_Buffer_Locality_read = 0.477824
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946200
Bank_Level_Parallism_Col = 1.936269
Bank_Level_Parallism_Ready = 1.921409
write_to_read_ratio_blp_rw_average = 0.052823
GrpLevelPara = 1.388854 

BW Util details:
bwutil = 0.003567 
total_CMD = 11617533 
util_bw = 41440 
Wasted_Col = 95435 
Wasted_Row = 76848 
Idle = 11403810 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2390 
rwq = 0 
CCDLc_limit_alone = 1919 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11617533 
n_nop = 11597194 
Read = 9560 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9760 
total_req = 10360 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10360 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001751 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010472 
queue_avg = 0.061522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0615216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597091 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9809 n_rd=9620 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003573
n_activity=364734 dram_eff=0.1138
bk0: 703a 11587183i bk1: 707a 11587087i bk2: 620a 11591834i bk3: 616a 11590882i bk4: 590a 11593294i bk5: 587a 11592625i bk6: 554a 11594164i bk7: 549a 11595646i bk8: 578a 11595197i bk9: 584a 11594128i bk10: 584a 11596140i bk11: 590a 11595670i bk12: 561a 11599330i bk13: 546a 11598961i bk14: 620a 11593118i bk15: 631a 11592731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474156
Row_Buffer_Locality_read = 0.474324
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891194
Bank_Level_Parallism_Col = 1.806268
Bank_Level_Parallism_Ready = 1.671524
write_to_read_ratio_blp_rw_average = 0.059382
GrpLevelPara = 1.374535 

BW Util details:
bwutil = 0.003573 
total_CMD = 11617533 
util_bw = 41504 
Wasted_Col = 98095 
Wasted_Row = 78943 
Idle = 11398991 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3248 
rwq = 0 
CCDLc_limit_alone = 2460 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11617533 
n_nop = 11597091 
Read = 9620 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9809 
total_req = 10376 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10376 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.000893 
Either_Row_CoL_Bus_Util = 0.001760 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012034 
queue_avg = 0.061142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0611419
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597600 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9648 n_rd=9458 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003517
n_activity=359486 dram_eff=0.1137
bk0: 675a 11589113i bk1: 698a 11589334i bk2: 598a 11592856i bk3: 611a 11589072i bk4: 557a 11595040i bk5: 556a 11593889i bk6: 554a 11594868i bk7: 557a 11594581i bk8: 565a 11595213i bk9: 569a 11595077i bk10: 588a 11594183i bk11: 581a 11594968i bk12: 551a 11599045i bk13: 562a 11599543i bk14: 630a 11593805i bk15: 606a 11593186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484349
Row_Buffer_Locality_read = 0.483400
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924508
Bank_Level_Parallism_Col = 1.928931
Bank_Level_Parallism_Ready = 1.926030
write_to_read_ratio_blp_rw_average = 0.052943
GrpLevelPara = 1.380254 

BW Util details:
bwutil = 0.003517 
total_CMD = 11617533 
util_bw = 40864 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11405281 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11617533 
n_nop = 11597600 
Read = 9458 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9648 
total_req = 10216 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10216 
Row_Bus_Util =  0.000856 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.001716 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.063417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0634172
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11617533 n_nop=11597507 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003514
n_activity=359804 dram_eff=0.1135
bk0: 712a 11587426i bk1: 701a 11587302i bk2: 594a 11590121i bk3: 596a 11588923i bk4: 561a 11595080i bk5: 583a 11594048i bk6: 554a 11595249i bk7: 535a 11595347i bk8: 580a 11594467i bk9: 549a 11594566i bk10: 575a 11594859i bk11: 565a 11595268i bk12: 548a 11598196i bk13: 548a 11599074i bk14: 598a 11594605i bk15: 620a 11592260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003514 
total_CMD = 11617533 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11402967 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11617533 
n_nop = 11597507 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000865 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.001724 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62640, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60301, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62169, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63210, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62886, Miss = 5992, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61264, Miss = 5955, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60961, Miss = 5994, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61918, Miss = 5933, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63631, Miss = 5933, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62262, Miss = 5908, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112233, Miss = 5946, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61843, Miss = 5961, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89640, Miss = 6020, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61323, Miss = 5943, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60919, Miss = 5893, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 60996, Miss = 5974, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62888, Miss = 5949, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61216, Miss = 6017, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60744, Miss = 6010, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60808, Miss = 6010, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61509, Miss = 5918, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63357, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62005, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60016, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560739
L2_total_cache_misses = 143094
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351778
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78586
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560739
icnt_total_pkts_simt_to_mem=1560739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560739
Req_Network_cycles = 4530202
Req_Network_injected_packets_per_cycle =       0.3445 
Req_Network_conflicts_per_cycle =       0.1222
Req_Network_conflicts_per_cycle_util =       1.2620
Req_Bank_Level_Parallism =       3.5570
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3010
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0664

Reply_Network_injected_packets_num = 1560739
Reply_Network_cycles = 4530202
Reply_Network_injected_packets_per_cycle =        0.3445
Reply_Network_conflicts_per_cycle =        0.1686
Reply_Network_conflicts_per_cycle_util =       1.7301
Reply_Bank_Level_Parallism =       3.5354
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0618
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0115
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 29 sec (6569 sec)
gpgpu_simulation_rate = 2488 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1981132x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 15: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5809
gpu_sim_insn = 4824
gpu_ipc =       0.8304
gpu_tot_sim_cycle = 4536011
gpu_tot_sim_insn = 16353359
gpu_tot_ipc =       3.6052
gpu_tot_issued_cta = 913
gpu_occupancy = 17.1159% 
gpu_tot_occupancy = 23.5884% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0062
partiton_level_parallism_total  =       0.3441
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5568
L2_BW  =       0.2707 GB/Sec
L2_BW_total  =      15.0296 GB/Sec
gpu_total_sim_rate=2487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118134, Miss = 50091, Miss_rate = 0.424, Pending_hits = 3265, Reservation_fails = 20257
	L1D_cache_core[14]: Access = 112029, Miss = 47416, Miss_rate = 0.423, Pending_hits = 2719, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964319
	L1D_total_cache_misses = 1170671
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88543
	L1D_total_cache_reservation_fails = 598468
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88543
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2885714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78605

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135117
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 913, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85713120
gpgpu_n_tot_w_icount = 2678535
gpgpu_n_stall_shd_mem = 1268846
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482170
gpgpu_n_mem_write_global = 78605
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3629770
gpgpu_n_store_insn = 232076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245702
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012854
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 255992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541791	W0_Idle:30366032	W0_Scoreboard:41420218	W1:1119335	W2:386637	W3:206971	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11575	W23:11473	W24:11698	W25:12318	W26:12763	W27:11070	W28:9842	W29:9598	W30:8884	W31:7075	W32:197777
single_issue_nums: WS0:686978	WS1:685900	WS2:660977	WS3:644680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8826600 {8:1103325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3144200 {40:78605,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15153800 {40:378845,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44133000 {40:1103325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628840 {8:78605,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15153800 {40:378845,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86351 	999 	1635 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076805 	398113 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333197 	23408 	6522 	3605 	842497 	121894 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1041908 	272153 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24735 	2336 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        50        40 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.833876  1.950178  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.917808  1.944637  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.869427  1.986348  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.894040  1.852459  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.105263  2.086667  1.923547 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.045752  2.084142 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.870206  1.899705 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.869186  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116646/61170 = 1.906915
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       553       538       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       547       549       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       576       571       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       559       553       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       553       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       613       631 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       620       631 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       630       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114326
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        44        48 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9275
min_bank_accesses = 0!
chip skew: 805/728 = 1.11
average mf latency per bank:
dram[0]:       2228      2186      1705      1764      1936      1970      8900      7620      4611      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2057      1614      1601      1823      1948      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2186      2206      1699      1695      2096      2296      8448      8887      5024      4770      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1635      1632      2214      2078      7887      8443      4861      4708      3727      3967      3454      3488      2691      2455
dram[4]:       2177      2114      1686      1707      2121      2040      8631      9101      4934      4314      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1721      1689      2112      2457      8843      8717     21106      5054      3825      3909      3737      3485      2675      2721
dram[6]:       2149      2103      1605      1662      2189      2213      7390      8487      4837      4671     14557      3466      3379      3524      2689      2448
dram[7]:       2226      2309      1751      1661      2355      2255      8041      7528      4650      4661      3748      3832      3296      3299      2576      2685
dram[8]:       2070      2006      1619      1616      2188      2425      8182      7970      4920      4591      3818      3535      3510      3465      2640      2696
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2615      2754
dram[10]:       2313      2271      1725      1757      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2687      2852
dram[11]:       2086      2201      1734      1658      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612055 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003557
n_activity=364689 dram_eff=0.1135
bk0: 699a 11601109i bk1: 694a 11602267i bk2: 616a 11605324i bk3: 610a 11604594i bk4: 592a 11607230i bk5: 579a 11607956i bk6: 545a 11609914i bk7: 556a 11610316i bk8: 584a 11608324i bk9: 560a 11609812i bk10: 563a 11611024i bk11: 590a 11609632i bk12: 547a 11614765i bk13: 557a 11613143i bk14: 634a 11606590i bk15: 630a 11606274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003557 
total_CMD = 11632428 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11416038 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11632428 
n_nop = 11612055 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001751 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012320 
queue_avg = 0.065312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0653124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11611765 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003576
n_activity=367862 dram_eff=0.1131
bk0: 716a 11600607i bk1: 714a 11600938i bk2: 611a 11605937i bk3: 642a 11602384i bk4: 586a 11607705i bk5: 590a 11607782i bk6: 558a 11610156i bk7: 569a 11610950i bk8: 579a 11608623i bk9: 543a 11610383i bk10: 587a 11608874i bk11: 579a 11610388i bk12: 554a 11614279i bk13: 569a 11613174i bk14: 634a 11606402i bk15: 615a 11606880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003576 
total_CMD = 11632428 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11411254 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11632428 
n_nop = 11611765 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000903 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.001776 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.064074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0640744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612159 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9729 n_rd=9547 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003533
n_activity=360037 dram_eff=0.1142
bk0: 707a 11602210i bk1: 713a 11601119i bk2: 618a 11605097i bk3: 616a 11604637i bk4: 585a 11606963i bk5: 558a 11608162i bk6: 564a 11609747i bk7: 553a 11608873i bk8: 553a 11609096i bk9: 538a 11610592i bk10: 580a 11610909i bk11: 588a 11609056i bk12: 562a 11615121i bk13: 568a 11613178i bk14: 623a 11607088i bk15: 621a 11606974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473327
Row_Buffer_Locality_read = 0.473866
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965753
Bank_Level_Parallism_Col = 1.847991
Bank_Level_Parallism_Ready = 1.722883
write_to_read_ratio_blp_rw_average = 0.058025
GrpLevelPara = 1.400637 

BW Util details:
bwutil = 0.003533 
total_CMD = 11632428 
util_bw = 41100 
Wasted_Col = 95792 
Wasted_Row = 77417 
Idle = 11418119 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3068 
rwq = 0 
CCDLc_limit_alone = 2472 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11632428 
n_nop = 11612159 
Read = 9547 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9729 
total_req = 10275 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10275 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012334 
queue_avg = 0.068820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.06882
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612077 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9726 n_rd=9527 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.00355
n_activity=363510 dram_eff=0.1136
bk0: 717a 11600874i bk1: 706a 11600667i bk2: 609a 11604105i bk3: 609a 11603550i bk4: 576a 11608022i bk5: 566a 11609696i bk6: 557a 11609883i bk7: 534a 11610571i bk8: 547a 11610357i bk9: 549a 11611357i bk10: 595a 11609316i bk11: 563a 11612130i bk12: 568a 11613491i bk13: 552a 11613526i bk14: 625a 11608234i bk15: 654a 11605574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470903
Row_Buffer_Locality_read = 0.472027
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927957
Bank_Level_Parallism_Col = 1.836518
Bank_Level_Parallism_Ready = 1.719927
write_to_read_ratio_blp_rw_average = 0.059336
GrpLevelPara = 1.388662 

BW Util details:
bwutil = 0.003550 
total_CMD = 11632428 
util_bw = 41292 
Wasted_Col = 97167 
Wasted_Row = 78631 
Idle = 11415338 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2902 
rwq = 0 
CCDLc_limit_alone = 2360 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11632428 
n_nop = 11612077 
Read = 9527 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9726 
total_req = 10323 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10323 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001750 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012776 
queue_avg = 0.066281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0662812
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612452 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9628 n_rd=9441 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003504
n_activity=362676 dram_eff=0.1124
bk0: 692a 11601630i bk1: 689a 11602703i bk2: 604a 11605574i bk3: 621a 11604764i bk4: 560a 11608703i bk5: 583a 11607858i bk6: 534a 11612259i bk7: 523a 11611278i bk8: 576a 11608975i bk9: 571a 11609958i bk10: 575a 11610154i bk11: 562a 11609616i bk12: 554a 11613802i bk13: 541a 11614760i bk14: 638a 11607547i bk15: 618a 11608866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476527
Row_Buffer_Locality_read = 0.477492
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922323
Bank_Level_Parallism_Col = 1.917786
Bank_Level_Parallism_Ready = 1.902859
write_to_read_ratio_blp_rw_average = 0.053277
GrpLevelPara = 1.388664 

BW Util details:
bwutil = 0.003504 
total_CMD = 11632428 
util_bw = 40756 
Wasted_Col = 95584 
Wasted_Row = 77794 
Idle = 11418294 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2570 
rwq = 0 
CCDLc_limit_alone = 2027 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11632428 
n_nop = 11612452 
Read = 9441 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9628 
total_req = 10189 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10189 
Row_Bus_Util =  0.000866 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.001717 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014467 
queue_avg = 0.066365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0663652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612263 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9697 n_rd=9507 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.00353
n_activity=365254 dram_eff=0.1124
bk0: 700a 11602744i bk1: 706a 11603021i bk2: 603a 11606766i bk3: 638a 11604946i bk4: 589a 11607461i bk5: 560a 11610704i bk6: 559a 11610600i bk7: 559a 11609426i bk8: 559a 11608755i bk9: 553a 11609649i bk10: 578a 11610496i bk11: 577a 11609398i bk12: 543a 11615191i bk13: 557a 11613227i bk14: 614a 11607019i bk15: 612a 11608387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474683
Row_Buffer_Locality_read = 0.475439
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912996
Bank_Level_Parallism_Col = 1.845829
Bank_Level_Parallism_Ready = 1.728644
write_to_read_ratio_blp_rw_average = 0.057285
GrpLevelPara = 1.369380 

BW Util details:
bwutil = 0.003530 
total_CMD = 11632428 
util_bw = 41068 
Wasted_Col = 96285 
Wasted_Row = 78215 
Idle = 11416860 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2790 
rwq = 0 
CCDLc_limit_alone = 2255 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11632428 
n_nop = 11612263 
Read = 9507 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9697 
total_req = 10267 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10267 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001734 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014183 
queue_avg = 0.060742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607418
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612042 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003565
n_activity=367840 dram_eff=0.1127
bk0: 715a 11602176i bk1: 711a 11600313i bk2: 621a 11606140i bk3: 616a 11603461i bk4: 597a 11608557i bk5: 561a 11608165i bk6: 570a 11609069i bk7: 536a 11610734i bk8: 560a 11609430i bk9: 580a 11608062i bk10: 552a 11612590i bk11: 574a 11610199i bk12: 565a 11612272i bk13: 527a 11615039i bk14: 644a 11607895i bk15: 642a 11608109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003565 
total_CMD = 11632428 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11414902 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11632428 
n_nop = 11612042 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001753 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.064088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0640882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 4536090 -   mf: uid=5884640, sid4294967295:w4294967295, part=7, addr=0xc059e300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4535994), 
Ready @ 4536100 -   mf: uid=5884641, sid4294967295:w4294967295, part=7, addr=0xc059e380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4536004), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612414 n_act=4998 n_pre=4982 n_ref_event=0 n_req=9676 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=805 bw_util=0.003535
n_activity=356543 dram_eff=0.1153
bk0: 687a 11603555i bk1: 698a 11601538i bk2: 604a 11606173i bk3: 650a 11602634i bk4: 565a 11608342i bk5: 567a 11609109i bk6: 531a 11610052i bk7: 554a 11609752i bk8: 567a 11608724i bk9: 565a 11608783i bk10: 582a 11609035i bk11: 574a 11610401i bk12: 545a 11613078i bk13: 553a 11612899i bk14: 615a 11610837i bk15: 617a 11606564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483981
Row_Buffer_Locality_read = 0.483956
Row_Buffer_Locality_write = 0.485149
Bank_Level_Parallism = 1.984408
Bank_Level_Parallism_Col = 1.927543
Bank_Level_Parallism_Ready = 1.883061
write_to_read_ratio_blp_rw_average = 0.059158
GrpLevelPara = 1.394787 

BW Util details:
bwutil = 0.003535 
total_CMD = 11632428 
util_bw = 41116 
Wasted_Col = 94204 
Wasted_Row = 75928 
Idle = 11421180 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 826 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3008 
rwq = 0 
CCDLc_limit_alone = 2246 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11632428 
n_nop = 11612414 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 805 
n_act = 4998 
n_pre = 4982 
n_ref = 0 
n_req = 9676 
total_req = 10279 

Dual Bus Interface Util: 
issued_total_row = 9980 
issued_total_col = 10279 
Row_Bus_Util =  0.000858 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012241 
queue_avg = 0.067439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0674391
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612089 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9760 n_rd=9560 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003562
n_activity=360528 dram_eff=0.1149
bk0: 707a 11601149i bk1: 724a 11600705i bk2: 629a 11605681i bk3: 621a 11605895i bk4: 572a 11609870i bk5: 579a 11606505i bk6: 531a 11611712i bk7: 537a 11610627i bk8: 565a 11610501i bk9: 563a 11609774i bk10: 594a 11608702i bk11: 601a 11608441i bk12: 534a 11614089i bk13: 559a 11612299i bk14: 613a 11610115i bk15: 631a 11608382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477664
Row_Buffer_Locality_read = 0.477824
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946200
Bank_Level_Parallism_Col = 1.936269
Bank_Level_Parallism_Ready = 1.921409
write_to_read_ratio_blp_rw_average = 0.052823
GrpLevelPara = 1.388854 

BW Util details:
bwutil = 0.003562 
total_CMD = 11632428 
util_bw = 41440 
Wasted_Col = 95435 
Wasted_Row = 76848 
Idle = 11418705 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2390 
rwq = 0 
CCDLc_limit_alone = 1919 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11632428 
n_nop = 11612089 
Read = 9560 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9760 
total_req = 10360 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10360 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001748 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010472 
queue_avg = 0.061443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0614428
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11611986 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9809 n_rd=9620 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003568
n_activity=364734 dram_eff=0.1138
bk0: 703a 11602078i bk1: 707a 11601982i bk2: 620a 11606729i bk3: 616a 11605777i bk4: 590a 11608189i bk5: 587a 11607520i bk6: 554a 11609059i bk7: 549a 11610541i bk8: 578a 11610092i bk9: 584a 11609023i bk10: 584a 11611035i bk11: 590a 11610565i bk12: 561a 11614225i bk13: 546a 11613856i bk14: 620a 11608013i bk15: 631a 11607626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474156
Row_Buffer_Locality_read = 0.474324
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891194
Bank_Level_Parallism_Col = 1.806268
Bank_Level_Parallism_Ready = 1.671524
write_to_read_ratio_blp_rw_average = 0.059382
GrpLevelPara = 1.374535 

BW Util details:
bwutil = 0.003568 
total_CMD = 11632428 
util_bw = 41504 
Wasted_Col = 98095 
Wasted_Row = 78943 
Idle = 11413886 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3248 
rwq = 0 
CCDLc_limit_alone = 2460 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11632428 
n_nop = 11611986 
Read = 9620 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9809 
total_req = 10376 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10376 
Row_Bus_Util =  0.000886 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001757 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012034 
queue_avg = 0.061064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610636
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612495 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9648 n_rd=9458 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003513
n_activity=359486 dram_eff=0.1137
bk0: 675a 11604008i bk1: 698a 11604229i bk2: 598a 11607751i bk3: 611a 11603967i bk4: 557a 11609935i bk5: 556a 11608784i bk6: 554a 11609763i bk7: 557a 11609476i bk8: 565a 11610108i bk9: 569a 11609972i bk10: 588a 11609078i bk11: 581a 11609863i bk12: 551a 11613940i bk13: 562a 11614438i bk14: 630a 11608700i bk15: 606a 11608081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484349
Row_Buffer_Locality_read = 0.483400
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924508
Bank_Level_Parallism_Col = 1.928931
Bank_Level_Parallism_Ready = 1.926030
write_to_read_ratio_blp_rw_average = 0.052943
GrpLevelPara = 1.380254 

BW Util details:
bwutil = 0.003513 
total_CMD = 11632428 
util_bw = 40864 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11420176 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11632428 
n_nop = 11612495 
Read = 9458 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9648 
total_req = 10216 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10216 
Row_Bus_Util =  0.000855 
CoL_Bus_Util = 0.000878 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.063336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.063336
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11632428 n_nop=11612402 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.00351
n_activity=359804 dram_eff=0.1135
bk0: 712a 11602321i bk1: 701a 11602197i bk2: 594a 11605016i bk3: 596a 11603818i bk4: 561a 11609975i bk5: 583a 11608943i bk6: 554a 11610144i bk7: 535a 11610242i bk8: 580a 11609362i bk9: 549a 11609461i bk10: 575a 11609754i bk11: 565a 11610163i bk12: 548a 11613091i bk13: 548a 11613969i bk14: 598a 11609500i bk15: 620a 11607155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003510 
total_CMD = 11632428 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11417862 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11632428 
n_nop = 11612402 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000864 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001722 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0616961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62640, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60301, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62169, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63210, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62886, Miss = 5992, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61264, Miss = 5955, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60961, Miss = 5994, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61918, Miss = 5933, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63631, Miss = 5933, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62262, Miss = 5908, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112233, Miss = 5946, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61845, Miss = 5962, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89646, Miss = 6024, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61328, Miss = 5947, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60924, Miss = 5897, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 60998, Miss = 5976, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62892, Miss = 5949, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61220, Miss = 6017, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60748, Miss = 6010, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60812, Miss = 6010, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61509, Miss = 5918, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63357, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62005, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60016, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560775
L2_total_cache_misses = 143109
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49822
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78605
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560775
icnt_total_pkts_simt_to_mem=1560775
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560775
Req_Network_cycles = 4536011
Req_Network_injected_packets_per_cycle =       0.3441 
Req_Network_conflicts_per_cycle =       0.1221
Req_Network_conflicts_per_cycle_util =       1.2619
Req_Bank_Level_Parallism =       3.5568
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3006
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0663

Reply_Network_injected_packets_num = 1560775
Reply_Network_cycles = 4536011
Reply_Network_injected_packets_per_cycle =        0.3441
Reply_Network_conflicts_per_cycle =        0.1684
Reply_Network_conflicts_per_cycle_util =       1.7300
Reply_Bank_Level_Parallism =       3.5352
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0617
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0115
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 35 sec (6575 sec)
gpgpu_simulation_rate = 2487 (inst/sec)
gpgpu_simulation_rate = 689 (cycle/sec)
gpgpu_silicon_slowdown = 1981132x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 16: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 9374
gpu_sim_insn = 11071
gpu_ipc =       1.1810
gpu_tot_sim_cycle = 4545385
gpu_tot_sim_insn = 16364430
gpu_tot_ipc =       3.6002
gpu_tot_issued_cta = 914
gpu_occupancy = 10.0069% 
gpu_tot_occupancy = 23.5852% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0192
partiton_level_parallism_total  =       0.3434
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5557
L2_BW  =       0.8387 GB/Sec
L2_BW_total  =      15.0004 GB/Sec
gpu_total_sim_rate=2485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112029, Miss = 47416, Miss_rate = 0.423, Pending_hits = 2719, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964788
	L1D_total_cache_misses = 1170840
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88722
	L1D_total_cache_reservation_fails = 598539
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88722
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2886180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 914, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85729376
gpgpu_n_tot_w_icount = 2679043
gpgpu_n_stall_shd_mem = 1268988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482347
gpgpu_n_mem_write_global = 78608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3630773
gpgpu_n_store_insn = 232079
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1248262
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012962
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541926	W0_Idle:30372786	W0_Scoreboard:41430313	W1:1119397	W2:386693	W3:206985	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11603	W23:11473	W24:11698	W25:12318	W26:12791	W27:11082	W28:9842	W29:9598	W30:8912	W31:7103	W32:198029
single_issue_nums: WS0:687132	WS1:686024	WS2:661085	WS3:644802	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8827944 {8:1103493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3144320 {40:78608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44139720 {40:1103493,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628864 {8:78608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86387 	1004 	1636 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076925 	398173 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	842654 	121908 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1042088 	272153 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24753 	2340 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.843648  1.964413  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.931507  1.958477  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.882166  2.000000  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.907285  1.852459  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.105263  2.083056  1.920732 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.049020  2.097087 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.882006  1.911504 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.869186  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116688/61172 = 1.907539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       551       553       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       575       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       553       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       553       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       624       635 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       630       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114366
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        48        52 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9283
min_bank_accesses = 0!
chip skew: 813/728 = 1.12
average mf latency per bank:
dram[0]:       2229      2186      1706      1765      1936      1970      8900      7620      4612      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2058      1615      1603      1824      1949      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2187      2206      1701      1696      2096      2296      8448      8887      5001      4741      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1636      1632      2214      2078      7887      8444      4831      4679      3727      3967      3454      3488      2693      2455
dram[4]:       2177      2114      1687      1708      2121      2040      8632      9101      4905      4288      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1723      1690      2112      2457      8843      8717     20974      5055      3825      3909      3737      3485      2675      2721
dram[6]:       2149      2103      1606      1662      2189      2213      7390      8487      4837      4672     14557      3466      3379      3524      2689      2448
dram[7]:       2226      2309      1753      1662      2355      2255      8041      7528      4650      4661      3749      3832      3296      3299      2560      2669
dram[8]:       2070      2006      1620      1617      2188      2425      8182      7970      4920      4592      3818      3535      3510      3465      2639      2683
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2603      2742
dram[10]:       2313      2271      1725      1760      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2687      2852
dram[11]:       2087      2202      1734      1659      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636092 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.00355
n_activity=364689 dram_eff=0.1135
bk0: 699a 11625146i bk1: 694a 11626304i bk2: 616a 11629361i bk3: 610a 11628631i bk4: 592a 11631267i bk5: 579a 11631993i bk6: 545a 11633951i bk7: 556a 11634353i bk8: 584a 11632361i bk9: 560a 11633849i bk10: 563a 11635061i bk11: 590a 11633669i bk12: 547a 11638802i bk13: 557a 11637180i bk14: 634a 11630627i bk15: 630a 11630311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003550 
total_CMD = 11656465 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11440075 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11656465 
n_nop = 11636092 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001748 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012320 
queue_avg = 0.065178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0651777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11635802 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003568
n_activity=367862 dram_eff=0.1131
bk0: 716a 11624644i bk1: 714a 11624975i bk2: 611a 11629974i bk3: 642a 11626421i bk4: 586a 11631742i bk5: 590a 11631819i bk6: 558a 11634193i bk7: 569a 11634987i bk8: 579a 11632660i bk9: 543a 11634420i bk10: 587a 11632911i bk11: 579a 11634425i bk12: 554a 11638316i bk13: 569a 11637211i bk14: 634a 11630439i bk15: 615a 11630917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003568 
total_CMD = 11656465 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11435291 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11656465 
n_nop = 11635802 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000901 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.001773 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.063942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0639423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636189 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9736 n_rd=9554 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003528
n_activity=360095 dram_eff=0.1142
bk0: 707a 11626247i bk1: 713a 11625156i bk2: 618a 11629134i bk3: 616a 11628674i bk4: 585a 11631000i bk5: 558a 11632199i bk6: 564a 11633784i bk7: 553a 11632910i bk8: 556a 11633124i bk9: 542a 11634619i bk10: 580a 11634946i bk11: 588a 11633093i bk12: 562a 11639158i bk13: 568a 11637215i bk14: 623a 11631125i bk15: 621a 11631011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473706
Row_Buffer_Locality_read = 0.474252
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965697
Bank_Level_Parallism_Col = 1.847913
Bank_Level_Parallism_Ready = 1.722398
write_to_read_ratio_blp_rw_average = 0.058015
GrpLevelPara = 1.400632 

BW Util details:
bwutil = 0.003528 
total_CMD = 11656465 
util_bw = 41128 
Wasted_Col = 95794 
Wasted_Row = 77417 
Idle = 11442126 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2474 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11656465 
n_nop = 11636189 
Read = 9554 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9736 
total_req = 10282 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10282 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012330 
queue_avg = 0.068678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0686784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636106 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9734 n_rd=9535 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003545
n_activity=363581 dram_eff=0.1137
bk0: 717a 11624911i bk1: 706a 11624704i bk2: 609a 11628142i bk3: 609a 11627587i bk4: 576a 11632059i bk5: 566a 11633733i bk6: 557a 11633920i bk7: 534a 11634608i bk8: 551a 11634389i bk9: 553a 11635376i bk10: 595a 11633353i bk11: 563a 11636167i bk12: 568a 11637528i bk13: 552a 11637563i bk14: 625a 11632271i bk15: 654a 11629611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471338
Row_Buffer_Locality_read = 0.472470
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927882
Bank_Level_Parallism_Col = 1.836408
Bank_Level_Parallism_Ready = 1.719375
write_to_read_ratio_blp_rw_average = 0.059324
GrpLevelPara = 1.388643 

BW Util details:
bwutil = 0.003545 
total_CMD = 11656465 
util_bw = 41324 
Wasted_Col = 97169 
Wasted_Row = 78631 
Idle = 11439341 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2904 
rwq = 0 
CCDLc_limit_alone = 2362 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11656465 
n_nop = 11636106 
Read = 9535 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9734 
total_req = 10331 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10331 
Row_Bus_Util =  0.000883 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001747 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012771 
queue_avg = 0.066145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0661454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636481 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9636 n_rd=9449 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003499
n_activity=362752 dram_eff=0.1124
bk0: 692a 11625667i bk1: 689a 11626740i bk2: 604a 11629611i bk3: 621a 11628801i bk4: 560a 11632740i bk5: 583a 11631895i bk6: 534a 11636296i bk7: 523a 11635315i bk8: 580a 11633009i bk9: 575a 11633980i bk10: 575a 11634191i bk11: 562a 11633653i bk12: 554a 11637839i bk13: 541a 11638797i bk14: 638a 11631584i bk15: 618a 11632903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476961
Row_Buffer_Locality_read = 0.477934
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922213
Bank_Level_Parallism_Col = 1.917599
Bank_Level_Parallism_Ready = 1.902157
write_to_read_ratio_blp_rw_average = 0.053266
GrpLevelPara = 1.388590 

BW Util details:
bwutil = 0.003499 
total_CMD = 11656465 
util_bw = 40788 
Wasted_Col = 95591 
Wasted_Row = 77794 
Idle = 11442292 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 2034 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11656465 
n_nop = 11636481 
Read = 9449 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9636 
total_req = 10197 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10197 
Row_Bus_Util =  0.000864 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014462 
queue_avg = 0.066229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0662291
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636296 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9701 n_rd=9511 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003525
n_activity=365310 dram_eff=0.1125
bk0: 700a 11626781i bk1: 706a 11627058i bk2: 603a 11630803i bk3: 638a 11628983i bk4: 589a 11631498i bk5: 560a 11634741i bk6: 559a 11634637i bk7: 559a 11633463i bk8: 563a 11632784i bk9: 553a 11633686i bk10: 578a 11634533i bk11: 577a 11633435i bk12: 543a 11639228i bk13: 557a 11637264i bk14: 614a 11631056i bk15: 612a 11632424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474900
Row_Buffer_Locality_read = 0.475660
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912942
Bank_Level_Parallism_Col = 1.845743
Bank_Level_Parallism_Ready = 1.728364
write_to_read_ratio_blp_rw_average = 0.057279
GrpLevelPara = 1.369342 

BW Util details:
bwutil = 0.003525 
total_CMD = 11656465 
util_bw = 41084 
Wasted_Col = 96289 
Wasted_Row = 78215 
Idle = 11440877 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2259 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11656465 
n_nop = 11636296 
Read = 9511 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9701 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10271 
Row_Bus_Util =  0.000874 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001730 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014180 
queue_avg = 0.060617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0606167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636079 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003558
n_activity=367840 dram_eff=0.1127
bk0: 715a 11626213i bk1: 711a 11624350i bk2: 621a 11630177i bk3: 616a 11627498i bk4: 597a 11632594i bk5: 561a 11632202i bk6: 570a 11633106i bk7: 536a 11634771i bk8: 560a 11633467i bk9: 580a 11632099i bk10: 552a 11636627i bk11: 574a 11634236i bk12: 565a 11636309i bk13: 527a 11639076i bk14: 644a 11631932i bk15: 642a 11632146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003558 
total_CMD = 11656465 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11438939 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11656465 
n_nop = 11636079 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001749 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.063956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.063956
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636439 n_act=5000 n_pre=4984 n_ref_event=0 n_req=9678 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=813 bw_util=0.00353
n_activity=356670 dram_eff=0.1154
bk0: 687a 11627591i bk1: 698a 11625575i bk2: 604a 11630210i bk3: 650a 11626671i bk4: 565a 11632379i bk5: 567a 11633146i bk6: 531a 11634089i bk7: 554a 11633789i bk8: 567a 11632761i bk9: 565a 11632820i bk10: 582a 11633072i bk11: 574a 11634438i bk12: 545a 11637115i bk13: 553a 11636937i bk14: 615a 11634817i bk15: 617a 11630543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483881
Row_Buffer_Locality_read = 0.483956
Row_Buffer_Locality_write = 0.480392
Bank_Level_Parallism = 1.984162
Bank_Level_Parallism_Col = 1.927149
Bank_Level_Parallism_Ready = 1.882381
write_to_read_ratio_blp_rw_average = 0.059627
GrpLevelPara = 1.394659 

BW Util details:
bwutil = 0.003530 
total_CMD = 11656465 
util_bw = 41148 
Wasted_Col = 94234 
Wasted_Row = 75952 
Idle = 11445131 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 848 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3020 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11656465 
n_nop = 11636439 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 813 
n_act = 5000 
n_pre = 4984 
n_ref = 0 
n_req = 9678 
total_req = 10287 

Dual Bus Interface Util: 
issued_total_row = 9984 
issued_total_col = 10287 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001718 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012234 
queue_avg = 0.067300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0673
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636121 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9765 n_rd=9565 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003557
n_activity=360572 dram_eff=0.115
bk0: 707a 11625186i bk1: 724a 11624742i bk2: 629a 11629718i bk3: 621a 11629932i bk4: 572a 11633907i bk5: 579a 11630542i bk6: 531a 11635749i bk7: 537a 11634664i bk8: 565a 11634538i bk9: 563a 11633811i bk10: 594a 11632739i bk11: 601a 11632478i bk12: 534a 11638126i bk13: 559a 11636336i bk14: 614a 11634152i bk15: 635a 11632402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477931
Row_Buffer_Locality_read = 0.478097
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946106
Bank_Level_Parallism_Col = 1.936110
Bank_Level_Parallism_Ready = 1.921065
write_to_read_ratio_blp_rw_average = 0.052813
GrpLevelPara = 1.388793 

BW Util details:
bwutil = 0.003557 
total_CMD = 11656465 
util_bw = 41460 
Wasted_Col = 95441 
Wasted_Row = 76848 
Idle = 11442716 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2396 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11656465 
n_nop = 11636121 
Read = 9565 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9765 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10365 
Row_Bus_Util =  0.000874 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001745 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010470 
queue_avg = 0.061317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636015 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9817 n_rd=9628 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003563
n_activity=364788 dram_eff=0.1139
bk0: 703a 11626115i bk1: 707a 11626019i bk2: 620a 11630766i bk3: 616a 11629814i bk4: 590a 11632226i bk5: 587a 11631557i bk6: 554a 11633096i bk7: 549a 11634578i bk8: 578a 11634129i bk9: 584a 11633060i bk10: 584a 11635072i bk11: 590a 11634602i bk12: 561a 11638262i bk13: 546a 11637893i bk14: 624a 11632033i bk15: 635a 11631646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474585
Row_Buffer_Locality_read = 0.474761
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891113
Bank_Level_Parallism_Col = 1.806151
Bank_Level_Parallism_Ready = 1.671013
write_to_read_ratio_blp_rw_average = 0.059366
GrpLevelPara = 1.374530 

BW Util details:
bwutil = 0.003563 
total_CMD = 11656465 
util_bw = 41536 
Wasted_Col = 98099 
Wasted_Row = 78943 
Idle = 11437887 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3252 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11656465 
n_nop = 11636015 
Read = 9628 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9817 
total_req = 10384 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10384 
Row_Bus_Util =  0.000885 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001754 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012029 
queue_avg = 0.060940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609396
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636532 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9648 n_rd=9458 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003506
n_activity=359486 dram_eff=0.1137
bk0: 675a 11628045i bk1: 698a 11628266i bk2: 598a 11631788i bk3: 611a 11628004i bk4: 557a 11633972i bk5: 556a 11632821i bk6: 554a 11633800i bk7: 557a 11633513i bk8: 565a 11634145i bk9: 569a 11634009i bk10: 588a 11633115i bk11: 581a 11633900i bk12: 551a 11637977i bk13: 562a 11638475i bk14: 630a 11632737i bk15: 606a 11632118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484349
Row_Buffer_Locality_read = 0.483400
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924508
Bank_Level_Parallism_Col = 1.928931
Bank_Level_Parallism_Ready = 1.926030
write_to_read_ratio_blp_rw_average = 0.052943
GrpLevelPara = 1.380254 

BW Util details:
bwutil = 0.003506 
total_CMD = 11656465 
util_bw = 40864 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11444213 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11656465 
n_nop = 11636532 
Read = 9458 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9648 
total_req = 10216 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10216 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.063205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0632054
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11656465 n_nop=11636439 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003503
n_activity=359804 dram_eff=0.1135
bk0: 712a 11626358i bk1: 701a 11626234i bk2: 594a 11629053i bk3: 596a 11627855i bk4: 561a 11634012i bk5: 583a 11632980i bk6: 554a 11634181i bk7: 535a 11634279i bk8: 580a 11633399i bk9: 549a 11633498i bk10: 575a 11633791i bk11: 565a 11634200i bk12: 548a 11637128i bk13: 548a 11638006i bk14: 598a 11633537i bk15: 620a 11631192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003503 
total_CMD = 11656465 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11441899 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11656465 
n_nop = 11636439 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000863 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.001718 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0615689

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62645, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60307, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62174, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63218, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62896, Miss = 5995, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61272, Miss = 5959, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60973, Miss = 5998, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61924, Miss = 5937, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63644, Miss = 5937, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62268, Miss = 5912, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112248, Miss = 5950, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61851, Miss = 5962, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89651, Miss = 6024, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61331, Miss = 5947, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60931, Miss = 5897, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61004, Miss = 5976, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62905, Miss = 5950, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61234, Miss = 6021, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60758, Miss = 6014, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60820, Miss = 6014, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61510, Miss = 5918, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63365, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62007, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60019, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560955
L2_total_cache_misses = 143149
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351932
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482347
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560955
icnt_total_pkts_simt_to_mem=1560955
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560955
Req_Network_cycles = 4545385
Req_Network_injected_packets_per_cycle =       0.3434 
Req_Network_conflicts_per_cycle =       0.1218
Req_Network_conflicts_per_cycle_util =       1.2614
Req_Bank_Level_Parallism =       3.5557
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0662

Reply_Network_injected_packets_num = 1560955
Reply_Network_cycles = 4545385
Reply_Network_injected_packets_per_cycle =        0.3434
Reply_Network_conflicts_per_cycle =        0.1680
Reply_Network_conflicts_per_cycle_util =       1.7293
Reply_Bank_Level_Parallism =       3.5341
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0616
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 44 sec (6584 sec)
gpgpu_simulation_rate = 2485 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
gpgpu_silicon_slowdown = 1978260x
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020940..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc0602093c..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f23996c3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z13push_frontier9Worklist2Pii 
GPGPU-Sim PTX: pushing kernel '_Z13push_frontier9Worklist2Pii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z13push_frontier9Worklist2Pii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 17: size 0
kernel_name = _Z13push_frontier9Worklist2Pii 
kernel_launch_uid = 17 
gpu_sim_cycle = 5793
gpu_sim_insn = 3864
gpu_ipc =       0.6670
gpu_tot_sim_cycle = 4551178
gpu_tot_sim_insn = 16368294
gpu_tot_ipc =       3.5965
gpu_tot_issued_cta = 915
gpu_occupancy = 11.3859% 
gpu_tot_occupancy = 23.5847% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0005
partiton_level_parallism_total  =       0.3430
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5557
L2_BW  =       0.0226 GB/Sec
L2_BW_total  =      14.9813 GB/Sec
gpu_total_sim_rate=2483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112039, Miss = 47419, Miss_rate = 0.423, Pending_hits = 2726, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118550, Miss = 47706, Miss_rate = 0.402, Pending_hits = 2835, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964798
	L1D_total_cache_misses = 1170843
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88729
	L1D_total_cache_reservation_fails = 598539
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88729
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88729
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2886189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78609

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 915, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85733536
gpgpu_n_tot_w_icount = 2679173
gpgpu_n_stall_shd_mem = 1268988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482349
gpgpu_n_mem_write_global = 78609
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3631032
gpgpu_n_store_insn = 232082
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1249286
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012962
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541994	W0_Idle:30374520	W0_Scoreboard:41431549	W1:1119397	W2:386693	W3:206995	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11603	W23:11473	W24:11698	W25:12318	W26:12791	W27:11082	W28:9842	W29:9598	W30:8912	W31:7103	W32:198149
single_issue_nums: WS0:687172	WS1:686054	WS2:661115	WS3:644832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8827960 {8:1103495,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3144360 {40:78609,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44139800 {40:1103495,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628872 {8:78609,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86387 	1004 	1636 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076928 	398173 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	842657 	121908 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1042091 	272153 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24756 	2340 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.843648  1.964413  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.931507  1.958477  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.882166  2.000000  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.907285  1.852459  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.105263  2.083056  1.920732 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.049020  2.097087 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.882006  1.911504 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.869186  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116688/61172 = 1.907539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       551       553       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       575       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       553       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       553       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       624       635 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       630       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114366
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        48        52 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9283
min_bank_accesses = 0!
chip skew: 813/728 = 1.12
average mf latency per bank:
dram[0]:       2229      2186      1706      1765      1936      1970      8900      7620      4612      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2058      1615      1603      1824      1949      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2187      2206      1701      1696      2096      2296      8448      8887      5001      4741      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1636      1632      2214      2078      7887      8444      4831      4679      3727      3967      3454      3488      2693      2455
dram[4]:       2177      2114      1687      1708      2121      2040      8632      9101      4905      4288      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1723      1690      2112      2457      8843      8717     20974      5055      3825      3909      3737      3485      2675      2721
dram[6]:       2149      2103      1606      1662      2189      2213      7390      8487      4837      4672     14557      3466      3379      3524      2689      2448
dram[7]:       2226      2309      1753      1662      2355      2255      8041      7528      4650      4661      3749      3832      3296      3299      2560      2670
dram[8]:       2070      2006      1620      1617      2188      2425      8182      7970      4920      4592      3818      3535      3510      3465      2639      2683
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2603      2742
dram[10]:       2313      2271      1725      1760      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2687      2852
dram[11]:       2087      2202      1734      1659      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650946 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003545
n_activity=364689 dram_eff=0.1135
bk0: 699a 11640000i bk1: 694a 11641158i bk2: 616a 11644215i bk3: 610a 11643485i bk4: 592a 11646121i bk5: 579a 11646847i bk6: 545a 11648805i bk7: 556a 11649207i bk8: 584a 11647215i bk9: 560a 11648703i bk10: 563a 11649915i bk11: 590a 11648523i bk12: 547a 11653656i bk13: 557a 11652034i bk14: 634a 11645481i bk15: 630a 11645165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003545 
total_CMD = 11671319 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11454929 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11671319 
n_nop = 11650946 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.000886 
Either_Row_CoL_Bus_Util = 0.001746 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012320 
queue_avg = 0.065095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0650948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650656 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003564
n_activity=367862 dram_eff=0.1131
bk0: 716a 11639498i bk1: 714a 11639829i bk2: 611a 11644828i bk3: 642a 11641275i bk4: 586a 11646596i bk5: 590a 11646673i bk6: 558a 11649047i bk7: 569a 11649841i bk8: 579a 11647514i bk9: 543a 11649274i bk10: 587a 11647765i bk11: 579a 11649279i bk12: 554a 11653170i bk13: 569a 11652065i bk14: 634a 11645293i bk15: 615a 11645771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003564 
total_CMD = 11671319 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11450145 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11671319 
n_nop = 11650656 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000900 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001770 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.063861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651043 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9736 n_rd=9554 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003524
n_activity=360095 dram_eff=0.1142
bk0: 707a 11641101i bk1: 713a 11640010i bk2: 618a 11643988i bk3: 616a 11643528i bk4: 585a 11645854i bk5: 558a 11647053i bk6: 564a 11648638i bk7: 553a 11647764i bk8: 556a 11647978i bk9: 542a 11649473i bk10: 580a 11649800i bk11: 588a 11647947i bk12: 562a 11654012i bk13: 568a 11652069i bk14: 623a 11645979i bk15: 621a 11645865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473706
Row_Buffer_Locality_read = 0.474252
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965697
Bank_Level_Parallism_Col = 1.847913
Bank_Level_Parallism_Ready = 1.722398
write_to_read_ratio_blp_rw_average = 0.058015
GrpLevelPara = 1.400632 

BW Util details:
bwutil = 0.003524 
total_CMD = 11671319 
util_bw = 41128 
Wasted_Col = 95794 
Wasted_Row = 77417 
Idle = 11456980 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2474 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11671319 
n_nop = 11651043 
Read = 9554 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9736 
total_req = 10282 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10282 
Row_Bus_Util =  0.000878 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012330 
queue_avg = 0.068591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.068591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650960 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9734 n_rd=9535 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003541
n_activity=363581 dram_eff=0.1137
bk0: 717a 11639765i bk1: 706a 11639558i bk2: 609a 11642996i bk3: 609a 11642441i bk4: 576a 11646913i bk5: 566a 11648587i bk6: 557a 11648774i bk7: 534a 11649462i bk8: 551a 11649243i bk9: 553a 11650230i bk10: 595a 11648207i bk11: 563a 11651021i bk12: 568a 11652382i bk13: 552a 11652417i bk14: 625a 11647125i bk15: 654a 11644465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471338
Row_Buffer_Locality_read = 0.472470
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927882
Bank_Level_Parallism_Col = 1.836408
Bank_Level_Parallism_Ready = 1.719375
write_to_read_ratio_blp_rw_average = 0.059324
GrpLevelPara = 1.388643 

BW Util details:
bwutil = 0.003541 
total_CMD = 11671319 
util_bw = 41324 
Wasted_Col = 97169 
Wasted_Row = 78631 
Idle = 11454195 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2904 
rwq = 0 
CCDLc_limit_alone = 2362 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11671319 
n_nop = 11650960 
Read = 9535 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9734 
total_req = 10331 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10331 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001744 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012771 
queue_avg = 0.066061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0660612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651335 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9636 n_rd=9449 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003495
n_activity=362752 dram_eff=0.1124
bk0: 692a 11640521i bk1: 689a 11641594i bk2: 604a 11644465i bk3: 621a 11643655i bk4: 560a 11647594i bk5: 583a 11646749i bk6: 534a 11651150i bk7: 523a 11650169i bk8: 580a 11647863i bk9: 575a 11648834i bk10: 575a 11649045i bk11: 562a 11648507i bk12: 554a 11652693i bk13: 541a 11653651i bk14: 638a 11646438i bk15: 618a 11647757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476961
Row_Buffer_Locality_read = 0.477934
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922213
Bank_Level_Parallism_Col = 1.917599
Bank_Level_Parallism_Ready = 1.902157
write_to_read_ratio_blp_rw_average = 0.053266
GrpLevelPara = 1.388590 

BW Util details:
bwutil = 0.003495 
total_CMD = 11671319 
util_bw = 40788 
Wasted_Col = 95591 
Wasted_Row = 77794 
Idle = 11457146 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 2034 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11671319 
n_nop = 11651335 
Read = 9449 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9636 
total_req = 10197 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10197 
Row_Bus_Util =  0.000863 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001712 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014462 
queue_avg = 0.066145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0661448
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651150 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9701 n_rd=9511 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.00352
n_activity=365310 dram_eff=0.1125
bk0: 700a 11641635i bk1: 706a 11641912i bk2: 603a 11645657i bk3: 638a 11643837i bk4: 589a 11646352i bk5: 560a 11649595i bk6: 559a 11649491i bk7: 559a 11648317i bk8: 563a 11647638i bk9: 553a 11648540i bk10: 578a 11649387i bk11: 577a 11648289i bk12: 543a 11654082i bk13: 557a 11652118i bk14: 614a 11645910i bk15: 612a 11647278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474900
Row_Buffer_Locality_read = 0.475660
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912942
Bank_Level_Parallism_Col = 1.845743
Bank_Level_Parallism_Ready = 1.728364
write_to_read_ratio_blp_rw_average = 0.057279
GrpLevelPara = 1.369342 

BW Util details:
bwutil = 0.003520 
total_CMD = 11671319 
util_bw = 41084 
Wasted_Col = 96289 
Wasted_Row = 78215 
Idle = 11455731 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2259 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11671319 
n_nop = 11651150 
Read = 9511 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9701 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10271 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.001728 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014180 
queue_avg = 0.060540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0605396
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650933 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003553
n_activity=367840 dram_eff=0.1127
bk0: 715a 11641067i bk1: 711a 11639204i bk2: 621a 11645031i bk3: 616a 11642352i bk4: 597a 11647448i bk5: 561a 11647056i bk6: 570a 11647960i bk7: 536a 11649625i bk8: 560a 11648321i bk9: 580a 11646953i bk10: 552a 11651481i bk11: 574a 11649090i bk12: 565a 11651163i bk13: 527a 11653930i bk14: 644a 11646786i bk15: 642a 11647000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003553 
total_CMD = 11671319 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11453793 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11671319 
n_nop = 11650933 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001747 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.063875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638746
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651293 n_act=5000 n_pre=4984 n_ref_event=0 n_req=9678 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=813 bw_util=0.003526
n_activity=356670 dram_eff=0.1154
bk0: 687a 11642445i bk1: 698a 11640429i bk2: 604a 11645064i bk3: 650a 11641525i bk4: 565a 11647233i bk5: 567a 11648000i bk6: 531a 11648943i bk7: 554a 11648643i bk8: 567a 11647615i bk9: 565a 11647674i bk10: 582a 11647926i bk11: 574a 11649292i bk12: 545a 11651969i bk13: 553a 11651791i bk14: 615a 11649671i bk15: 617a 11645397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483881
Row_Buffer_Locality_read = 0.483956
Row_Buffer_Locality_write = 0.480392
Bank_Level_Parallism = 1.984162
Bank_Level_Parallism_Col = 1.927149
Bank_Level_Parallism_Ready = 1.882381
write_to_read_ratio_blp_rw_average = 0.059627
GrpLevelPara = 1.394659 

BW Util details:
bwutil = 0.003526 
total_CMD = 11671319 
util_bw = 41148 
Wasted_Col = 94234 
Wasted_Row = 75952 
Idle = 11459985 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 848 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3020 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11671319 
n_nop = 11651293 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 813 
n_act = 5000 
n_pre = 4984 
n_ref = 0 
n_req = 9678 
total_req = 10287 

Dual Bus Interface Util: 
issued_total_row = 9984 
issued_total_col = 10287 
Row_Bus_Util =  0.000855 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001716 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012234 
queue_avg = 0.067214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0672143
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650975 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9765 n_rd=9565 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003552
n_activity=360572 dram_eff=0.115
bk0: 707a 11640040i bk1: 724a 11639596i bk2: 629a 11644572i bk3: 621a 11644786i bk4: 572a 11648761i bk5: 579a 11645396i bk6: 531a 11650603i bk7: 537a 11649518i bk8: 565a 11649392i bk9: 563a 11648665i bk10: 594a 11647593i bk11: 601a 11647332i bk12: 534a 11652980i bk13: 559a 11651190i bk14: 614a 11649006i bk15: 635a 11647256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477931
Row_Buffer_Locality_read = 0.478097
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946106
Bank_Level_Parallism_Col = 1.936110
Bank_Level_Parallism_Ready = 1.921065
write_to_read_ratio_blp_rw_average = 0.052813
GrpLevelPara = 1.388793 

BW Util details:
bwutil = 0.003552 
total_CMD = 11671319 
util_bw = 41460 
Wasted_Col = 95441 
Wasted_Row = 76848 
Idle = 11457570 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2396 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11671319 
n_nop = 11650975 
Read = 9565 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9765 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10365 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010470 
queue_avg = 0.061239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11650869 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9817 n_rd=9628 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003559
n_activity=364788 dram_eff=0.1139
bk0: 703a 11640969i bk1: 707a 11640873i bk2: 620a 11645620i bk3: 616a 11644668i bk4: 590a 11647080i bk5: 587a 11646411i bk6: 554a 11647950i bk7: 549a 11649432i bk8: 578a 11648983i bk9: 584a 11647914i bk10: 584a 11649926i bk11: 590a 11649456i bk12: 561a 11653116i bk13: 546a 11652747i bk14: 624a 11646887i bk15: 635a 11646500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474585
Row_Buffer_Locality_read = 0.474761
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891113
Bank_Level_Parallism_Col = 1.806151
Bank_Level_Parallism_Ready = 1.671013
write_to_read_ratio_blp_rw_average = 0.059366
GrpLevelPara = 1.374530 

BW Util details:
bwutil = 0.003559 
total_CMD = 11671319 
util_bw = 41536 
Wasted_Col = 98099 
Wasted_Row = 78943 
Idle = 11452741 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3252 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11671319 
n_nop = 11650869 
Read = 9628 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9817 
total_req = 10384 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10384 
Row_Bus_Util =  0.000884 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001752 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012029 
queue_avg = 0.060862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.060862
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651386 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9648 n_rd=9458 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003501
n_activity=359486 dram_eff=0.1137
bk0: 675a 11642899i bk1: 698a 11643120i bk2: 598a 11646642i bk3: 611a 11642858i bk4: 557a 11648826i bk5: 556a 11647675i bk6: 554a 11648654i bk7: 557a 11648367i bk8: 565a 11648999i bk9: 569a 11648863i bk10: 588a 11647969i bk11: 581a 11648754i bk12: 551a 11652831i bk13: 562a 11653329i bk14: 630a 11647591i bk15: 606a 11646972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484349
Row_Buffer_Locality_read = 0.483400
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924508
Bank_Level_Parallism_Col = 1.928931
Bank_Level_Parallism_Ready = 1.926030
write_to_read_ratio_blp_rw_average = 0.052943
GrpLevelPara = 1.380254 

BW Util details:
bwutil = 0.003501 
total_CMD = 11671319 
util_bw = 40864 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11459067 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11671319 
n_nop = 11651386 
Read = 9458 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9648 
total_req = 10216 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10216 
Row_Bus_Util =  0.000852 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001708 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.063125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0631249
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11671319 n_nop=11651293 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003498
n_activity=359804 dram_eff=0.1135
bk0: 712a 11641212i bk1: 701a 11641088i bk2: 594a 11643907i bk3: 596a 11642709i bk4: 561a 11648866i bk5: 583a 11647834i bk6: 554a 11649035i bk7: 535a 11649133i bk8: 580a 11648253i bk9: 549a 11648352i bk10: 575a 11648645i bk11: 565a 11649054i bk12: 548a 11651982i bk13: 548a 11652860i bk14: 598a 11648391i bk15: 620a 11646046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003498 
total_CMD = 11671319 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11456753 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11671319 
n_nop = 11651293 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000861 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001716 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0614906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62645, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60307, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62174, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63218, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62896, Miss = 5995, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61272, Miss = 5959, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60973, Miss = 5998, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61924, Miss = 5937, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63644, Miss = 5937, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62268, Miss = 5912, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112249, Miss = 5950, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61851, Miss = 5962, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89651, Miss = 6024, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61331, Miss = 5947, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60932, Miss = 5897, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61005, Miss = 5976, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62905, Miss = 5950, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61234, Miss = 6021, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60758, Miss = 6014, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60820, Miss = 6014, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61510, Miss = 5918, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63365, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62007, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60019, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560958
L2_total_cache_misses = 143149
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482349
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78609
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560958
icnt_total_pkts_simt_to_mem=1560958
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560958
Req_Network_cycles = 4551178
Req_Network_injected_packets_per_cycle =       0.3430 
Req_Network_conflicts_per_cycle =       0.1217
Req_Network_conflicts_per_cycle_util =       1.2614
Req_Bank_Level_Parallism =       3.5557
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2996
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0661

Reply_Network_injected_packets_num = 1560958
Reply_Network_cycles = 4551178
Reply_Network_injected_packets_per_cycle =        0.3430
Reply_Network_conflicts_per_cycle =        0.1678
Reply_Network_conflicts_per_cycle_util =       1.7293
Reply_Bank_Level_Parallism =       3.5341
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0615
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 50 sec (6590 sec)
gpgpu_simulation_rate = 2483 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
gpgpu_silicon_slowdown = 1978260x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208dc..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b60..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc06020b80..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399a63 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 18: size 0
kernel_name = _Z10bc_forwardPKmPKiPiS3_i9Worklist2S4_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 7299
gpu_sim_insn = 7045
gpu_ipc =       0.9652
gpu_tot_sim_cycle = 4558477
gpu_tot_sim_insn = 16375339
gpu_tot_ipc =       3.5923
gpu_tot_issued_cta = 916
gpu_occupancy = 6.3942% 
gpu_tot_occupancy = 23.5826% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0012
partiton_level_parallism_total  =       0.3424
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5557
L2_BW  =       0.0539 GB/Sec
L2_BW_total  =      14.9574 GB/Sec
gpu_total_sim_rate=2481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112039, Miss = 47419, Miss_rate = 0.423, Pending_hits = 2726, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118571, Miss = 47715, Miss_rate = 0.402, Pending_hits = 2843, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105227, Miss = 43154, Miss_rate = 0.410, Pending_hits = 2877, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964819
	L1D_total_cache_misses = 1170852
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88737
	L1D_total_cache_reservation_fails = 598539
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693969
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88737
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2886210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78609

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 916, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85742176
gpgpu_n_tot_w_icount = 2679443
gpgpu_n_stall_shd_mem = 1268988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482358
gpgpu_n_mem_write_global = 78609
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3631312
gpgpu_n_store_insn = 232082
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1251846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012962
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542160	W0_Idle:30380413	W0_Scoreboard:41434412	W1:1119397	W2:386707	W3:207035	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11603	W23:11473	W24:11698	W25:12318	W26:12791	W27:11082	W28:9842	W29:9598	W30:8912	W31:7103	W32:198365
single_issue_nums: WS0:687280	WS1:686108	WS2:661169	WS3:644886	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8828032 {8:1103504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3144360 {40:78609,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44140160 {40:1103504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628872 {8:78609,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86389 	1004 	1636 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076935 	398175 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	842666 	121908 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1042100 	272153 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24763 	2342 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.843648  1.964413  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.931507  1.958477  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.882166  2.000000  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.907285  1.855738  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.105263  2.083056  1.920732 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.049020  2.097087 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.882006  1.911504 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.872093  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116690/61172 = 1.907572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       551       553       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       575       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       554       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       553       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       624       635 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       631       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114368
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        48        52 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9283
min_bank_accesses = 0!
chip skew: 813/728 = 1.12
average mf latency per bank:
dram[0]:       2229      2186      1706      1765      1936      1970      8900      7620      4612      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2058      1615      1603      1824      1949      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2187      2206      1701      1696      2096      2296      8448      8887      5001      4741      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1636      1632      2214      2078      7887      8444      4831      4679      3727      3967      3454      3488      2693      2455
dram[4]:       2177      2114      1687      1708      2121      2040      8632      9101      4905      4288      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1723      1690      2112      2457      8843      8717     20975      5047      3825      3909      3737      3485      2675      2721
dram[6]:       2149      2103      1606      1662      2189      2213      7390      8487      4837      4672     14557      3466      3379      3524      2689      2448
dram[7]:       2226      2309      1753      1662      2355      2255      8041      7528      4650      4661      3750      3832      3296      3299      2560      2670
dram[8]:       2070      2006      1620      1617      2188      2425      8182      7970      4920      4592      3818      3535      3510      3465      2639      2683
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2603      2742
dram[10]:       2313      2271      1726      1760      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2684      2852
dram[11]:       2087      2202      1734      1659      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669662 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003539
n_activity=364689 dram_eff=0.1135
bk0: 699a 11658716i bk1: 694a 11659874i bk2: 616a 11662931i bk3: 610a 11662201i bk4: 592a 11664837i bk5: 579a 11665563i bk6: 545a 11667521i bk7: 556a 11667923i bk8: 584a 11665931i bk9: 560a 11667419i bk10: 563a 11668631i bk11: 590a 11667239i bk12: 547a 11672372i bk13: 557a 11670750i bk14: 634a 11664197i bk15: 630a 11663881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003539 
total_CMD = 11690035 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11473645 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11690035 
n_nop = 11669662 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012320 
queue_avg = 0.064991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669372 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003558
n_activity=367862 dram_eff=0.1131
bk0: 716a 11658214i bk1: 714a 11658545i bk2: 611a 11663544i bk3: 642a 11659991i bk4: 586a 11665312i bk5: 590a 11665389i bk6: 558a 11667763i bk7: 569a 11668557i bk8: 579a 11666230i bk9: 543a 11667990i bk10: 587a 11666481i bk11: 579a 11667995i bk12: 554a 11671886i bk13: 569a 11670781i bk14: 634a 11664009i bk15: 615a 11664487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003558 
total_CMD = 11690035 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11468861 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11690035 
n_nop = 11669372 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000899 
CoL_Bus_Util = 0.000889 
Either_Row_CoL_Bus_Util = 0.001768 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.063759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0637587
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669759 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9736 n_rd=9554 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003518
n_activity=360095 dram_eff=0.1142
bk0: 707a 11659817i bk1: 713a 11658726i bk2: 618a 11662704i bk3: 616a 11662244i bk4: 585a 11664570i bk5: 558a 11665769i bk6: 564a 11667354i bk7: 553a 11666480i bk8: 556a 11666694i bk9: 542a 11668189i bk10: 580a 11668516i bk11: 588a 11666663i bk12: 562a 11672728i bk13: 568a 11670785i bk14: 623a 11664695i bk15: 621a 11664581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473706
Row_Buffer_Locality_read = 0.474252
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965697
Bank_Level_Parallism_Col = 1.847913
Bank_Level_Parallism_Ready = 1.722398
write_to_read_ratio_blp_rw_average = 0.058015
GrpLevelPara = 1.400632 

BW Util details:
bwutil = 0.003518 
total_CMD = 11690035 
util_bw = 41128 
Wasted_Col = 95794 
Wasted_Row = 77417 
Idle = 11475696 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2474 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11690035 
n_nop = 11669759 
Read = 9554 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9736 
total_req = 10282 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10282 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.001734 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012330 
queue_avg = 0.068481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0684811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669676 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9734 n_rd=9535 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003535
n_activity=363581 dram_eff=0.1137
bk0: 717a 11658481i bk1: 706a 11658274i bk2: 609a 11661712i bk3: 609a 11661157i bk4: 576a 11665629i bk5: 566a 11667303i bk6: 557a 11667490i bk7: 534a 11668178i bk8: 551a 11667959i bk9: 553a 11668946i bk10: 595a 11666923i bk11: 563a 11669737i bk12: 568a 11671098i bk13: 552a 11671133i bk14: 625a 11665841i bk15: 654a 11663181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471338
Row_Buffer_Locality_read = 0.472470
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927882
Bank_Level_Parallism_Col = 1.836408
Bank_Level_Parallism_Ready = 1.719375
write_to_read_ratio_blp_rw_average = 0.059324
GrpLevelPara = 1.388643 

BW Util details:
bwutil = 0.003535 
total_CMD = 11690035 
util_bw = 41324 
Wasted_Col = 97169 
Wasted_Row = 78631 
Idle = 11472911 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2904 
rwq = 0 
CCDLc_limit_alone = 2362 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11690035 
n_nop = 11669676 
Read = 9535 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9734 
total_req = 10331 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10331 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012771 
queue_avg = 0.065955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0659554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11670051 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9636 n_rd=9449 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003489
n_activity=362752 dram_eff=0.1124
bk0: 692a 11659237i bk1: 689a 11660310i bk2: 604a 11663181i bk3: 621a 11662371i bk4: 560a 11666310i bk5: 583a 11665465i bk6: 534a 11669866i bk7: 523a 11668885i bk8: 580a 11666579i bk9: 575a 11667550i bk10: 575a 11667761i bk11: 562a 11667223i bk12: 554a 11671409i bk13: 541a 11672367i bk14: 638a 11665154i bk15: 618a 11666473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476961
Row_Buffer_Locality_read = 0.477934
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922213
Bank_Level_Parallism_Col = 1.917599
Bank_Level_Parallism_Ready = 1.902157
write_to_read_ratio_blp_rw_average = 0.053266
GrpLevelPara = 1.388590 

BW Util details:
bwutil = 0.003489 
total_CMD = 11690035 
util_bw = 40788 
Wasted_Col = 95591 
Wasted_Row = 77794 
Idle = 11475862 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 2034 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11690035 
n_nop = 11670051 
Read = 9449 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9636 
total_req = 10197 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10197 
Row_Bus_Util =  0.000862 
CoL_Bus_Util = 0.000872 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014462 
queue_avg = 0.066039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0660389
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669865 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9702 n_rd=9512 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003515
n_activity=365332 dram_eff=0.1125
bk0: 700a 11660351i bk1: 706a 11660628i bk2: 603a 11664373i bk3: 638a 11662553i bk4: 589a 11665068i bk5: 560a 11668311i bk6: 559a 11668207i bk7: 559a 11667033i bk8: 563a 11666354i bk9: 554a 11667256i bk10: 578a 11668103i bk11: 577a 11667005i bk12: 543a 11672798i bk13: 557a 11670834i bk14: 614a 11664626i bk15: 612a 11665994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474954
Row_Buffer_Locality_read = 0.475715
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912937
Bank_Level_Parallism_Col = 1.845736
Bank_Level_Parallism_Ready = 1.728294
write_to_read_ratio_blp_rw_average = 0.057279
GrpLevelPara = 1.369339 

BW Util details:
bwutil = 0.003515 
total_CMD = 11690035 
util_bw = 41088 
Wasted_Col = 96289 
Wasted_Row = 78215 
Idle = 11474443 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2259 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11690035 
n_nop = 11669865 
Read = 9512 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9702 
total_req = 10272 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10272 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.001725 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014179 
queue_avg = 0.060443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0604427
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669649 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003547
n_activity=367840 dram_eff=0.1127
bk0: 715a 11659783i bk1: 711a 11657920i bk2: 621a 11663747i bk3: 616a 11661068i bk4: 597a 11666164i bk5: 561a 11665772i bk6: 570a 11666676i bk7: 536a 11668341i bk8: 560a 11667037i bk9: 580a 11665669i bk10: 552a 11670197i bk11: 574a 11667806i bk12: 565a 11669879i bk13: 527a 11672646i bk14: 644a 11665502i bk15: 642a 11665716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003547 
total_CMD = 11690035 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11472509 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11690035 
n_nop = 11669649 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001744 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.063772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0637724
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11670009 n_act=5000 n_pre=4984 n_ref_event=0 n_req=9678 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=813 bw_util=0.00352
n_activity=356670 dram_eff=0.1154
bk0: 687a 11661161i bk1: 698a 11659145i bk2: 604a 11663780i bk3: 650a 11660241i bk4: 565a 11665949i bk5: 567a 11666716i bk6: 531a 11667659i bk7: 554a 11667359i bk8: 567a 11666331i bk9: 565a 11666390i bk10: 582a 11666642i bk11: 574a 11668008i bk12: 545a 11670685i bk13: 553a 11670507i bk14: 615a 11668387i bk15: 617a 11664113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483881
Row_Buffer_Locality_read = 0.483956
Row_Buffer_Locality_write = 0.480392
Bank_Level_Parallism = 1.984162
Bank_Level_Parallism_Col = 1.927149
Bank_Level_Parallism_Ready = 1.882381
write_to_read_ratio_blp_rw_average = 0.059627
GrpLevelPara = 1.394659 

BW Util details:
bwutil = 0.003520 
total_CMD = 11690035 
util_bw = 41148 
Wasted_Col = 94234 
Wasted_Row = 75952 
Idle = 11478701 

BW Util Bottlenecks: 
RCDc_limit = 100157 
RCDWRc_limit = 848 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3020 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11690035 
n_nop = 11670009 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 813 
n_act = 5000 
n_pre = 4984 
n_ref = 0 
n_req = 9678 
total_req = 10287 

Dual Bus Interface Util: 
issued_total_row = 9984 
issued_total_col = 10287 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.000880 
Either_Row_CoL_Bus_Util = 0.001713 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012234 
queue_avg = 0.067107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0671067
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669691 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9765 n_rd=9565 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003547
n_activity=360572 dram_eff=0.115
bk0: 707a 11658756i bk1: 724a 11658312i bk2: 629a 11663288i bk3: 621a 11663502i bk4: 572a 11667477i bk5: 579a 11664112i bk6: 531a 11669319i bk7: 537a 11668234i bk8: 565a 11668108i bk9: 563a 11667381i bk10: 594a 11666309i bk11: 601a 11666048i bk12: 534a 11671696i bk13: 559a 11669906i bk14: 614a 11667722i bk15: 635a 11665972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477931
Row_Buffer_Locality_read = 0.478097
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946106
Bank_Level_Parallism_Col = 1.936110
Bank_Level_Parallism_Ready = 1.921065
write_to_read_ratio_blp_rw_average = 0.052813
GrpLevelPara = 1.388793 

BW Util details:
bwutil = 0.003547 
total_CMD = 11690035 
util_bw = 41460 
Wasted_Col = 95441 
Wasted_Row = 76848 
Idle = 11476286 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2396 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11690035 
n_nop = 11669691 
Read = 9565 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9765 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10365 
Row_Bus_Util =  0.000872 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001740 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010470 
queue_avg = 0.061141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0611405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11669585 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9817 n_rd=9628 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003553
n_activity=364788 dram_eff=0.1139
bk0: 703a 11659685i bk1: 707a 11659589i bk2: 620a 11664336i bk3: 616a 11663384i bk4: 590a 11665796i bk5: 587a 11665127i bk6: 554a 11666666i bk7: 549a 11668148i bk8: 578a 11667699i bk9: 584a 11666630i bk10: 584a 11668642i bk11: 590a 11668172i bk12: 561a 11671832i bk13: 546a 11671463i bk14: 624a 11665603i bk15: 635a 11665216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474585
Row_Buffer_Locality_read = 0.474761
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891113
Bank_Level_Parallism_Col = 1.806151
Bank_Level_Parallism_Ready = 1.671013
write_to_read_ratio_blp_rw_average = 0.059366
GrpLevelPara = 1.374530 

BW Util details:
bwutil = 0.003553 
total_CMD = 11690035 
util_bw = 41536 
Wasted_Col = 98099 
Wasted_Row = 78943 
Idle = 11471457 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3252 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11690035 
n_nop = 11669585 
Read = 9628 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9817 
total_req = 10384 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10384 
Row_Bus_Util =  0.000882 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001749 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012029 
queue_avg = 0.060765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607646
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11670101 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9649 n_rd=9459 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003496
n_activity=359508 dram_eff=0.1137
bk0: 675a 11661615i bk1: 698a 11661836i bk2: 598a 11665358i bk3: 611a 11661574i bk4: 557a 11667542i bk5: 556a 11666391i bk6: 554a 11667370i bk7: 557a 11667083i bk8: 565a 11667715i bk9: 569a 11667579i bk10: 588a 11666685i bk11: 581a 11667470i bk12: 551a 11671547i bk13: 562a 11672045i bk14: 631a 11666307i bk15: 606a 11665688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484403
Row_Buffer_Locality_read = 0.483455
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924503
Bank_Level_Parallism_Col = 1.928923
Bank_Level_Parallism_Ready = 1.925940
write_to_read_ratio_blp_rw_average = 0.052942
GrpLevelPara = 1.380251 

BW Util details:
bwutil = 0.003496 
total_CMD = 11690035 
util_bw = 40868 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11477779 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11690035 
n_nop = 11670101 
Read = 9459 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9649 
total_req = 10217 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10217 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.000874 
Either_Row_CoL_Bus_Util = 0.001705 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.063024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0630239
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11690035 n_nop=11670009 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003493
n_activity=359804 dram_eff=0.1135
bk0: 712a 11659928i bk1: 701a 11659804i bk2: 594a 11662623i bk3: 596a 11661425i bk4: 561a 11667582i bk5: 583a 11666550i bk6: 554a 11667751i bk7: 535a 11667849i bk8: 580a 11666969i bk9: 549a 11667068i bk10: 575a 11667361i bk11: 565a 11667770i bk12: 548a 11670698i bk13: 548a 11671576i bk14: 598a 11667107i bk15: 620a 11664762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003493 
total_CMD = 11690035 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11475469 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11690035 
n_nop = 11670009 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000860 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001713 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613921

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62645, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60307, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62174, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63218, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62896, Miss = 5995, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61272, Miss = 5959, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60973, Miss = 5998, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61924, Miss = 5937, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63644, Miss = 5937, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62268, Miss = 5912, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112251, Miss = 5950, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61852, Miss = 5963, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89651, Miss = 6024, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61331, Miss = 5947, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60933, Miss = 5897, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61005, Miss = 5976, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62905, Miss = 5950, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61234, Miss = 6021, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60758, Miss = 6014, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60822, Miss = 6014, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61512, Miss = 5919, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63366, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62007, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60019, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560967
L2_total_cache_misses = 143151
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29165
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49826
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7199
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78609
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560967
icnt_total_pkts_simt_to_mem=1560967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560967
Req_Network_cycles = 4558477
Req_Network_injected_packets_per_cycle =       0.3424 
Req_Network_conflicts_per_cycle =       0.1215
Req_Network_conflicts_per_cycle_util =       1.2614
Req_Bank_Level_Parallism =       3.5557
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2991
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0660

Reply_Network_injected_packets_num = 1560967
Reply_Network_cycles = 4558477
Reply_Network_injected_packets_per_cycle =        0.3424
Reply_Network_conflicts_per_cycle =        0.1676
Reply_Network_conflicts_per_cycle_util =       1.7293
Reply_Bank_Level_Parallism =       3.5341
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0614
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 49 min, 58 sec (6598 sec)
gpgpu_simulation_rate = 2481 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
gpgpu_silicon_slowdown = 1978260x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'...
GPGPU-Sim PTX: reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb68 (linear_base.1.sm_75.ptx:670) @%p1 bra $L__BB5_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (linear_base.1.sm_75.ptx:828) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xbc8 (linear_base.1.sm_75.ptx:683) @%p2 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc10 (linear_base.1.sm_75.ptx:693) @%p3 bra $L__BB5_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc58 (linear_base.1.sm_75.ptx:706) @%p4 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (linear_base.1.sm_75.ptx:720) add.s32 %r44, %r44, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (linear_base.1.sm_75.ptx:724) @%p5 bra $L__BB5_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (linear_base.1.sm_75.ptx:727) not.b32 %r28, %r3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xcf0 (linear_base.1.sm_75.ptx:730) @%p6 bra $L__BB5_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (linear_base.1.sm_75.ptx:741) @%p7 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (linear_base.1.sm_75.ptx:755) ld.global.u32 %r15, [%rd58+4];

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xdb0 (linear_base.1.sm_75.ptx:760) @%p8 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe08 (linear_base.1.sm_75.ptx:774) ld.global.u32 %r16, [%rd58+8];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe30 (linear_base.1.sm_75.ptx:779) @%p9 bra $L__BB5_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe88 (linear_base.1.sm_75.ptx:793) ld.global.u32 %r17, [%rd58+12];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeb0 (linear_base.1.sm_75.ptx:798) @%p10 bra $L__BB5_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf08 (linear_base.1.sm_75.ptx:812) add.s32 %r44, %r44, 4;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf20 (linear_base.1.sm_75.ptx:815) @%p11 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf28 (linear_base.1.sm_75.ptx:818) cvta.to.global.u64 %rd53, %rd14;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'.
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 19: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 7398
gpu_sim_insn = 5271
gpu_ipc =       0.7125
gpu_tot_sim_cycle = 4565875
gpu_tot_sim_insn = 16380610
gpu_tot_ipc =       3.5876
gpu_tot_issued_cta = 917
gpu_occupancy = 4.1123% 
gpu_tot_occupancy = 23.5801% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0015
partiton_level_parallism_total  =       0.3419
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5556
L2_BW  =       0.0649 GB/Sec
L2_BW_total  =      14.9333 GB/Sec
gpu_total_sim_rate=2480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112039, Miss = 47419, Miss_rate = 0.423, Pending_hits = 2726, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118571, Miss = 47715, Miss_rate = 0.402, Pending_hits = 2843, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105240, Miss = 43164, Miss_rate = 0.410, Pending_hits = 2878, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 101576, Miss = 41040, Miss_rate = 0.404, Pending_hits = 2973, Reservation_fails = 16775
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2964832
	L1D_total_cache_misses = 1170862
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88738
	L1D_total_cache_reservation_fails = 598539
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1693970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88738
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88738
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2886221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78611

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135188
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13924
ctas_completed 917, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85749152
gpgpu_n_tot_w_icount = 2679661
gpgpu_n_stall_shd_mem = 1268988
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482367
gpgpu_n_mem_write_global = 78611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3631334
gpgpu_n_store_insn = 232088
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1254150
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1012962
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542348	W0_Idle:30387536	W0_Scoreboard:41436471	W1:1119397	W2:386718	W3:207082	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11603	W23:11473	W24:11698	W25:12318	W26:12791	W27:11082	W28:9842	W29:9598	W30:8912	W31:7103	W32:198525
single_issue_nums: WS0:687378	WS1:686148	WS2:661209	WS3:644926	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8828104 {8:1103513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3144440 {40:78611,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44140520 {40:1103513,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 628888 {8:78611,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86390 	1004 	1636 	3182 	4410 	5267 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1076945 	398176 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	842677 	121908 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1042111 	272153 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24770 	2343 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.940972  1.996491  1.832298  1.940351  1.993356  2.137681  2.200787  2.182509  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.934932  1.822368  1.843648  1.964413  2.172794  1.990033  2.210938  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.931507  1.958477  1.942308  2.272727  2.154135  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.882166  2.000000  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.907285  1.855738  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.839744  2.014925  1.932432  1.885714  2.132576  2.031250  2.095588  2.301724  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.003584  1.976109  1.949664  1.963576  2.003425  2.122605  2.101124  2.083056  1.920732 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.049020  2.097087 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.882006  1.911504 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.872093  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.215139  2.262295  1.942857  1.819484 
average row locality = 116691/61173 = 1.907557
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       554       569       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       580       588       562       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       551       553       595       563       568       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       575       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       554       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       565       527       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       545       554       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       624       635 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       631       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       548       548       598       620 
total dram reads = 114369
bank skew: 724/523 = 1.38
chip skew: 9646/9419 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         4         0        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         4         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        16        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        20        48        64        44        44        36        28        48        52 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9283
min_bank_accesses = 0!
chip skew: 813/728 = 1.12
average mf latency per bank:
dram[0]:       2229      2186      1706      1765      1936      1970      8900      7620      4612      5043      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2058      1615      1603      1824      1949      8044      8344      4846      5285      3670      3908      3320      3299      2559      2871
dram[2]:       2187      2206      1701      1696      2096      2296      8448      8887      5001      4741      4110      3512      3384      3436      2743      2566
dram[3]:       2067      2172      1636      1632      2214      2078      7887      8444      4831      4679      3727      3967      3454      3488      2693      2455
dram[4]:       2177      2114      1687      1708      2121      2040      8632      9101      4905      4289      3922      4025      3494      3654      2535      2551
dram[5]:       2108      2191      1723      1690      2112      2457      8843      8717     20975      5047      3825      3909      3737      3485      2675      2721
dram[6]:       2149      2103      1606      1662      2189      2213      7390      8487      4837      4672     14557      3466      3379      3524      2689      2448
dram[7]:       2226      2309      1753      1662      2355      2255      8041      7528      4650      4661      3750      3832      3296      3295      2560      2670
dram[8]:       2070      2006      1620      1617      2188      2425      8182      7970      4920      4592      3818      3535      3510      3465      2639      2683
dram[9]:       2085      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2603      2742
dram[10]:       2313      2271      1726      1761      2475      2526      8779      9069      4469      4854      3608      3651      3390      3194      2684      2852
dram[11]:       2087      2202      1734      1659      2468      2167      8268      8102      4764      4751      3711      3663      3304      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688632 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003534
n_activity=364689 dram_eff=0.1135
bk0: 699a 11677686i bk1: 694a 11678844i bk2: 616a 11681901i bk3: 610a 11681171i bk4: 592a 11683807i bk5: 579a 11684533i bk6: 545a 11686491i bk7: 556a 11686893i bk8: 584a 11684901i bk9: 560a 11686389i bk10: 563a 11687601i bk11: 590a 11686209i bk12: 547a 11691342i bk13: 557a 11689720i bk14: 634a 11683167i bk15: 630a 11682851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003534 
total_CMD = 11709005 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11492615 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11709005 
n_nop = 11688632 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000878 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001740 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012320 
queue_avg = 0.064885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0648853
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688342 n_act=5262 n_pre=5246 n_ref_event=0 n_req=9834 n_rd=9646 n_rd_L2_A=0 n_write=0 n_wr_bk=752 bw_util=0.003552
n_activity=367862 dram_eff=0.1131
bk0: 716a 11677184i bk1: 714a 11677515i bk2: 611a 11682514i bk3: 642a 11678961i bk4: 586a 11684282i bk5: 590a 11684359i bk6: 558a 11686733i bk7: 569a 11687527i bk8: 579a 11685200i bk9: 543a 11686960i bk10: 587a 11685451i bk11: 579a 11686965i bk12: 554a 11690856i bk13: 569a 11689751i bk14: 634a 11682979i bk15: 615a 11683457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465528
Row_Buffer_Locality_read = 0.464752
Row_Buffer_Locality_write = 0.505319
Bank_Level_Parallism = 1.920214
Bank_Level_Parallism_Col = 1.881953
Bank_Level_Parallism_Ready = 1.872446
write_to_read_ratio_blp_rw_average = 0.052035
GrpLevelPara = 1.371219 

BW Util details:
bwutil = 0.003552 
total_CMD = 11709005 
util_bw = 41592 
Wasted_Col = 99718 
Wasted_Row = 79864 
Idle = 11487831 

BW Util Bottlenecks: 
RCDc_limit = 106825 
RCDWRc_limit = 716 
WTRc_limit = 3265 
RTWc_limit = 4441 
CCDLc_limit = 2504 
rwq = 0 
CCDLc_limit_alone = 2029 
WTRc_limit_alone = 3001 
RTWc_limit_alone = 4230 

Commands details: 
total_CMD = 11709005 
n_nop = 11688342 
Read = 9646 
Write = 0 
L2_Alloc = 0 
L2_WB = 752 
n_act = 5262 
n_pre = 5246 
n_ref = 0 
n_req = 9834 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 10508 
issued_total_col = 10398 
Row_Bus_Util =  0.000897 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001765 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011760 
queue_avg = 0.063655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0636554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688729 n_act=5130 n_pre=5114 n_ref_event=0 n_req=9736 n_rd=9554 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.003513
n_activity=360095 dram_eff=0.1142
bk0: 707a 11678787i bk1: 713a 11677696i bk2: 618a 11681674i bk3: 616a 11681214i bk4: 585a 11683540i bk5: 558a 11684739i bk6: 564a 11686324i bk7: 553a 11685450i bk8: 556a 11685664i bk9: 542a 11687159i bk10: 580a 11687486i bk11: 588a 11685633i bk12: 562a 11691698i bk13: 568a 11689755i bk14: 623a 11683665i bk15: 621a 11683551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473706
Row_Buffer_Locality_read = 0.474252
Row_Buffer_Locality_write = 0.445055
Bank_Level_Parallism = 1.965697
Bank_Level_Parallism_Col = 1.847913
Bank_Level_Parallism_Ready = 1.722398
write_to_read_ratio_blp_rw_average = 0.058015
GrpLevelPara = 1.400632 

BW Util details:
bwutil = 0.003513 
total_CMD = 11709005 
util_bw = 41128 
Wasted_Col = 95794 
Wasted_Row = 77417 
Idle = 11494666 

BW Util Bottlenecks: 
RCDc_limit = 102961 
RCDWRc_limit = 765 
WTRc_limit = 3659 
RTWc_limit = 5260 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2474 
WTRc_limit_alone = 3430 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11709005 
n_nop = 11688729 
Read = 9554 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 5130 
n_pre = 5114 
n_ref = 0 
n_req = 9736 
total_req = 10282 

Dual Bus Interface Util: 
issued_total_row = 10244 
issued_total_col = 10282 
Row_Bus_Util =  0.000875 
CoL_Bus_Util = 0.000878 
Either_Row_CoL_Bus_Util = 0.001732 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012330 
queue_avg = 0.068370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0683702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688646 n_act=5152 n_pre=5136 n_ref_event=0 n_req=9734 n_rd=9535 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003529
n_activity=363581 dram_eff=0.1137
bk0: 717a 11677451i bk1: 706a 11677244i bk2: 609a 11680682i bk3: 609a 11680127i bk4: 576a 11684599i bk5: 566a 11686273i bk6: 557a 11686460i bk7: 534a 11687148i bk8: 551a 11686929i bk9: 553a 11687916i bk10: 595a 11685893i bk11: 563a 11688707i bk12: 568a 11690068i bk13: 552a 11690103i bk14: 625a 11684811i bk15: 654a 11682151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471338
Row_Buffer_Locality_read = 0.472470
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927882
Bank_Level_Parallism_Col = 1.836408
Bank_Level_Parallism_Ready = 1.719375
write_to_read_ratio_blp_rw_average = 0.059324
GrpLevelPara = 1.388643 

BW Util details:
bwutil = 0.003529 
total_CMD = 11709005 
util_bw = 41324 
Wasted_Col = 97169 
Wasted_Row = 78631 
Idle = 11491881 

BW Util Bottlenecks: 
RCDc_limit = 103656 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2904 
rwq = 0 
CCDLc_limit_alone = 2362 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11709005 
n_nop = 11688646 
Read = 9535 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5152 
n_pre = 5136 
n_ref = 0 
n_req = 9734 
total_req = 10331 

Dual Bus Interface Util: 
issued_total_row = 10288 
issued_total_col = 10331 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012771 
queue_avg = 0.065849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0658486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11689021 n_act=5046 n_pre=5030 n_ref_event=0 n_req=9636 n_rd=9449 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003483
n_activity=362752 dram_eff=0.1124
bk0: 692a 11678207i bk1: 689a 11679280i bk2: 604a 11682151i bk3: 621a 11681341i bk4: 560a 11685280i bk5: 583a 11684435i bk6: 534a 11688836i bk7: 523a 11687855i bk8: 580a 11685549i bk9: 575a 11686520i bk10: 575a 11686731i bk11: 562a 11686193i bk12: 554a 11690379i bk13: 541a 11691337i bk14: 638a 11684124i bk15: 618a 11685443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476961
Row_Buffer_Locality_read = 0.477934
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.922213
Bank_Level_Parallism_Col = 1.917599
Bank_Level_Parallism_Ready = 1.902157
write_to_read_ratio_blp_rw_average = 0.053266
GrpLevelPara = 1.388590 

BW Util details:
bwutil = 0.003483 
total_CMD = 11709005 
util_bw = 40788 
Wasted_Col = 95591 
Wasted_Row = 77794 
Idle = 11494832 

BW Util Bottlenecks: 
RCDc_limit = 101932 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 2034 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11709005 
n_nop = 11689021 
Read = 9449 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5046 
n_pre = 5030 
n_ref = 0 
n_req = 9636 
total_req = 10197 

Dual Bus Interface Util: 
issued_total_row = 10076 
issued_total_col = 10197 
Row_Bus_Util =  0.000861 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001707 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014462 
queue_avg = 0.065932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0659319
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688835 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9702 n_rd=9512 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003509
n_activity=365332 dram_eff=0.1125
bk0: 700a 11679321i bk1: 706a 11679598i bk2: 603a 11683343i bk3: 638a 11681523i bk4: 589a 11684038i bk5: 560a 11687281i bk6: 559a 11687177i bk7: 559a 11686003i bk8: 563a 11685324i bk9: 554a 11686226i bk10: 578a 11687073i bk11: 577a 11685975i bk12: 543a 11691768i bk13: 557a 11689804i bk14: 614a 11683596i bk15: 612a 11684964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474954
Row_Buffer_Locality_read = 0.475715
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912937
Bank_Level_Parallism_Col = 1.845736
Bank_Level_Parallism_Ready = 1.728294
write_to_read_ratio_blp_rw_average = 0.057279
GrpLevelPara = 1.369339 

BW Util details:
bwutil = 0.003509 
total_CMD = 11709005 
util_bw = 41088 
Wasted_Col = 96289 
Wasted_Row = 78215 
Idle = 11493413 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2259 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11709005 
n_nop = 11688835 
Read = 9512 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9702 
total_req = 10272 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10272 
Row_Bus_Util =  0.000870 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014179 
queue_avg = 0.060345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0603448
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688619 n_act=5121 n_pre=5105 n_ref_event=0 n_req=9770 n_rd=9571 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003542
n_activity=367840 dram_eff=0.1127
bk0: 715a 11678753i bk1: 711a 11676890i bk2: 621a 11682717i bk3: 616a 11680038i bk4: 597a 11685134i bk5: 561a 11684742i bk6: 570a 11685646i bk7: 536a 11687311i bk8: 560a 11686007i bk9: 580a 11684639i bk10: 552a 11689167i bk11: 574a 11686776i bk12: 565a 11688849i bk13: 527a 11691616i bk14: 644a 11684472i bk15: 642a 11684686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476459
Row_Buffer_Locality_read = 0.476857
Row_Buffer_Locality_write = 0.457286
Bank_Level_Parallism = 1.923072
Bank_Level_Parallism_Col = 1.865165
Bank_Level_Parallism_Ready = 1.741394
write_to_read_ratio_blp_rw_average = 0.060451
GrpLevelPara = 1.376955 

BW Util details:
bwutil = 0.003542 
total_CMD = 11709005 
util_bw = 41468 
Wasted_Col = 96911 
Wasted_Row = 79147 
Idle = 11491479 

BW Util Bottlenecks: 
RCDc_limit = 102942 
RCDWRc_limit = 901 
WTRc_limit = 2972 
RTWc_limit = 4492 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2213 
WTRc_limit_alone = 2785 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11709005 
n_nop = 11688619 
Read = 9571 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5121 
n_pre = 5105 
n_ref = 0 
n_req = 9770 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10226 
issued_total_col = 10367 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001741 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010154 
queue_avg = 0.063669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.063669
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688976 n_act=5001 n_pre=4985 n_ref_event=0 n_req=9679 n_rd=9475 n_rd_L2_A=0 n_write=0 n_wr_bk=813 bw_util=0.003515
n_activity=356772 dram_eff=0.1153
bk0: 687a 11680130i bk1: 698a 11678115i bk2: 604a 11682750i bk3: 650a 11679211i bk4: 565a 11684919i bk5: 567a 11685686i bk6: 531a 11686629i bk7: 554a 11686329i bk8: 567a 11685301i bk9: 565a 11685360i bk10: 582a 11685612i bk11: 574a 11686979i bk12: 545a 11689656i bk13: 554a 11689429i bk14: 615a 11687356i bk15: 617a 11683082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483831
Row_Buffer_Locality_read = 0.483905
Row_Buffer_Locality_write = 0.480392
Bank_Level_Parallism = 1.983919
Bank_Level_Parallism_Col = 1.926957
Bank_Level_Parallism_Ready = 1.882296
write_to_read_ratio_blp_rw_average = 0.059615
GrpLevelPara = 1.394577 

BW Util details:
bwutil = 0.003515 
total_CMD = 11709005 
util_bw = 41152 
Wasted_Col = 94258 
Wasted_Row = 75976 
Idle = 11497619 

BW Util Bottlenecks: 
RCDc_limit = 100181 
RCDWRc_limit = 848 
WTRc_limit = 4022 
RTWc_limit = 4578 
CCDLc_limit = 3020 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 3643 
RTWc_limit_alone = 4195 

Commands details: 
total_CMD = 11709005 
n_nop = 11688976 
Read = 9475 
Write = 0 
L2_Alloc = 0 
L2_WB = 813 
n_act = 5001 
n_pre = 4985 
n_ref = 0 
n_req = 9679 
total_req = 10288 

Dual Bus Interface Util: 
issued_total_row = 9986 
issued_total_col = 10288 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.001711 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012232 
queue_avg = 0.066998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.066998
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688661 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9765 n_rd=9565 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003541
n_activity=360572 dram_eff=0.115
bk0: 707a 11677726i bk1: 724a 11677282i bk2: 629a 11682258i bk3: 621a 11682472i bk4: 572a 11686447i bk5: 579a 11683082i bk6: 531a 11688289i bk7: 537a 11687204i bk8: 565a 11687078i bk9: 563a 11686351i bk10: 594a 11685279i bk11: 601a 11685018i bk12: 534a 11690666i bk13: 559a 11688876i bk14: 614a 11686692i bk15: 635a 11684942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477931
Row_Buffer_Locality_read = 0.478097
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946106
Bank_Level_Parallism_Col = 1.936110
Bank_Level_Parallism_Ready = 1.921065
write_to_read_ratio_blp_rw_average = 0.052813
GrpLevelPara = 1.388793 

BW Util details:
bwutil = 0.003541 
total_CMD = 11709005 
util_bw = 41460 
Wasted_Col = 95441 
Wasted_Row = 76848 
Idle = 11495256 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2396 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11709005 
n_nop = 11688661 
Read = 9565 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9765 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10365 
Row_Bus_Util =  0.000870 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010470 
queue_avg = 0.061041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610415
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688555 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9817 n_rd=9628 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003547
n_activity=364788 dram_eff=0.1139
bk0: 703a 11678655i bk1: 707a 11678559i bk2: 620a 11683306i bk3: 616a 11682354i bk4: 590a 11684766i bk5: 587a 11684097i bk6: 554a 11685636i bk7: 549a 11687118i bk8: 578a 11686669i bk9: 584a 11685600i bk10: 584a 11687612i bk11: 590a 11687142i bk12: 561a 11690802i bk13: 546a 11690433i bk14: 624a 11684573i bk15: 635a 11684186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474585
Row_Buffer_Locality_read = 0.474761
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891113
Bank_Level_Parallism_Col = 1.806151
Bank_Level_Parallism_Ready = 1.671013
write_to_read_ratio_blp_rw_average = 0.059366
GrpLevelPara = 1.374530 

BW Util details:
bwutil = 0.003547 
total_CMD = 11709005 
util_bw = 41536 
Wasted_Col = 98099 
Wasted_Row = 78943 
Idle = 11490427 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3252 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11709005 
n_nop = 11688555 
Read = 9628 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9817 
total_req = 10384 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10384 
Row_Bus_Util =  0.000881 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001747 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012029 
queue_avg = 0.060666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0606661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11689071 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9649 n_rd=9459 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.00349
n_activity=359508 dram_eff=0.1137
bk0: 675a 11680585i bk1: 698a 11680806i bk2: 598a 11684328i bk3: 611a 11680544i bk4: 557a 11686512i bk5: 556a 11685361i bk6: 554a 11686340i bk7: 557a 11686053i bk8: 565a 11686685i bk9: 569a 11686549i bk10: 588a 11685655i bk11: 581a 11686440i bk12: 551a 11690517i bk13: 562a 11691015i bk14: 631a 11685277i bk15: 606a 11684658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484403
Row_Buffer_Locality_read = 0.483455
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924503
Bank_Level_Parallism_Col = 1.928923
Bank_Level_Parallism_Ready = 1.925940
write_to_read_ratio_blp_rw_average = 0.052942
GrpLevelPara = 1.380251 

BW Util details:
bwutil = 0.003490 
total_CMD = 11709005 
util_bw = 40868 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11496749 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11709005 
n_nop = 11689071 
Read = 9459 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9649 
total_req = 10217 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10217 
Row_Bus_Util =  0.000849 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001702 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.062922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0629217
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11709005 n_nop=11688979 n_act=5035 n_pre=5019 n_ref_event=0 n_req=9616 n_rd=9419 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003487
n_activity=359804 dram_eff=0.1135
bk0: 712a 11678898i bk1: 701a 11678774i bk2: 594a 11681593i bk3: 596a 11680395i bk4: 561a 11686552i bk5: 583a 11685520i bk6: 554a 11686721i bk7: 535a 11686819i bk8: 580a 11685939i bk9: 549a 11686038i bk10: 575a 11686331i bk11: 565a 11686740i bk12: 548a 11689668i bk13: 548a 11690546i bk14: 598a 11686077i bk15: 620a 11683732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477017
Row_Buffer_Locality_read = 0.477545
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933236
Bank_Level_Parallism_Col = 1.923123
Bank_Level_Parallism_Ready = 1.866997
write_to_read_ratio_blp_rw_average = 0.051778
GrpLevelPara = 1.376443 

BW Util details:
bwutil = 0.003487 
total_CMD = 11709005 
util_bw = 40828 
Wasted_Col = 95831 
Wasted_Row = 77907 
Idle = 11494439 

BW Util Bottlenecks: 
RCDc_limit = 101642 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11709005 
n_nop = 11688979 
Read = 9419 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5035 
n_pre = 5019 
n_ref = 0 
n_req = 9616 
total_req = 10207 

Dual Bus Interface Util: 
issued_total_row = 10054 
issued_total_col = 10207 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000872 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011735 
queue_avg = 0.061293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0612927

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62645, Miss = 5976, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60307, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62174, Miss = 6021, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63218, Miss = 6017, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62896, Miss = 5995, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61272, Miss = 5959, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 60973, Miss = 5998, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61924, Miss = 5937, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63644, Miss = 5937, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62269, Miss = 5913, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112252, Miss = 5950, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61853, Miss = 5963, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89651, Miss = 6024, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61331, Miss = 5947, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60933, Miss = 5897, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61008, Miss = 5977, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62905, Miss = 5950, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61234, Miss = 6021, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60758, Miss = 6014, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60824, Miss = 6014, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61514, Miss = 5919, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63367, Miss = 5938, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62007, Miss = 5921, Miss_rate = 0.095, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60019, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1560978
L2_total_cache_misses = 143153
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78611
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1560978
icnt_total_pkts_simt_to_mem=1560978
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1560978
Req_Network_cycles = 4565875
Req_Network_injected_packets_per_cycle =       0.3419 
Req_Network_conflicts_per_cycle =       0.1213
Req_Network_conflicts_per_cycle_util =       1.2613
Req_Bank_Level_Parallism =       3.5556
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2986
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0659

Reply_Network_injected_packets_num = 1560978
Reply_Network_cycles = 4565875
Reply_Network_injected_packets_per_cycle =        0.3419
Reply_Network_conflicts_per_cycle =        0.1673
Reply_Network_conflicts_per_cycle_util =       1.7292
Reply_Bank_Level_Parallism =       3.5340
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0613
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 5 sec (6605 sec)
gpgpu_simulation_rate = 2480 (inst/sec)
gpgpu_simulation_rate = 691 (cycle/sec)
gpgpu_silicon_slowdown = 1975397x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 20: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 8292
gpu_sim_insn = 10232
gpu_ipc =       1.2340
gpu_tot_sim_cycle = 4574167
gpu_tot_sim_insn = 16390842
gpu_tot_ipc =       3.5834
gpu_tot_issued_cta = 918
gpu_occupancy = 11.4694% 
gpu_tot_occupancy = 23.5780% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0373
partiton_level_parallism_total  =       0.3413
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.5538
L2_BW  =       1.6277 GB/Sec
L2_BW_total  =      14.9092 GB/Sec
gpu_total_sim_rate=2478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112039, Miss = 47419, Miss_rate = 0.423, Pending_hits = 2726, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118571, Miss = 47715, Miss_rate = 0.402, Pending_hits = 2843, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105240, Miss = 43164, Miss_rate = 0.410, Pending_hits = 2878, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 102111, Miss = 41258, Miss_rate = 0.404, Pending_hits = 3160, Reservation_fails = 16862
	L1D_cache_core[18]: Access = 99133, Miss = 40244, Miss_rate = 0.406, Pending_hits = 2623, Reservation_fails = 17158
	L1D_cache_core[19]: Access = 97193, Miss = 39093, Miss_rate = 0.402, Pending_hits = 2804, Reservation_fails = 14866
	L1D_cache_core[20]: Access = 88692, Miss = 34176, Miss_rate = 0.385, Pending_hits = 3176, Reservation_fails = 20853
	L1D_cache_core[21]: Access = 78179, Miss = 30557, Miss_rate = 0.391, Pending_hits = 2958, Reservation_fails = 18500
	L1D_cache_core[22]: Access = 71616, Miss = 28059, Miss_rate = 0.392, Pending_hits = 2797, Reservation_fails = 17661
	L1D_cache_core[23]: Access = 71920, Miss = 28243, Miss_rate = 0.393, Pending_hits = 3774, Reservation_fails = 17879
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2965367
	L1D_total_cache_misses = 1171080
	L1D_total_cache_miss_rate = 0.3949
	L1D_total_cache_pending_hits = 88925
	L1D_total_cache_reservation_fails = 598626
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1694009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 855240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 584696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 248466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 88925
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2886640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78727

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 135269
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 13930
ctas_completed 918, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85763360
gpgpu_n_tot_w_icount = 2680105
gpgpu_n_stall_shd_mem = 1269148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1482560
gpgpu_n_mem_write_global = 78727
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3632077
gpgpu_n_store_insn = 232334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1256454
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1013072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256076
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542552	W0_Idle:30390108	W0_Scoreboard:41446415	W1:1119438	W2:386762	W3:207093	W4:131767	W5:89914	W6:66394	W7:50300	W8:47256	W9:39927	W10:33008	W11:29103	W12:28264	W13:22230	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11630	W23:11473	W24:11698	W25:12318	W26:12818	W27:11102	W28:9842	W29:9598	W30:8939	W31:7130	W32:198745
single_issue_nums: WS0:687507	WS1:686256	WS2:661307	WS3:645035	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8829648 {8:1103706,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3149080 {40:78727,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44148240 {40:1103706,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 629816 {8:78727,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 286 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:86411 	1004 	1636 	3182 	4417 	5269 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1077201 	398229 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	842966 	121928 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1042416 	272157 	141976 	56242 	25482 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24785 	2348 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        44        26 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        39 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        30        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.689977  1.841432  1.736264  1.833333  1.993377  1.953642  1.835570  1.904437  1.865204  1.955480  2.079422  1.986885  2.333333  2.216535  1.748649  1.746594 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.944444  1.993007  1.832298  1.940351  1.993356  2.137681  2.196079  2.178030  1.762295  1.852071 
dram[2]:  1.675862  1.799511  1.921450  1.843023  1.834356  1.938776  1.938356  1.822368  1.843648  1.964413  2.172794  1.990033  2.210117  2.068592  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.107527  2.010453  1.833333  1.942238  1.931507  1.958477  1.942308  2.272727  2.153558  2.126437  1.860058  1.746073 
dram[4]:  1.721154  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905455  1.882166  1.996599  1.905844  1.945763  2.105660  2.137255  1.897959  1.947531 
dram[5]:  1.699530  1.736967  1.916409  1.791781  1.798799  2.138577  1.921233  1.836066  1.907285  1.855738  2.066667  1.852201  2.283333  2.097015  1.947205  1.943925 
dram[6]:  1.793689  1.654709  1.822857  1.763231  1.917981  1.900332  1.842949  2.014925  1.932432  1.885714  2.132576  2.031250  2.106227  2.309013  1.987879  1.852691 
dram[7]:  1.793451  1.832487  1.786744  1.752632  1.923333  1.993104  2.003745  2.007169  1.976109  1.949664  1.963576  2.003425  2.129771  2.112360  2.083056  1.920732 
dram[8]:  1.689655  1.641138  1.894428  1.820000  1.993127  1.909385  2.003745  1.852234  2.006944  2.010453  1.917722  1.863222  2.134387  2.096654  2.049020  2.097087 
dram[9]:  1.756626  1.688222  1.859649  1.847953  1.863777  1.957377  1.796774  1.817881  1.986532  1.853583  1.996644  2.161870  2.116105  2.234818  1.882006  1.911504 
dram[10]:  1.834211  1.782716  1.924765  1.794286  2.061818  1.871287  1.813725  1.860000  1.965870  2.010381  1.923077  2.080420  2.219124  2.218750  1.872093  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.950658  1.847176  1.887719  1.960265  1.985866  2.161765  2.132841  2.214286  2.262295  1.942857  1.819484 
average row locality = 116721/61183 = 1.907736
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       584       560       563       590       547       557       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       587       579       555       570       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       580       588       564       568       623       621 
dram[3]:       717       706       609       609       576       566       557       534       551       553       595       563       570       552       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       576       575       562       554       541       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       554       578       577       543       557       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       552       574       570       531       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       582       574       549       557       615       617 
dram[8]:       707       724       629       621       572       579       531       537       565       563       594       601       534       559       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       584       590       561       546       624       635 
dram[10]:       675       698       598       611       557       556       554       557       565       569       588       581       551       562       631       606 
dram[11]:       712       701       594       596       561       583       554       535       580       549       575       565       550       548       598       620 
total dram reads = 114394
bank skew: 724/523 = 1.38
chip skew: 9648/9421 = 1.02
number of total write accesses:
dram[0]:       104       104        64        68        40        44         8         8        44        44        52        64        24        24        52        44 
dram[1]:       116        96        68        68        44        48         8         4        44        40        52        44        20        20        44        44 
dram[2]:        88        92        72        72        52        48         8         4        40        40        44        44        16        20        44        48 
dram[3]:       108       100        68        64        48        44        16        16        52        52        44        48        20        12        52        52 
dram[4]:        96       100        68        64        48        44         4         4        44        44        48        48        16        16        52        52 
dram[5]:        96       108        64        64        40        44         8         4        52        48        44        48        20        20        52        48 
dram[6]:        96       108        68        68        44        44        20        16        48        56        44        44        20        28        48        48 
dram[7]:        97        96        64        64        48        44        16        24        48        64        44        44        36        28        48        52 
dram[8]:       112       104        68        64        32        44        16         8        52        56        48        48        24        20        52        52 
dram[9]:       104        96        64        64        48        40        12         0        48        44        44        44        16        24        56        52 
dram[10]:        88        96        64        66        40        44         4         4        44        48        48        56        24        24        52        56 
dram[11]:        96        88        64        68        44        40         8        12        48        52        52        52        32        16        56        60 
total dram writes = 9303
min_bank_accesses = 0!
chip skew: 817/732 = 1.12
average mf latency per bank:
dram[0]:       2230      2186      1706      1766      1936      1970      8900      7620      4613      5044      3720      3443      3520      3488      2603      2689
dram[1]:       2010      2058      1617      1604      1824      1949      7987      8286      4846      5285      3670      3908      3316      3294      2559      2871
dram[2]:       2188      2206      1702      1696      2096      2296      8389      8887      5002      4743      4110      3512      3375      3436      2743      2567
dram[3]:       2068      2172      1637      1633      2214      2078      7887      8444      4838      4686      3727      3967      3444      3488      2694      2455
dram[4]:       2177      2114      1689      1709      2121      2040      8632      9101      4913      4287      3922      4025      3494      3654      2536      2551
dram[5]:       2108      2191      1724      1692      2112      2457      8843      8717     20978      5048      3825      3909      3737      3485      2675      2722
dram[6]:       2149      2103      1608      1662      2189      2213      7339      8487      4837      4673     14557      3466      3359      3507      2690      2450
dram[7]:       2226      2309      1754      1664      2355      2255      8041      7476      4650      4661      3750      3832      3282      3284      2562      2671
dram[8]:       2070      2006      1622      1619      2188      2425      8182      7970      4921      4592      3818      3535      3510      3465      2640      2685
dram[9]:       2086      2242      1569      1779      2119      2568      7612      8691      4548      4721      3396      3864      3440      3528      2605      2744
dram[10]:       2313      2271      1726      1763      2475      2526      8779      9069      4470      4855      3608      3651      3390      3194      2684      2852
dram[11]:       2087      2203      1735      1659      2468      2167      8268      8102      4765      4751      3711      3663      3295      3377      2855      2680
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709895 n_act=5148 n_pre=5132 n_ref_event=0 n_req=9753 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003527
n_activity=364689 dram_eff=0.1135
bk0: 699a 11698949i bk1: 694a 11700107i bk2: 616a 11703164i bk3: 610a 11702434i bk4: 592a 11705070i bk5: 579a 11705796i bk6: 545a 11707754i bk7: 556a 11708156i bk8: 584a 11706164i bk9: 560a 11707652i bk10: 563a 11708864i bk11: 590a 11707472i bk12: 547a 11712605i bk13: 557a 11710983i bk14: 634a 11704430i bk15: 630a 11704114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472778
Row_Buffer_Locality_read = 0.473001
Row_Buffer_Locality_write = 0.461929
Bank_Level_Parallism = 1.951301
Bank_Level_Parallism_Col = 1.895426
Bank_Level_Parallism_Ready = 1.835931
write_to_read_ratio_blp_rw_average = 0.054053
GrpLevelPara = 1.396696 

BW Util details:
bwutil = 0.003527 
total_CMD = 11730268 
util_bw = 41376 
Wasted_Col = 96883 
Wasted_Row = 78131 
Idle = 11513878 

BW Util Bottlenecks: 
RCDc_limit = 103444 
RCDWRc_limit = 748 
WTRc_limit = 3838 
RTWc_limit = 4515 
CCDLc_limit = 2938 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 3472 
RTWc_limit_alone = 4099 

Commands details: 
total_CMD = 11730268 
n_nop = 11709895 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5148 
n_pre = 5132 
n_ref = 0 
n_req = 9753 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 10280 
issued_total_col = 10344 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012320 
queue_avg = 0.064768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0647677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709589 n_act=5265 n_pre=5249 n_ref_event=0 n_req=9838 n_rd=9648 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003549
n_activity=368078 dram_eff=0.1131
bk0: 716a 11698444i bk1: 714a 11698777i bk2: 611a 11703777i bk3: 642a 11700224i bk4: 586a 11705547i bk5: 590a 11705624i bk6: 558a 11707980i bk7: 569a 11708704i bk8: 579a 11706463i bk9: 543a 11708224i bk10: 587a 11706715i bk11: 579a 11708229i bk12: 555a 11712071i bk13: 570a 11710964i bk14: 634a 11704238i bk15: 615a 11704717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465440
Row_Buffer_Locality_read = 0.464656
Row_Buffer_Locality_write = 0.505263
Bank_Level_Parallism = 1.919921
Bank_Level_Parallism_Col = 1.881275
Bank_Level_Parallism_Ready = 1.871617
write_to_read_ratio_blp_rw_average = 0.052524
GrpLevelPara = 1.370991 

BW Util details:
bwutil = 0.003549 
total_CMD = 11730268 
util_bw = 41632 
Wasted_Col = 99796 
Wasted_Row = 79890 
Idle = 11508950 

BW Util Bottlenecks: 
RCDc_limit = 106873 
RCDWRc_limit = 728 
WTRc_limit = 3283 
RTWc_limit = 4459 
CCDLc_limit = 2516 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 3019 
RTWc_limit_alone = 4248 

Commands details: 
total_CMD = 11730268 
n_nop = 11709589 
Read = 9648 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5265 
n_pre = 5249 
n_ref = 0 
n_req = 9838 
total_req = 10408 

Dual Bus Interface Util: 
issued_total_row = 10514 
issued_total_col = 10408 
Row_Bus_Util =  0.000896 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001763 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011751 
queue_avg = 0.063540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.06354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709984 n_act=5131 n_pre=5115 n_ref_event=0 n_req=9739 n_rd=9556 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.003508
n_activity=360219 dram_eff=0.1142
bk0: 707a 11700050i bk1: 713a 11698959i bk2: 618a 11702937i bk3: 616a 11702477i bk4: 585a 11704803i bk5: 558a 11706002i bk6: 564a 11707569i bk7: 553a 11706713i bk8: 556a 11706927i bk9: 542a 11708422i bk10: 580a 11708750i bk11: 588a 11706897i bk12: 564a 11712913i bk13: 568a 11711016i bk14: 623a 11704927i bk15: 621a 11704813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473765
Row_Buffer_Locality_read = 0.474257
Row_Buffer_Locality_write = 0.448087
Bank_Level_Parallism = 1.965551
Bank_Level_Parallism_Col = 1.847596
Bank_Level_Parallism_Ready = 1.721983
write_to_read_ratio_blp_rw_average = 0.058155
GrpLevelPara = 1.400482 

BW Util details:
bwutil = 0.003508 
total_CMD = 11730268 
util_bw = 41152 
Wasted_Col = 95824 
Wasted_Row = 77419 
Idle = 11515873 

BW Util Bottlenecks: 
RCDc_limit = 102985 
RCDWRc_limit = 765 
WTRc_limit = 3677 
RTWc_limit = 5260 
CCDLc_limit = 3076 
rwq = 0 
CCDLc_limit_alone = 2480 
WTRc_limit_alone = 3448 
RTWc_limit_alone = 4893 

Commands details: 
total_CMD = 11730268 
n_nop = 11709984 
Read = 9556 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 5131 
n_pre = 5115 
n_ref = 0 
n_req = 9739 
total_req = 10288 

Dual Bus Interface Util: 
issued_total_row = 10246 
issued_total_col = 10288 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.000877 
Either_Row_CoL_Bus_Util = 0.001729 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012325 
queue_avg = 0.068246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0682463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709905 n_act=5153 n_pre=5137 n_ref_event=0 n_req=9736 n_rd=9537 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003524
n_activity=363683 dram_eff=0.1136
bk0: 717a 11698713i bk1: 706a 11698507i bk2: 609a 11701945i bk3: 609a 11701390i bk4: 576a 11705862i bk5: 566a 11707536i bk6: 557a 11707723i bk7: 534a 11708411i bk8: 551a 11708192i bk9: 553a 11709180i bk10: 595a 11707157i bk11: 563a 11709971i bk12: 570a 11711278i bk13: 552a 11711365i bk14: 625a 11706073i bk15: 654a 11703413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.471343
Row_Buffer_Locality_read = 0.472476
Row_Buffer_Locality_write = 0.417085
Bank_Level_Parallism = 1.927632
Bank_Level_Parallism_Col = 1.836197
Bank_Level_Parallism_Ready = 1.719238
write_to_read_ratio_blp_rw_average = 0.059309
GrpLevelPara = 1.388545 

BW Util details:
bwutil = 0.003524 
total_CMD = 11730268 
util_bw = 41332 
Wasted_Col = 97195 
Wasted_Row = 78655 
Idle = 11513086 

BW Util Bottlenecks: 
RCDc_limit = 103680 
RCDWRc_limit = 926 
WTRc_limit = 3270 
RTWc_limit = 5214 
CCDLc_limit = 2906 
rwq = 0 
CCDLc_limit_alone = 2364 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4854 

Commands details: 
total_CMD = 11730268 
n_nop = 11709905 
Read = 9537 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5153 
n_pre = 5137 
n_ref = 0 
n_req = 9736 
total_req = 10333 

Dual Bus Interface Util: 
issued_total_row = 10290 
issued_total_col = 10333 
Row_Bus_Util =  0.000877 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001736 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012768 
queue_avg = 0.065733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0657331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11710281 n_act=5047 n_pre=5031 n_ref_event=0 n_req=9637 n_rd=9450 n_rd_L2_A=0 n_write=0 n_wr_bk=748 bw_util=0.003477
n_activity=362854 dram_eff=0.1124
bk0: 692a 11699470i bk1: 689a 11700543i bk2: 604a 11703414i bk3: 621a 11702604i bk4: 560a 11706543i bk5: 583a 11705698i bk6: 534a 11710099i bk7: 523a 11709118i bk8: 580a 11706812i bk9: 576a 11707735i bk10: 575a 11707993i bk11: 562a 11707456i bk12: 554a 11711642i bk13: 541a 11712600i bk14: 638a 11705387i bk15: 618a 11706706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476912
Row_Buffer_Locality_read = 0.477884
Row_Buffer_Locality_write = 0.427807
Bank_Level_Parallism = 1.921988
Bank_Level_Parallism_Col = 1.917410
Bank_Level_Parallism_Ready = 1.902069
write_to_read_ratio_blp_rw_average = 0.053255
GrpLevelPara = 1.388510 

BW Util details:
bwutil = 0.003477 
total_CMD = 11730268 
util_bw = 40792 
Wasted_Col = 95615 
Wasted_Row = 77818 
Idle = 11516043 

BW Util Bottlenecks: 
RCDc_limit = 101956 
RCDWRc_limit = 802 
WTRc_limit = 2805 
RTWc_limit = 3955 
CCDLc_limit = 2577 
rwq = 0 
CCDLc_limit_alone = 2034 
WTRc_limit_alone = 2596 
RTWc_limit_alone = 3621 

Commands details: 
total_CMD = 11730268 
n_nop = 11710281 
Read = 9450 
Write = 0 
L2_Alloc = 0 
L2_WB = 748 
n_act = 5047 
n_pre = 5031 
n_ref = 0 
n_req = 9637 
total_req = 10198 

Dual Bus Interface Util: 
issued_total_row = 10078 
issued_total_col = 10198 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.001704 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014459 
queue_avg = 0.065812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0658124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11710098 n_act=5100 n_pre=5084 n_ref_event=0 n_req=9702 n_rd=9512 n_rd_L2_A=0 n_write=0 n_wr_bk=760 bw_util=0.003503
n_activity=365332 dram_eff=0.1125
bk0: 700a 11700584i bk1: 706a 11700861i bk2: 603a 11704606i bk3: 638a 11702786i bk4: 589a 11705301i bk5: 560a 11708544i bk6: 559a 11708440i bk7: 559a 11707266i bk8: 563a 11706587i bk9: 554a 11707489i bk10: 578a 11708336i bk11: 577a 11707238i bk12: 543a 11713031i bk13: 557a 11711067i bk14: 614a 11704859i bk15: 612a 11706227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474954
Row_Buffer_Locality_read = 0.475715
Row_Buffer_Locality_write = 0.436842
Bank_Level_Parallism = 1.912937
Bank_Level_Parallism_Col = 1.845736
Bank_Level_Parallism_Ready = 1.728294
write_to_read_ratio_blp_rw_average = 0.057279
GrpLevelPara = 1.369339 

BW Util details:
bwutil = 0.003503 
total_CMD = 11730268 
util_bw = 41088 
Wasted_Col = 96289 
Wasted_Row = 78215 
Idle = 11514676 

BW Util Bottlenecks: 
RCDc_limit = 103092 
RCDWRc_limit = 752 
WTRc_limit = 3410 
RTWc_limit = 5240 
CCDLc_limit = 2794 
rwq = 0 
CCDLc_limit_alone = 2259 
WTRc_limit_alone = 3152 
RTWc_limit_alone = 4963 

Commands details: 
total_CMD = 11730268 
n_nop = 11710098 
Read = 9512 
Write = 0 
L2_Alloc = 0 
L2_WB = 760 
n_act = 5100 
n_pre = 5084 
n_ref = 0 
n_req = 9702 
total_req = 10272 

Dual Bus Interface Util: 
issued_total_row = 10184 
issued_total_col = 10272 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.000876 
Either_Row_CoL_Bus_Util = 0.001719 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014179 
queue_avg = 0.060235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0602354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709865 n_act=5123 n_pre=5107 n_ref_event=0 n_req=9780 n_rd=9580 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.00354
n_activity=367976 dram_eff=0.1128
bk0: 715a 11700016i bk1: 711a 11698153i bk2: 621a 11703980i bk3: 616a 11701301i bk4: 597a 11706397i bk5: 561a 11706005i bk6: 570a 11706891i bk7: 536a 11708574i bk8: 560a 11707270i bk9: 580a 11705902i bk10: 552a 11710430i bk11: 574a 11708040i bk12: 570a 11710034i bk13: 531a 11712795i bk14: 644a 11705733i bk15: 642a 11705949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476789
Row_Buffer_Locality_read = 0.477140
Row_Buffer_Locality_write = 0.460000
Bank_Level_Parallism = 1.923127
Bank_Level_Parallism_Col = 1.865228
Bank_Level_Parallism_Ready = 1.740571
write_to_read_ratio_blp_rw_average = 0.060497
GrpLevelPara = 1.377305 

BW Util details:
bwutil = 0.003540 
total_CMD = 11730268 
util_bw = 41520 
Wasted_Col = 96935 
Wasted_Row = 79170 
Idle = 11512643 

BW Util Bottlenecks: 
RCDc_limit = 102968 
RCDWRc_limit = 901 
WTRc_limit = 3016 
RTWc_limit = 4492 
CCDLc_limit = 2783 
rwq = 0 
CCDLc_limit_alone = 2219 
WTRc_limit_alone = 2829 
RTWc_limit_alone = 4115 

Commands details: 
total_CMD = 11730268 
n_nop = 11709865 
Read = 9580 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5123 
n_pre = 5107 
n_ref = 0 
n_req = 9780 
total_req = 10380 

Dual Bus Interface Util: 
issued_total_row = 10230 
issued_total_col = 10380 
Row_Bus_Util =  0.000872 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010146 
queue_avg = 0.063585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0635852
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11710226 n_act=5002 n_pre=4986 n_ref_event=0 n_req=9687 n_rd=9482 n_rd_L2_A=0 n_write=0 n_wr_bk=817 bw_util=0.003512
n_activity=356943 dram_eff=0.1154
bk0: 687a 11701393i bk1: 698a 11699378i bk2: 604a 11704013i bk3: 650a 11700474i bk4: 565a 11706182i bk5: 567a 11706949i bk6: 531a 11707892i bk7: 554a 11707554i bk8: 567a 11706564i bk9: 565a 11706623i bk10: 582a 11706876i bk11: 574a 11708243i bk12: 549a 11710821i bk13: 557a 11710691i bk14: 615a 11708618i bk15: 617a 11704344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484154
Row_Buffer_Locality_read = 0.484181
Row_Buffer_Locality_write = 0.482927
Bank_Level_Parallism = 1.983604
Bank_Level_Parallism_Col = 1.926671
Bank_Level_Parallism_Ready = 1.881460
write_to_read_ratio_blp_rw_average = 0.059742
GrpLevelPara = 1.394653 

BW Util details:
bwutil = 0.003512 
total_CMD = 11730268 
util_bw = 41196 
Wasted_Col = 94306 
Wasted_Row = 76000 
Idle = 11518766 

BW Util Bottlenecks: 
RCDc_limit = 100201 
RCDWRc_limit = 848 
WTRc_limit = 4046 
RTWc_limit = 4596 
CCDLc_limit = 3030 
rwq = 0 
CCDLc_limit_alone = 2268 
WTRc_limit_alone = 3667 
RTWc_limit_alone = 4213 

Commands details: 
total_CMD = 11730268 
n_nop = 11710226 
Read = 9482 
Write = 0 
L2_Alloc = 0 
L2_WB = 817 
n_act = 5002 
n_pre = 4986 
n_ref = 0 
n_req = 9687 
total_req = 10299 

Dual Bus Interface Util: 
issued_total_row = 9988 
issued_total_col = 10299 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.000878 
Either_Row_CoL_Bus_Util = 0.001709 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012224 
queue_avg = 0.066892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0668916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709924 n_act=5104 n_pre=5088 n_ref_event=0 n_req=9765 n_rd=9565 n_rd_L2_A=0 n_write=0 n_wr_bk=800 bw_util=0.003534
n_activity=360572 dram_eff=0.115
bk0: 707a 11698989i bk1: 724a 11698545i bk2: 629a 11703521i bk3: 621a 11703735i bk4: 572a 11707710i bk5: 579a 11704345i bk6: 531a 11709552i bk7: 537a 11708467i bk8: 565a 11708341i bk9: 563a 11707614i bk10: 594a 11706542i bk11: 601a 11706281i bk12: 534a 11711929i bk13: 559a 11710139i bk14: 614a 11707955i bk15: 635a 11706205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477931
Row_Buffer_Locality_read = 0.478097
Row_Buffer_Locality_write = 0.470000
Bank_Level_Parallism = 1.946106
Bank_Level_Parallism_Col = 1.936110
Bank_Level_Parallism_Ready = 1.921065
write_to_read_ratio_blp_rw_average = 0.052813
GrpLevelPara = 1.388793 

BW Util details:
bwutil = 0.003534 
total_CMD = 11730268 
util_bw = 41460 
Wasted_Col = 95441 
Wasted_Row = 76848 
Idle = 11516519 

BW Util Bottlenecks: 
RCDc_limit = 102162 
RCDWRc_limit = 875 
WTRc_limit = 3857 
RTWc_limit = 3064 
CCDLc_limit = 2396 
rwq = 0 
CCDLc_limit_alone = 1925 
WTRc_limit_alone = 3606 
RTWc_limit_alone = 2844 

Commands details: 
total_CMD = 11730268 
n_nop = 11709924 
Read = 9565 
Write = 0 
L2_Alloc = 0 
L2_WB = 800 
n_act = 5104 
n_pre = 5088 
n_ref = 0 
n_req = 9765 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 10192 
issued_total_col = 10365 
Row_Bus_Util =  0.000869 
CoL_Bus_Util = 0.000884 
Either_Row_CoL_Bus_Util = 0.001734 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010470 
queue_avg = 0.060931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609308
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11709818 n_act=5164 n_pre=5148 n_ref_event=0 n_req=9817 n_rd=9628 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003541
n_activity=364788 dram_eff=0.1139
bk0: 703a 11699918i bk1: 707a 11699822i bk2: 620a 11704569i bk3: 616a 11703617i bk4: 590a 11706029i bk5: 587a 11705360i bk6: 554a 11706899i bk7: 549a 11708381i bk8: 578a 11707932i bk9: 584a 11706863i bk10: 584a 11708875i bk11: 590a 11708405i bk12: 561a 11712065i bk13: 546a 11711696i bk14: 624a 11705836i bk15: 635a 11705449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474585
Row_Buffer_Locality_read = 0.474761
Row_Buffer_Locality_write = 0.465608
Bank_Level_Parallism = 1.891113
Bank_Level_Parallism_Col = 1.806151
Bank_Level_Parallism_Ready = 1.671013
write_to_read_ratio_blp_rw_average = 0.059366
GrpLevelPara = 1.374530 

BW Util details:
bwutil = 0.003541 
total_CMD = 11730268 
util_bw = 41536 
Wasted_Col = 98099 
Wasted_Row = 78943 
Idle = 11511690 

BW Util Bottlenecks: 
RCDc_limit = 104543 
RCDWRc_limit = 836 
WTRc_limit = 3328 
RTWc_limit = 5248 
CCDLc_limit = 3252 
rwq = 0 
CCDLc_limit_alone = 2464 
WTRc_limit_alone = 2990 
RTWc_limit_alone = 4798 

Commands details: 
total_CMD = 11730268 
n_nop = 11709818 
Read = 9628 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5164 
n_pre = 5148 
n_ref = 0 
n_req = 9817 
total_req = 10384 

Dual Bus Interface Util: 
issued_total_row = 10312 
issued_total_col = 10384 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012029 
queue_avg = 0.060556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0605562
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11710334 n_act=4981 n_pre=4965 n_ref_event=0 n_req=9649 n_rd=9459 n_rd_L2_A=0 n_write=0 n_wr_bk=758 bw_util=0.003484
n_activity=359508 dram_eff=0.1137
bk0: 675a 11701848i bk1: 698a 11702069i bk2: 598a 11705591i bk3: 611a 11701807i bk4: 557a 11707775i bk5: 556a 11706624i bk6: 554a 11707603i bk7: 557a 11707316i bk8: 565a 11707948i bk9: 569a 11707812i bk10: 588a 11706918i bk11: 581a 11707703i bk12: 551a 11711780i bk13: 562a 11712278i bk14: 631a 11706540i bk15: 606a 11705921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484403
Row_Buffer_Locality_read = 0.483455
Row_Buffer_Locality_write = 0.531579
Bank_Level_Parallism = 1.924503
Bank_Level_Parallism_Col = 1.928923
Bank_Level_Parallism_Ready = 1.925940
write_to_read_ratio_blp_rw_average = 0.052942
GrpLevelPara = 1.380251 

BW Util details:
bwutil = 0.003484 
total_CMD = 11730268 
util_bw = 40868 
Wasted_Col = 94372 
Wasted_Row = 77016 
Idle = 11518012 

BW Util Bottlenecks: 
RCDc_limit = 100858 
RCDWRc_limit = 611 
WTRc_limit = 2333 
RTWc_limit = 4148 
CCDLc_limit = 2423 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2174 
RTWc_limit_alone = 3900 

Commands details: 
total_CMD = 11730268 
n_nop = 11710334 
Read = 9459 
Write = 0 
L2_Alloc = 0 
L2_WB = 758 
n_act = 4981 
n_pre = 4965 
n_ref = 0 
n_req = 9649 
total_req = 10217 

Dual Bus Interface Util: 
issued_total_row = 9946 
issued_total_col = 10217 
Row_Bus_Util =  0.000848 
CoL_Bus_Util = 0.000871 
Either_Row_CoL_Bus_Util = 0.001699 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011488 
queue_avg = 0.062808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0628077
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11730268 n_nop=11710238 n_act=5036 n_pre=5020 n_ref_event=0 n_req=9618 n_rd=9421 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003481
n_activity=359928 dram_eff=0.1135
bk0: 712a 11700160i bk1: 701a 11700036i bk2: 594a 11702855i bk3: 596a 11701658i bk4: 561a 11707815i bk5: 583a 11706783i bk6: 554a 11707984i bk7: 535a 11708083i bk8: 580a 11707203i bk9: 549a 11707302i bk10: 575a 11707595i bk11: 565a 11708004i bk12: 550a 11710883i bk13: 548a 11711808i bk14: 598a 11707339i bk15: 620a 11704994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477022
Row_Buffer_Locality_read = 0.477550
Row_Buffer_Locality_write = 0.451777
Bank_Level_Parallism = 1.933004
Bank_Level_Parallism_Col = 1.922926
Bank_Level_Parallism_Ready = 1.866828
write_to_read_ratio_blp_rw_average = 0.051767
GrpLevelPara = 1.376362 

BW Util details:
bwutil = 0.003481 
total_CMD = 11730268 
util_bw = 40836 
Wasted_Col = 95855 
Wasted_Row = 77931 
Idle = 11515646 

BW Util Bottlenecks: 
RCDc_limit = 101666 
RCDWRc_limit = 736 
WTRc_limit = 3313 
RTWc_limit = 3912 
CCDLc_limit = 2500 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 3066 
RTWc_limit_alone = 3600 

Commands details: 
total_CMD = 11730268 
n_nop = 11710238 
Read = 9421 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5036 
n_pre = 5020 
n_ref = 0 
n_req = 9618 
total_req = 10209 

Dual Bus Interface Util: 
issued_total_row = 10056 
issued_total_col = 10209 
Row_Bus_Util =  0.000857 
CoL_Bus_Util = 0.000870 
Either_Row_CoL_Bus_Util = 0.001708 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011732 
queue_avg = 0.061182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0611816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62652, Miss = 5978, Miss_rate = 0.095, Pending_hits = 739, Reservation_fails = 268
L2_cache_bank[1]: Access = 60313, Miss = 5972, Miss_rate = 0.099, Pending_hits = 706, Reservation_fails = 541
L2_cache_bank[2]: Access = 62182, Miss = 6022, Miss_rate = 0.097, Pending_hits = 642, Reservation_fails = 267
L2_cache_bank[3]: Access = 63226, Miss = 6018, Miss_rate = 0.095, Pending_hits = 681, Reservation_fails = 460
L2_cache_bank[4]: Access = 62910, Miss = 5997, Miss_rate = 0.095, Pending_hits = 652, Reservation_fails = 849
L2_cache_bank[5]: Access = 61280, Miss = 5959, Miss_rate = 0.097, Pending_hits = 687, Reservation_fails = 718
L2_cache_bank[6]: Access = 61002, Miss = 6005, Miss_rate = 0.098, Pending_hits = 595, Reservation_fails = 1191
L2_cache_bank[7]: Access = 61943, Miss = 5941, Miss_rate = 0.096, Pending_hits = 697, Reservation_fails = 558
L2_cache_bank[8]: Access = 63670, Miss = 5941, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 181
L2_cache_bank[9]: Access = 62285, Miss = 5917, Miss_rate = 0.095, Pending_hits = 709, Reservation_fails = 310
L2_cache_bank[10]: Access = 112264, Miss = 5950, Miss_rate = 0.053, Pending_hits = 728, Reservation_fails = 784
L2_cache_bank[11]: Access = 61861, Miss = 5963, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89677, Miss = 6029, Miss_rate = 0.067, Pending_hits = 663, Reservation_fails = 524
L2_cache_bank[13]: Access = 61355, Miss = 5951, Miss_rate = 0.097, Pending_hits = 690, Reservation_fails = 513
L2_cache_bank[14]: Access = 60959, Miss = 5901, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61029, Miss = 5980, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 62916, Miss = 5952, Miss_rate = 0.095, Pending_hits = 665, Reservation_fails = 379
L2_cache_bank[17]: Access = 61244, Miss = 6021, Miss_rate = 0.098, Pending_hits = 626, Reservation_fails = 923
L2_cache_bank[18]: Access = 60764, Miss = 6014, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 60828, Miss = 6014, Miss_rate = 0.099, Pending_hits = 612, Reservation_fails = 777
L2_cache_bank[20]: Access = 61517, Miss = 5920, Miss_rate = 0.096, Pending_hits = 675, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63373, Miss = 5939, Miss_rate = 0.094, Pending_hits = 673, Reservation_fails = 538
L2_cache_bank[22]: Access = 62015, Miss = 5925, Miss_rate = 0.096, Pending_hits = 599, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60022, Miss = 5893, Miss_rate = 0.098, Pending_hits = 654, Reservation_fails = 1117
L2_total_cache_accesses = 1561287
L2_total_cache_misses = 143202
L2_total_cache_miss_rate = 0.0917
L2_total_cache_pending_hits = 16049
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1352117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16049
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1482560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 78727
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1561287
icnt_total_pkts_simt_to_mem=1561287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1561287
Req_Network_cycles = 4574167
Req_Network_injected_packets_per_cycle =       0.3413 
Req_Network_conflicts_per_cycle =       0.1211
Req_Network_conflicts_per_cycle_util =       1.2604
Req_Bank_Level_Parallism =       3.5538
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2981
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0658

Reply_Network_injected_packets_num = 1561287
Reply_Network_cycles = 4574167
Reply_Network_injected_packets_per_cycle =        0.3413
Reply_Network_conflicts_per_cycle =        0.1670
Reply_Network_conflicts_per_cycle_util =       1.7280
Reply_Bank_Level_Parallism =       3.5322
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0612
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 13 sec (6613 sec)
gpgpu_simulation_rate = 2478 (inst/sec)
gpgpu_simulation_rate = 691 (cycle/sec)
gpgpu_silicon_slowdown = 1975397x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (6,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 21: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 13189
gpu_sim_insn = 97750
gpu_ipc =       7.4115
gpu_tot_sim_cycle = 4587356
gpu_tot_sim_insn = 16488592
gpu_tot_ipc =       3.5944
gpu_tot_issued_cta = 924
gpu_occupancy = 17.4168% 
gpu_tot_occupancy = 23.5657% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5938
partiton_level_parallism_total  =       0.3421
partiton_level_parallism_util =       2.0736
partiton_level_parallism_util_total  =       3.5412
L2_BW  =      25.9384 GB/Sec
L2_BW_total  =      14.9409 GB/Sec
gpu_total_sim_rate=2485

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77309, Miss = 33291, Miss_rate = 0.431, Pending_hits = 2841, Reservation_fails = 22857
	L1D_cache_core[1]: Access = 73284, Miss = 29925, Miss_rate = 0.408, Pending_hits = 2094, Reservation_fails = 22520
	L1D_cache_core[2]: Access = 62195, Miss = 26964, Miss_rate = 0.434, Pending_hits = 2219, Reservation_fails = 19329
	L1D_cache_core[3]: Access = 69339, Miss = 30196, Miss_rate = 0.435, Pending_hits = 2952, Reservation_fails = 21737
	L1D_cache_core[4]: Access = 73039, Miss = 31783, Miss_rate = 0.435, Pending_hits = 2865, Reservation_fails = 22833
	L1D_cache_core[5]: Access = 63311, Miss = 28621, Miss_rate = 0.452, Pending_hits = 2208, Reservation_fails = 21569
	L1D_cache_core[6]: Access = 65740, Miss = 29262, Miss_rate = 0.445, Pending_hits = 2858, Reservation_fails = 19274
	L1D_cache_core[7]: Access = 71859, Miss = 30781, Miss_rate = 0.428, Pending_hits = 3112, Reservation_fails = 19964
	L1D_cache_core[8]: Access = 221929, Miss = 72419, Miss_rate = 0.326, Pending_hits = 3427, Reservation_fails = 22352
	L1D_cache_core[9]: Access = 171975, Miss = 67373, Miss_rate = 0.392, Pending_hits = 2775, Reservation_fails = 24689
	L1D_cache_core[10]: Access = 158084, Miss = 66413, Miss_rate = 0.420, Pending_hits = 3508, Reservation_fails = 22731
	L1D_cache_core[11]: Access = 142292, Miss = 58400, Miss_rate = 0.410, Pending_hits = 2505, Reservation_fails = 22053
	L1D_cache_core[12]: Access = 134422, Miss = 51925, Miss_rate = 0.386, Pending_hits = 2162, Reservation_fails = 18975
	L1D_cache_core[13]: Access = 118603, Miss = 50260, Miss_rate = 0.424, Pending_hits = 3444, Reservation_fails = 20328
	L1D_cache_core[14]: Access = 112039, Miss = 47419, Miss_rate = 0.423, Pending_hits = 2726, Reservation_fails = 19251
	L1D_cache_core[15]: Access = 118571, Miss = 47715, Miss_rate = 0.402, Pending_hits = 2843, Reservation_fails = 19936
	L1D_cache_core[16]: Access = 105240, Miss = 43164, Miss_rate = 0.410, Pending_hits = 2878, Reservation_fails = 20830
	L1D_cache_core[17]: Access = 102111, Miss = 41258, Miss_rate = 0.404, Pending_hits = 3160, Reservation_fails = 16862
	L1D_cache_core[18]: Access = 100965, Miss = 41290, Miss_rate = 0.409, Pending_hits = 2937, Reservation_fails = 17621
	L1D_cache_core[19]: Access = 99069, Miss = 40110, Miss_rate = 0.405, Pending_hits = 3178, Reservation_fails = 15672
	L1D_cache_core[20]: Access = 90618, Miss = 35245, Miss_rate = 0.389, Pending_hits = 3503, Reservation_fails = 21445
	L1D_cache_core[21]: Access = 80071, Miss = 31634, Miss_rate = 0.395, Pending_hits = 3269, Reservation_fails = 19309
	L1D_cache_core[22]: Access = 73603, Miss = 29050, Miss_rate = 0.395, Pending_hits = 3156, Reservation_fails = 18294
	L1D_cache_core[23]: Access = 73412, Miss = 29001, Miss_rate = 0.395, Pending_hits = 4090, Reservation_fails = 18253
	L1D_cache_core[24]: Access = 71023, Miss = 28881, Miss_rate = 0.407, Pending_hits = 3726, Reservation_fails = 17300
	L1D_cache_core[25]: Access = 145315, Miss = 33803, Miss_rate = 0.233, Pending_hits = 3402, Reservation_fails = 18059
	L1D_cache_core[26]: Access = 72258, Miss = 28910, Miss_rate = 0.400, Pending_hits = 3556, Reservation_fails = 18314
	L1D_cache_core[27]: Access = 66913, Miss = 26839, Miss_rate = 0.401, Pending_hits = 2986, Reservation_fails = 17895
	L1D_cache_core[28]: Access = 67805, Miss = 27496, Miss_rate = 0.406, Pending_hits = 3412, Reservation_fails = 17754
	L1D_cache_core[29]: Access = 93978, Miss = 37610, Miss_rate = 0.400, Pending_hits = 3134, Reservation_fails = 24297
	L1D_total_cache_accesses = 2976372
	L1D_total_cache_misses = 1177038
	L1D_total_cache_miss_rate = 0.3955
	L1D_total_cache_pending_hits = 90926
	L1D_total_cache_reservation_fails = 602303
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1695181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90926
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 858225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 587790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 250565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 90926
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2894897
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81475

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 138363
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 449427
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14513
ctas_completed 924, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7590, 3687, 6006, 5098, 4455, 6854, 6024, 6236, 2512, 853, 951, 1184, 1064, 1359, 1216, 799, 444, 479, 754, 415, 1058, 1035, 655, 879, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 85938560
gpgpu_n_tot_w_icount = 2685580
gpgpu_n_stall_shd_mem = 1273494
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1487644
gpgpu_n_mem_write_global = 81475
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3642017
gpgpu_n_store_insn = 235330
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1270278
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1017016
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 256478
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:544097	W0_Idle:30429172	W0_Scoreboard:41550899	W1:1120675	W2:387168	W3:207312	W4:131904	W5:90001	W6:66526	W7:50366	W8:47256	W9:39938	W10:33019	W11:29103	W12:28278	W13:22243	W14:21258	W15:20038	W16:19036	W17:16311	W18:13394	W19:12882	W20:10430	W21:10007	W22:11630	W23:11473	W24:11698	W25:12332	W26:12878	W27:11116	W28:9938	W29:9787	W30:9237	W31:7466	W32:200880
single_issue_nums: WS0:689065	WS1:687630	WS2:662587	WS3:646298	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8870320 {8:1108790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3259000 {40:81475,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 44351600 {40:1108790,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 651800 {8:81475,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 285 
avg_icnt2mem_latency = 64 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 6 
mrq_lat_table:86791 	1005 	1638 	3185 	4423 	5271 	6370 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1083560 	399702 	77350 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	850119 	122607 	143101 	82629 	3908 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1047786 	273857 	142639 	56337 	25486 	18355 	4659 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24833 	2367 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        58        61        61        32        42 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        60        54        55        43        30 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        59        59        61        56        31 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        64        47 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        29        40 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        52        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        41 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.692308  1.839286  1.736264  1.833333  1.993377  1.953642  1.835570  1.907850  1.865625  1.955480  2.104316  1.980520  2.357143  2.234375  1.749326  1.744565 
dram[1]:  1.602151  1.625551  1.764045  1.694087  1.932039  1.973770  1.947917  1.996503  1.829721  1.937063  2.000000  2.140794  2.223529  2.204545  1.762295  1.852071 
dram[2]:  1.674312  1.797561  1.921450  1.843023  1.834356  1.942177  1.938356  1.822368  1.843648  1.964539  2.168498  2.003311  2.220077  2.089928  1.853801  1.793201 
dram[3]:  1.714286  1.665148  1.748603  1.698370  2.111111  2.010453  1.836601  1.942238  1.931973  1.955172  1.942492  2.275591  2.176030  2.148855  1.860058  1.744125 
dram[4]:  1.723558  1.724638  1.859281  1.851744  2.042857  1.873817  2.034220  1.905797  1.879365  2.003401  1.919094  1.939394  2.123595  2.142857  1.895349  1.947531 
dram[5]:  1.699530  1.733491  1.916409  1.791781  1.801802  2.138577  1.921233  1.839344  1.904290  1.856209  2.066434  1.853583  2.307054  2.118959  1.944272  1.943925 
dram[6]:  1.793689  1.656951  1.822857  1.761111  1.917981  1.900332  1.842949  2.014925  1.932660  1.885714  2.135338  2.027397  2.116788  2.320513  1.987879  1.852691 
dram[7]:  1.789474  1.832911  1.786744  1.752632  1.923333  1.996552  2.003745  2.007169  1.972789  1.949833  1.983498  2.020339  2.132576  2.115672  2.083056  1.920732 
dram[8]:  1.691954  1.643326  1.894428  1.820000  1.993127  1.909385  2.007491  1.855670  1.996564  2.010453  1.930599  1.887879  2.137255  2.103704  2.049020  2.097087 
dram[9]:  1.754808  1.686636  1.859649  1.847953  1.866873  1.957377  1.800000  1.817881  1.989933  1.854037  2.016667  2.182143  2.118959  2.253012  1.882006  1.911504 
dram[10]:  1.834211  1.787654  1.924765  1.794286  2.061818  1.871287  1.820261  1.863333  1.962585  2.006896  1.926984  2.097561  2.242064  2.241245  1.872093  2.026144 
dram[11]:  1.672727  1.713270  1.752874  1.717087  2.007018  1.953947  1.844371  1.891228  1.957237  1.989437  2.179487  2.135531  2.238095  2.280488  1.942857  1.819484 
average row locality = 117115/61296 = 1.910647
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       694       616       610       592       579       545       556       586       560       572       593       555       565       634       630 
dram[1]:       716       714       611       642       586       590       558       569       579       543       592       582       562       577       634       615 
dram[2]:       707       713       618       616       585       558       564       553       556       542       581       594       570       576       623       621 
dram[3]:       717       706       609       609       576       566       557       534       553       553       597       566       576       560       625       654 
dram[4]:       692       689       604       621       560       583       534       523       580       578       580       563       562       549       638       618 
dram[5]:       700       706       603       638       589       560       559       559       563       554       580       582       551       565       614       612 
dram[6]:       715       711       621       616       597       561       570       536       560       580       556       579       573       535       644       642 
dram[7]:       687       698       604       650       565       567       531       554       567       565       590       584       553       559       615       617 
dram[8]:       707       724       629       621       572       579       531       537       567       563       600       611       538       563       614       635 
dram[9]:       703       707       620       616       590       587       554       549       578       584       593       599       565       554       624       635 
dram[10]:       675       698       598       611       557       556       554       557       566       570       594       588       559       570       631       606 
dram[11]:       712       701       594       596       561       583       554       535       582       549       582       569       556       556       598       620 
total dram reads = 114689
bank skew: 724/523 = 1.38
chip skew: 9670/9448 = 1.02
number of total write accesses:
dram[0]:       108       108        64        68        40        44         8        12        44        44        52        68        24        28        60        48 
dram[1]:       116        96        68        68        44        48        12         8        48        44        56        44        20        20        44        44 
dram[2]:        92        96        72        72        52        52         8         4        40        48        44        44        20        20        44        48 
dram[3]:       108       100        68        64        52        44        20        16        60        56        44        48        20        12        52        56 
dram[4]:       100       100        68        64        48        44         4        12        48        44        52        52        20        24        56        52 
dram[5]:        96       116        64        64        44        44         8         8        56        56        44        52        20        20        56        48 
dram[6]:        96       112        68        72        44        44        20        16        56        56        48        52        28        32        48        48 
dram[7]:       105       104        64        64        48        48        16        24        52        72        44        48        40        32        48        52 
dram[8]:       116       108        68        64        32        44        20        12        56        56        48        48        28        20        52        52 
dram[9]:       108       100        64        64        52        40        16         0        60        52        48        48        20        28        56        52 
dram[10]:        88       104        64        66        40        44        12         8        44        48        52        56        24        24        52        56 
dram[11]:        96        88        64        68        44        44        12        16        52        64        52        56        32        20        56        60 
total dram writes = 9699
min_bank_accesses = 0!
chip skew: 861/756 = 1.14
average mf latency per bank:
dram[0]:       2233      2190      1709      1766      1942      1979      8905      7570      4645      5092      3681      3413      3510      3460      2591      2692
dram[1]:       2023      2069      1618      1605      1833      1955      7935      8233      4862      5299      3626      3894      3315      3295      2577      2887
dram[2]:       2187      2207      1705      1698      2099      2283      8394      8894      5041      4724      4106      3487      3357      3436      2766      2585
dram[3]:       2077      2179      1639      1637      2202      2081      7838      8449      4796      4697      3717      3953      3453      3483      2711      2463
dram[4]:       2176      2124      1692      1710      2123      2043      8638      8971      4918      4308      3873      3995      3467      3598      2542      2568
dram[5]:       2123      2180      1727      1694      2102      2461      8850      8661     20878      5016      3815      3863      3727      3482      2678      2741
dram[6]:       2159      2098      1611      1654      2192      2213      7342      8494      4808      4713     14372      3401      3321      3482      2705      2467
dram[7]:       2214      2298      1757      1666      2358      2243      8047      7484      4664      4645      3712      3764      3258      3271      2580      2687
dram[8]:       2071      2008      1625      1619      2192      2427      8130      7919      4919      4633      3796      3497      3484      3462      2659      2703
dram[9]:       2086      2243      1576      1788      2109      2568      7568      8696      4508      4706      3340      3799      3415      3496      2626      2765
dram[10]:       2322      2258      1734      1768      2478      2529      8659      9012      4513      4895      3559      3625      3387      3195      2706      2876
dram[11]:       2097      2215      1736      1661      2472      2156      8218      8049      4763      4706      3682      3622      3303      3349      2873      2702
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743632 n_act=5159 n_pre=5143 n_ref_event=0 n_req=9791 n_rd=9586 n_rd_L2_A=0 n_write=0 n_wr_bk=820 bw_util=0.003538
n_activity=365918 dram_eff=0.1138
bk0: 699a 11732729i bk1: 694a 11733869i bk2: 616a 11736981i bk3: 610a 11736253i bk4: 592a 11738890i bk5: 579a 11739617i bk6: 545a 11741576i bk7: 556a 11741936i bk8: 586a 11739939i bk9: 560a 11741476i bk10: 572a 11742607i bk11: 593a 11741138i bk12: 555a 11746374i bk13: 565a 11744685i bk14: 634a 11738110i bk15: 630a 11737846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.473700
Row_Buffer_Locality_read = 0.474025
Row_Buffer_Locality_write = 0.458537
Bank_Level_Parallism = 1.949772
Bank_Level_Parallism_Col = 1.893362
Bank_Level_Parallism_Ready = 1.831195
write_to_read_ratio_blp_rw_average = 0.055946
GrpLevelPara = 1.396389 

BW Util details:
bwutil = 0.003538 
total_CMD = 11764089 
util_bw = 41624 
Wasted_Col = 97151 
Wasted_Row = 78289 
Idle = 11547025 

BW Util Bottlenecks: 
RCDc_limit = 103580 
RCDWRc_limit = 809 
WTRc_limit = 3862 
RTWc_limit = 4608 
CCDLc_limit = 2970 
rwq = 0 
CCDLc_limit_alone = 2188 
WTRc_limit_alone = 3496 
RTWc_limit_alone = 4192 

Commands details: 
total_CMD = 11764089 
n_nop = 11743632 
Read = 9586 
Write = 0 
L2_Alloc = 0 
L2_WB = 820 
n_act = 5159 
n_pre = 5143 
n_ref = 0 
n_req = 9791 
total_req = 10406 

Dual Bus Interface Util: 
issued_total_row = 10302 
issued_total_col = 10406 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001739 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012270 
queue_avg = 0.064581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0645815
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743358 n_act=5270 n_pre=5254 n_ref_event=0 n_req=9865 n_rd=9670 n_rd_L2_A=0 n_write=0 n_wr_bk=780 bw_util=0.003553
n_activity=368933 dram_eff=0.1133
bk0: 716a 11732263i bk1: 714a 11732596i bk2: 611a 11737598i bk3: 642a 11734045i bk4: 586a 11739371i bk5: 590a 11739448i bk6: 558a 11741767i bk7: 569a 11742491i bk8: 579a 11740232i bk9: 543a 11741962i bk10: 592a 11740430i bk11: 582a 11741999i bk12: 562a 11745886i bk13: 577a 11744780i bk14: 634a 11738056i bk15: 615a 11738535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.466396
Row_Buffer_Locality_read = 0.465667
Row_Buffer_Locality_write = 0.502564
Bank_Level_Parallism = 1.918600
Bank_Level_Parallism_Col = 1.879572
Bank_Level_Parallism_Ready = 1.868155
write_to_read_ratio_blp_rw_average = 0.053967
GrpLevelPara = 1.370336 

BW Util details:
bwutil = 0.003553 
total_CMD = 11764089 
util_bw = 41800 
Wasted_Col = 99954 
Wasted_Row = 79985 
Idle = 11542350 

BW Util Bottlenecks: 
RCDc_limit = 106917 
RCDWRc_limit = 766 
WTRc_limit = 3283 
RTWc_limit = 4513 
CCDLc_limit = 2546 
rwq = 0 
CCDLc_limit_alone = 2071 
WTRc_limit_alone = 3019 
RTWc_limit_alone = 4302 

Commands details: 
total_CMD = 11764089 
n_nop = 11743358 
Read = 9670 
Write = 0 
L2_Alloc = 0 
L2_WB = 780 
n_act = 5270 
n_pre = 5254 
n_ref = 0 
n_req = 9865 
total_req = 10450 

Dual Bus Interface Util: 
issued_total_row = 10524 
issued_total_col = 10450 
Row_Bus_Util =  0.000895 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001762 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011722 
queue_avg = 0.063357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0633573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743745 n_act=5139 n_pre=5123 n_ref_event=0 n_req=9766 n_rd=9577 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.003513
n_activity=361145 dram_eff=0.1144
bk0: 707a 11733786i bk1: 713a 11732720i bk2: 618a 11736755i bk3: 616a 11736295i bk4: 585a 11738622i bk5: 558a 11739805i bk6: 564a 11741391i bk7: 553a 11740537i bk8: 556a 11740752i bk9: 542a 11742123i bk10: 581a 11742523i bk11: 594a 11740671i bk12: 570a 11746590i bk13: 576a 11744775i bk14: 623a 11738744i bk15: 621a 11738635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474401
Row_Buffer_Locality_read = 0.474992
Row_Buffer_Locality_write = 0.444444
Bank_Level_Parallism = 1.964127
Bank_Level_Parallism_Col = 1.845633
Bank_Level_Parallism_Ready = 1.718881
write_to_read_ratio_blp_rw_average = 0.059778
GrpLevelPara = 1.399715 

BW Util details:
bwutil = 0.003513 
total_CMD = 11764089 
util_bw = 41332 
Wasted_Col = 96034 
Wasted_Row = 77548 
Idle = 11549175 

BW Util Bottlenecks: 
RCDc_limit = 103069 
RCDWRc_limit = 819 
WTRc_limit = 3699 
RTWc_limit = 5314 
CCDLc_limit = 3112 
rwq = 0 
CCDLc_limit_alone = 2516 
WTRc_limit_alone = 3470 
RTWc_limit_alone = 4947 

Commands details: 
total_CMD = 11764089 
n_nop = 11743745 
Read = 9577 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 5139 
n_pre = 5123 
n_ref = 0 
n_req = 9766 
total_req = 10333 

Dual Bus Interface Util: 
issued_total_row = 10262 
issued_total_col = 10333 
Row_Bus_Util =  0.000872 
CoL_Bus_Util = 0.000878 
Either_Row_CoL_Bus_Util = 0.001729 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012338 
queue_avg = 0.068052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0680521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743667 n_act=5160 n_pre=5144 n_ref_event=0 n_req=9763 n_rd=9558 n_rd_L2_A=0 n_write=0 n_wr_bk=820 bw_util=0.003529
n_activity=364622 dram_eff=0.1138
bk0: 717a 11732531i bk1: 706a 11732326i bk2: 609a 11735766i bk3: 609a 11735211i bk4: 576a 11739666i bk5: 566a 11741359i bk6: 557a 11741511i bk7: 534a 11742237i bk8: 553a 11741844i bk9: 553a 11742943i bk10: 597a 11740929i bk11: 566a 11743737i bk12: 576a 11745096i bk13: 560a 11745134i bk14: 625a 11739891i bk15: 654a 11737147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.472088
Row_Buffer_Locality_read = 0.473216
Row_Buffer_Locality_write = 0.419512
Bank_Level_Parallism = 1.926063
Bank_Level_Parallism_Col = 1.834114
Bank_Level_Parallism_Ready = 1.716084
write_to_read_ratio_blp_rw_average = 0.060990
GrpLevelPara = 1.387685 

BW Util details:
bwutil = 0.003529 
total_CMD = 11764089 
util_bw = 41512 
Wasted_Col = 97417 
Wasted_Row = 78770 
Idle = 11546390 

BW Util Bottlenecks: 
RCDc_limit = 103776 
RCDWRc_limit = 965 
WTRc_limit = 3270 
RTWc_limit = 5286 
CCDLc_limit = 2944 
rwq = 0 
CCDLc_limit_alone = 2402 
WTRc_limit_alone = 3088 
RTWc_limit_alone = 4926 

Commands details: 
total_CMD = 11764089 
n_nop = 11743667 
Read = 9558 
Write = 0 
L2_Alloc = 0 
L2_WB = 820 
n_act = 5160 
n_pre = 5144 
n_ref = 0 
n_req = 9763 
total_req = 10378 

Dual Bus Interface Util: 
issued_total_row = 10304 
issued_total_col = 10378 
Row_Bus_Util =  0.000876 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.001736 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012731 
queue_avg = 0.065544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0655441
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11744014 n_act=5059 n_pre=5043 n_ref_event=0 n_req=9671 n_rd=9474 n_rd_L2_A=0 n_write=0 n_wr_bk=788 bw_util=0.003489
n_activity=364093 dram_eff=0.1127
bk0: 692a 11733249i bk1: 689a 11734361i bk2: 604a 11737234i bk3: 621a 11736426i bk4: 560a 11740365i bk5: 583a 11739522i bk6: 534a 11743924i bk7: 523a 11742808i bk8: 580a 11740548i bk9: 578a 11741559i bk10: 580a 11741752i bk11: 563a 11741173i bk12: 562a 11745247i bk13: 549a 11746150i bk14: 638a 11739109i bk15: 618a 11740518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477510
Row_Buffer_Locality_read = 0.478678
Row_Buffer_Locality_write = 0.421320
Bank_Level_Parallism = 1.920142
Bank_Level_Parallism_Col = 1.914335
Bank_Level_Parallism_Ready = 1.896505
write_to_read_ratio_blp_rw_average = 0.055834
GrpLevelPara = 1.387757 

BW Util details:
bwutil = 0.003489 
total_CMD = 11764089 
util_bw = 41048 
Wasted_Col = 95960 
Wasted_Row = 78020 
Idle = 11549061 

BW Util Bottlenecks: 
RCDc_limit = 102063 
RCDWRc_limit = 894 
WTRc_limit = 2860 
RTWc_limit = 4063 
CCDLc_limit = 2629 
rwq = 0 
CCDLc_limit_alone = 2086 
WTRc_limit_alone = 2651 
RTWc_limit_alone = 3729 

Commands details: 
total_CMD = 11764089 
n_nop = 11744014 
Read = 9474 
Write = 0 
L2_Alloc = 0 
L2_WB = 788 
n_act = 5059 
n_pre = 5043 
n_ref = 0 
n_req = 9671 
total_req = 10262 

Dual Bus Interface Util: 
issued_total_row = 10102 
issued_total_col = 10262 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000872 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.014396 
queue_avg = 0.065637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0656369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743838 n_act=5111 n_pre=5095 n_ref_event=0 n_req=9734 n_rd=9535 n_rd_L2_A=0 n_write=0 n_wr_bk=796 bw_util=0.003513
n_activity=366593 dram_eff=0.1127
bk0: 700a 11734404i bk1: 706a 11734538i bk2: 603a 11738423i bk3: 638a 11736604i bk4: 589a 11739102i bk5: 560a 11742365i bk6: 559a 11742262i bk7: 559a 11741051i bk8: 563a 11740353i bk9: 554a 11741219i bk10: 580a 11742110i bk11: 582a 11740862i bk12: 551a 11746758i bk13: 565a 11744832i bk14: 614a 11738621i bk15: 612a 11740045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475550
Row_Buffer_Locality_read = 0.476455
Row_Buffer_Locality_write = 0.432161
Bank_Level_Parallism = 1.910213
Bank_Level_Parallism_Col = 1.842526
Bank_Level_Parallism_Ready = 1.724191
write_to_read_ratio_blp_rw_average = 0.059569
GrpLevelPara = 1.368076 

BW Util details:
bwutil = 0.003513 
total_CMD = 11764089 
util_bw = 41324 
Wasted_Col = 96630 
Wasted_Row = 78427 
Idle = 11547708 

BW Util Bottlenecks: 
RCDc_limit = 103212 
RCDWRc_limit = 839 
WTRc_limit = 3452 
RTWc_limit = 5306 
CCDLc_limit = 2850 
rwq = 0 
CCDLc_limit_alone = 2315 
WTRc_limit_alone = 3194 
RTWc_limit_alone = 5029 

Commands details: 
total_CMD = 11764089 
n_nop = 11743838 
Read = 9535 
Write = 0 
L2_Alloc = 0 
L2_WB = 796 
n_act = 5111 
n_pre = 5095 
n_ref = 0 
n_req = 9734 
total_req = 10331 

Dual Bus Interface Util: 
issued_total_row = 10206 
issued_total_col = 10331 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.000878 
Either_Row_CoL_Bus_Util = 0.001721 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014123 
queue_avg = 0.060066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0600661
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743610 n_act=5133 n_pre=5117 n_ref_event=0 n_req=9806 n_rd=9596 n_rd_L2_A=0 n_write=0 n_wr_bk=840 bw_util=0.003548
n_activity=369083 dram_eff=0.1131
bk0: 715a 11733837i bk1: 711a 11731951i bk2: 621a 11737803i bk3: 616a 11735060i bk4: 597a 11740217i bk5: 561a 11739827i bk6: 570a 11740713i bk7: 536a 11742397i bk8: 560a 11740997i bk9: 580a 11739724i bk10: 556a 11744123i bk11: 579a 11741583i bk12: 573a 11743772i bk13: 535a 11746486i bk14: 644a 11739550i bk15: 642a 11739769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477157
Row_Buffer_Locality_read = 0.477699
Row_Buffer_Locality_write = 0.452381
Bank_Level_Parallism = 1.921403
Bank_Level_Parallism_Col = 1.863558
Bank_Level_Parallism_Ready = 1.737401
write_to_read_ratio_blp_rw_average = 0.062465
GrpLevelPara = 1.376966 

BW Util details:
bwutil = 0.003548 
total_CMD = 11764089 
util_bw = 41744 
Wasted_Col = 97160 
Wasted_Row = 79382 
Idle = 11545803 

BW Util Bottlenecks: 
RCDc_limit = 103036 
RCDWRc_limit = 983 
WTRc_limit = 3040 
RTWc_limit = 4510 
CCDLc_limit = 2829 
rwq = 0 
CCDLc_limit_alone = 2265 
WTRc_limit_alone = 2853 
RTWc_limit_alone = 4133 

Commands details: 
total_CMD = 11764089 
n_nop = 11743610 
Read = 9596 
Write = 0 
L2_Alloc = 0 
L2_WB = 840 
n_act = 5133 
n_pre = 5117 
n_ref = 0 
n_req = 9806 
total_req = 10436 

Dual Bus Interface Util: 
issued_total_row = 10250 
issued_total_col = 10436 
Row_Bus_Util =  0.000871 
CoL_Bus_Util = 0.000887 
Either_Row_CoL_Bus_Util = 0.001741 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010108 
queue_avg = 0.063407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0634069
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743955 n_act=5014 n_pre=4998 n_ref_event=0 n_req=9722 n_rd=9506 n_rd_L2_A=0 n_write=0 n_wr_bk=861 bw_util=0.003525
n_activity=358250 dram_eff=0.1158
bk0: 687a 11735066i bk1: 698a 11733095i bk2: 604a 11737826i bk3: 650a 11734290i bk4: 565a 11740003i bk5: 567a 11740754i bk6: 531a 11741717i bk7: 554a 11741382i bk8: 567a 11740335i bk9: 565a 11740350i bk10: 590a 11740651i bk11: 584a 11741868i bk12: 553a 11744496i bk13: 559a 11744424i bk14: 615a 11742434i bk15: 617a 11738163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484777
Row_Buffer_Locality_read = 0.485062
Row_Buffer_Locality_write = 0.472222
Bank_Level_Parallism = 1.980895
Bank_Level_Parallism_Col = 1.923143
Bank_Level_Parallism_Ready = 1.875931
write_to_read_ratio_blp_rw_average = 0.062747
GrpLevelPara = 1.393436 

BW Util details:
bwutil = 0.003525 
total_CMD = 11764089 
util_bw = 41468 
Wasted_Col = 94630 
Wasted_Row = 76205 
Idle = 11551786 

BW Util Bottlenecks: 
RCDc_limit = 100297 
RCDWRc_limit = 943 
WTRc_limit = 4065 
RTWc_limit = 4702 
CCDLc_limit = 3092 
rwq = 0 
CCDLc_limit_alone = 2330 
WTRc_limit_alone = 3686 
RTWc_limit_alone = 4319 

Commands details: 
total_CMD = 11764089 
n_nop = 11743955 
Read = 9506 
Write = 0 
L2_Alloc = 0 
L2_WB = 861 
n_act = 5014 
n_pre = 4998 
n_ref = 0 
n_req = 9722 
total_req = 10367 

Dual Bus Interface Util: 
issued_total_row = 10012 
issued_total_col = 10367 
Row_Bus_Util =  0.000851 
CoL_Bus_Util = 0.000881 
Either_Row_CoL_Bus_Util = 0.001711 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012168 
queue_avg = 0.066702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0667019
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743680 n_act=5112 n_pre=5096 n_ref_event=0 n_req=9797 n_rd=9591 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.003541
n_activity=361579 dram_eff=0.1152
bk0: 707a 11732784i bk1: 724a 11732327i bk2: 629a 11737341i bk3: 621a 11737555i bk4: 572a 11741533i bk5: 579a 11738168i bk6: 531a 11743348i bk7: 537a 11742243i bk8: 567a 11742012i bk9: 563a 11741436i bk10: 600a 11740292i bk11: 611a 11740045i bk12: 538a 11745609i bk13: 563a 11743871i bk14: 614a 11741770i bk15: 635a 11740023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478820
Row_Buffer_Locality_read = 0.478886
Row_Buffer_Locality_write = 0.475728
Bank_Level_Parallism = 1.945396
Bank_Level_Parallism_Col = 1.935130
Bank_Level_Parallism_Ready = 1.917735
write_to_read_ratio_blp_rw_average = 0.053871
GrpLevelPara = 1.389160 

BW Util details:
bwutil = 0.003541 
total_CMD = 11764089 
util_bw = 41660 
Wasted_Col = 95605 
Wasted_Row = 76971 
Idle = 11549853 

BW Util Bottlenecks: 
RCDc_limit = 102264 
RCDWRc_limit = 905 
WTRc_limit = 3921 
RTWc_limit = 3082 
CCDLc_limit = 2422 
rwq = 0 
CCDLc_limit_alone = 1951 
WTRc_limit_alone = 3670 
RTWc_limit_alone = 2862 

Commands details: 
total_CMD = 11764089 
n_nop = 11743680 
Read = 9591 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 5112 
n_pre = 5096 
n_ref = 0 
n_req = 9797 
total_req = 10415 

Dual Bus Interface Util: 
issued_total_row = 10208 
issued_total_col = 10415 
Row_Bus_Util =  0.000868 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001735 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010486 
queue_avg = 0.060762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607623
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743533 n_act=5176 n_pre=5160 n_ref_event=0 n_req=9860 n_rd=9658 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.003559
n_activity=366276 dram_eff=0.1143
bk0: 703a 11733679i bk1: 707a 11733554i bk2: 620a 11738386i bk3: 616a 11737435i bk4: 590a 11739830i bk5: 587a 11739180i bk6: 554a 11740701i bk7: 549a 11742206i bk8: 578a 11741619i bk9: 584a 11740574i bk10: 593a 11742592i bk11: 599a 11742081i bk12: 565a 11745778i bk13: 554a 11745379i bk14: 624a 11739651i bk15: 635a 11739265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475659
Row_Buffer_Locality_read = 0.475978
Row_Buffer_Locality_write = 0.460396
Bank_Level_Parallism = 1.888655
Bank_Level_Parallism_Col = 1.802931
Bank_Level_Parallism_Ready = 1.665911
write_to_read_ratio_blp_rw_average = 0.062780
GrpLevelPara = 1.373256 

BW Util details:
bwutil = 0.003559 
total_CMD = 11764089 
util_bw = 41864 
Wasted_Col = 98463 
Wasted_Row = 79123 
Idle = 11544639 

BW Util Bottlenecks: 
RCDc_limit = 104633 
RCDWRc_limit = 949 
WTRc_limit = 3388 
RTWc_limit = 5353 
CCDLc_limit = 3336 
rwq = 0 
CCDLc_limit_alone = 2546 
WTRc_limit_alone = 3050 
RTWc_limit_alone = 4901 

Commands details: 
total_CMD = 11764089 
n_nop = 11743533 
Read = 9658 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 5176 
n_pre = 5160 
n_ref = 0 
n_req = 9860 
total_req = 10466 

Dual Bus Interface Util: 
issued_total_row = 10336 
issued_total_col = 10466 
Row_Bus_Util =  0.000879 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001747 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011967 
queue_avg = 0.060382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0603821
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11744084 n_act=4989 n_pre=4973 n_ref_event=0 n_req=9686 n_rd=9490 n_rd_L2_A=0 n_write=0 n_wr_bk=782 bw_util=0.003493
n_activity=360618 dram_eff=0.1139
bk0: 675a 11735667i bk1: 698a 11735830i bk2: 598a 11739411i bk3: 611a 11735629i bk4: 557a 11741597i bk5: 556a 11740446i bk6: 554a 11741385i bk7: 557a 11741102i bk8: 566a 11741725i bk9: 570a 11741589i bk10: 594a 11740548i bk11: 588a 11741462i bk12: 559a 11745474i bk13: 570a 11745977i bk14: 631a 11740354i bk15: 606a 11739738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485546
Row_Buffer_Locality_read = 0.484405
Row_Buffer_Locality_write = 0.540816
Bank_Level_Parallism = 1.923425
Bank_Level_Parallism_Col = 1.927451
Bank_Level_Parallism_Ready = 1.921512
write_to_read_ratio_blp_rw_average = 0.053977
GrpLevelPara = 1.380390 

BW Util details:
bwutil = 0.003493 
total_CMD = 11764089 
util_bw = 41088 
Wasted_Col = 94610 
Wasted_Row = 77139 
Idle = 11551252 

BW Util Bottlenecks: 
RCDc_limit = 101000 
RCDWRc_limit = 626 
WTRc_limit = 2455 
RTWc_limit = 4184 
CCDLc_limit = 2475 
rwq = 0 
CCDLc_limit_alone = 2060 
WTRc_limit_alone = 2288 
RTWc_limit_alone = 3936 

Commands details: 
total_CMD = 11764089 
n_nop = 11744084 
Read = 9490 
Write = 0 
L2_Alloc = 0 
L2_WB = 782 
n_act = 4989 
n_pre = 4973 
n_ref = 0 
n_req = 9686 
total_req = 10272 

Dual Bus Interface Util: 
issued_total_row = 9962 
issued_total_col = 10272 
Row_Bus_Util =  0.000847 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001701 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.011447 
queue_avg = 0.062640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.06264
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11764089 n_nop=11743978 n_act=5045 n_pre=5029 n_ref_event=0 n_req=9654 n_rd=9448 n_rd_L2_A=0 n_write=0 n_wr_bk=824 bw_util=0.003493
n_activity=361028 dram_eff=0.1138
bk0: 712a 11733981i bk1: 701a 11733857i bk2: 594a 11736677i bk3: 596a 11735480i bk4: 561a 11741637i bk5: 583a 11740589i bk6: 554a 11741746i bk7: 535a 11741867i bk8: 582a 11740919i bk9: 549a 11740983i bk10: 582a 11741354i bk11: 569a 11741658i bk12: 556a 11744607i bk13: 556a 11745419i bk14: 598a 11741155i bk15: 620a 11738814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.478040
Row_Buffer_Locality_read = 0.478620
Row_Buffer_Locality_write = 0.451456
Bank_Level_Parallism = 1.932291
Bank_Level_Parallism_Col = 1.921593
Bank_Level_Parallism_Ready = 1.861756
write_to_read_ratio_blp_rw_average = 0.053739
GrpLevelPara = 1.376735 

BW Util details:
bwutil = 0.003493 
total_CMD = 11764089 
util_bw = 41088 
Wasted_Col = 96109 
Wasted_Row = 78049 
Idle = 11548843 

BW Util Bottlenecks: 
RCDc_limit = 101751 
RCDWRc_limit = 798 
WTRc_limit = 3437 
RTWc_limit = 3984 
CCDLc_limit = 2562 
rwq = 0 
CCDLc_limit_alone = 1995 
WTRc_limit_alone = 3182 
RTWc_limit_alone = 3672 

Commands details: 
total_CMD = 11764089 
n_nop = 11743978 
Read = 9448 
Write = 0 
L2_Alloc = 0 
L2_WB = 824 
n_act = 5045 
n_pre = 5029 
n_ref = 0 
n_req = 9654 
total_req = 10272 

Dual Bus Interface Util: 
issued_total_row = 10074 
issued_total_col = 10272 
Row_Bus_Util =  0.000856 
CoL_Bus_Util = 0.000873 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011685 
queue_avg = 0.061018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0610182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63020, Miss = 6005, Miss_rate = 0.095, Pending_hits = 743, Reservation_fails = 268
L2_cache_bank[1]: Access = 60668, Miss = 5994, Miss_rate = 0.099, Pending_hits = 709, Reservation_fails = 541
L2_cache_bank[2]: Access = 62532, Miss = 6047, Miss_rate = 0.097, Pending_hits = 644, Reservation_fails = 267
L2_cache_bank[3]: Access = 63549, Miss = 6037, Miss_rate = 0.095, Pending_hits = 684, Reservation_fails = 460
L2_cache_bank[4]: Access = 63228, Miss = 6014, Miss_rate = 0.095, Pending_hits = 655, Reservation_fails = 849
L2_cache_bank[5]: Access = 61624, Miss = 5986, Miss_rate = 0.097, Pending_hits = 691, Reservation_fails = 718
L2_cache_bank[6]: Access = 61301, Miss = 6022, Miss_rate = 0.098, Pending_hits = 598, Reservation_fails = 1191
L2_cache_bank[7]: Access = 62271, Miss = 5961, Miss_rate = 0.096, Pending_hits = 701, Reservation_fails = 558
L2_cache_bank[8]: Access = 63999, Miss = 5966, Miss_rate = 0.093, Pending_hits = 695, Reservation_fails = 181
L2_cache_bank[9]: Access = 62586, Miss = 5940, Miss_rate = 0.095, Pending_hits = 714, Reservation_fails = 310
L2_cache_bank[10]: Access = 112582, Miss = 5970, Miss_rate = 0.053, Pending_hits = 729, Reservation_fails = 784
L2_cache_bank[11]: Access = 62176, Miss = 5990, Miss_rate = 0.096, Pending_hits = 679, Reservation_fails = 1001
L2_cache_bank[12]: Access = 89932, Miss = 6049, Miss_rate = 0.067, Pending_hits = 664, Reservation_fails = 524
L2_cache_bank[13]: Access = 61612, Miss = 5977, Miss_rate = 0.097, Pending_hits = 691, Reservation_fails = 513
L2_cache_bank[14]: Access = 61247, Miss = 5927, Miss_rate = 0.097, Pending_hits = 694, Reservation_fails = 555
L2_cache_bank[15]: Access = 61339, Miss = 6007, Miss_rate = 0.098, Pending_hits = 665, Reservation_fails = 531
L2_cache_bank[16]: Access = 63236, Miss = 5977, Miss_rate = 0.095, Pending_hits = 669, Reservation_fails = 379
L2_cache_bank[17]: Access = 61543, Miss = 6047, Miss_rate = 0.098, Pending_hits = 627, Reservation_fails = 923
L2_cache_bank[18]: Access = 61107, Miss = 6044, Miss_rate = 0.099, Pending_hits = 631, Reservation_fails = 218
L2_cache_bank[19]: Access = 61198, Miss = 6042, Miss_rate = 0.099, Pending_hits = 616, Reservation_fails = 777
L2_cache_bank[20]: Access = 61882, Miss = 5947, Miss_rate = 0.096, Pending_hits = 676, Reservation_fails = 1030
L2_cache_bank[21]: Access = 63755, Miss = 5965, Miss_rate = 0.094, Pending_hits = 676, Reservation_fails = 538
L2_cache_bank[22]: Access = 62358, Miss = 5947, Miss_rate = 0.095, Pending_hits = 600, Reservation_fails = 1108
L2_cache_bank[23]: Access = 60374, Miss = 5919, Miss_rate = 0.098, Pending_hits = 655, Reservation_fails = 1117
L2_total_cache_accesses = 1569119
L2_total_cache_misses = 143780
L2_total_cache_miss_rate = 0.0916
L2_total_cache_pending_hits = 16106
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1356850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 85388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16105
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 21756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1487644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 81475
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1569119
icnt_total_pkts_simt_to_mem=1569119
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1569119
Req_Network_cycles = 4587356
Req_Network_injected_packets_per_cycle =       0.3421 
Req_Network_conflicts_per_cycle =       0.1208
Req_Network_conflicts_per_cycle_util =       1.2505
Req_Bank_Level_Parallism =       3.5412
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2972
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0657

Reply_Network_injected_packets_num = 1569119
Reply_Network_cycles = 4587356
Reply_Network_injected_packets_per_cycle =        0.3421
Reply_Network_conflicts_per_cycle =        0.1680
Reply_Network_conflicts_per_cycle_util =       1.7289
Reply_Bank_Level_Parallism =       3.5198
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0612
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0114
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 33 sec (6633 sec)
gpgpu_simulation_rate = 2485 (inst/sec)
gpgpu_simulation_rate = 691 (cycle/sec)
gpgpu_silicon_slowdown = 1975397x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (70,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 22: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 131744
gpu_sim_insn = 1143384
gpu_ipc =       8.6788
gpu_tot_sim_cycle = 4719100
gpu_tot_sim_insn = 17631976
gpu_tot_ipc =       3.7363
gpu_tot_issued_cta = 994
gpu_occupancy = 28.2528% 
gpu_tot_occupancy = 23.6840% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8429
partiton_level_parallism_total  =       0.3560
partiton_level_parallism_util =       8.7470
partiton_level_parallism_util_total  =       3.6862
L2_BW  =      36.8195 GB/Sec
L2_BW_total  =      15.5517 GB/Sec
gpu_total_sim_rate=2578

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 83137, Miss = 36768, Miss_rate = 0.442, Pending_hits = 3642, Reservation_fails = 29139
	L1D_cache_core[1]: Access = 79134, Miss = 33508, Miss_rate = 0.423, Pending_hits = 2813, Reservation_fails = 29178
	L1D_cache_core[2]: Access = 67702, Miss = 30514, Miss_rate = 0.451, Pending_hits = 2989, Reservation_fails = 25451
	L1D_cache_core[3]: Access = 74415, Miss = 33569, Miss_rate = 0.451, Pending_hits = 3542, Reservation_fails = 27563
	L1D_cache_core[4]: Access = 77158, Miss = 34692, Miss_rate = 0.450, Pending_hits = 3297, Reservation_fails = 28197
	L1D_cache_core[5]: Access = 67550, Miss = 31624, Miss_rate = 0.468, Pending_hits = 2614, Reservation_fails = 26778
	L1D_cache_core[6]: Access = 69759, Miss = 32104, Miss_rate = 0.460, Pending_hits = 3320, Reservation_fails = 24575
	L1D_cache_core[7]: Access = 76083, Miss = 33727, Miss_rate = 0.443, Pending_hits = 3572, Reservation_fails = 24484
	L1D_cache_core[8]: Access = 226065, Miss = 75322, Miss_rate = 0.333, Pending_hits = 3898, Reservation_fails = 28094
	L1D_cache_core[9]: Access = 176234, Miss = 70324, Miss_rate = 0.399, Pending_hits = 3177, Reservation_fails = 29663
	L1D_cache_core[10]: Access = 162317, Miss = 69359, Miss_rate = 0.427, Pending_hits = 3941, Reservation_fails = 27832
	L1D_cache_core[11]: Access = 146486, Miss = 61268, Miss_rate = 0.418, Pending_hits = 2972, Reservation_fails = 27597
	L1D_cache_core[12]: Access = 138537, Miss = 54728, Miss_rate = 0.395, Pending_hits = 2603, Reservation_fails = 23744
	L1D_cache_core[13]: Access = 122705, Miss = 53117, Miss_rate = 0.433, Pending_hits = 3857, Reservation_fails = 24796
	L1D_cache_core[14]: Access = 115982, Miss = 50108, Miss_rate = 0.432, Pending_hits = 3197, Reservation_fails = 24184
	L1D_cache_core[15]: Access = 122676, Miss = 50565, Miss_rate = 0.412, Pending_hits = 3237, Reservation_fails = 24616
	L1D_cache_core[16]: Access = 109371, Miss = 46022, Miss_rate = 0.421, Pending_hits = 3264, Reservation_fails = 25379
	L1D_cache_core[17]: Access = 106141, Miss = 44009, Miss_rate = 0.415, Pending_hits = 3672, Reservation_fails = 21650
	L1D_cache_core[18]: Access = 105096, Miss = 44097, Miss_rate = 0.420, Pending_hits = 3415, Reservation_fails = 21645
	L1D_cache_core[19]: Access = 103236, Miss = 42781, Miss_rate = 0.414, Pending_hits = 3650, Reservation_fails = 19026
	L1D_cache_core[20]: Access = 94576, Miss = 37675, Miss_rate = 0.398, Pending_hits = 4110, Reservation_fails = 25597
	L1D_cache_core[21]: Access = 84858, Miss = 34361, Miss_rate = 0.405, Pending_hits = 3846, Reservation_fails = 23015
	L1D_cache_core[22]: Access = 77473, Miss = 31384, Miss_rate = 0.405, Pending_hits = 3766, Reservation_fails = 21701
	L1D_cache_core[23]: Access = 77211, Miss = 31172, Miss_rate = 0.404, Pending_hits = 4623, Reservation_fails = 21328
	L1D_cache_core[24]: Access = 76979, Miss = 32506, Miss_rate = 0.422, Pending_hits = 4529, Reservation_fails = 23858
	L1D_cache_core[25]: Access = 151093, Miss = 37340, Miss_rate = 0.247, Pending_hits = 4248, Reservation_fails = 25035
	L1D_cache_core[26]: Access = 78143, Miss = 32510, Miss_rate = 0.416, Pending_hits = 4362, Reservation_fails = 25017
	L1D_cache_core[27]: Access = 72927, Miss = 30597, Miss_rate = 0.420, Pending_hits = 3749, Reservation_fails = 24516
	L1D_cache_core[28]: Access = 73829, Miss = 31142, Miss_rate = 0.422, Pending_hits = 4078, Reservation_fails = 24421
	L1D_cache_core[29]: Access = 99919, Miss = 41227, Miss_rate = 0.413, Pending_hits = 4048, Reservation_fails = 31001
	L1D_total_cache_accesses = 3116792
	L1D_total_cache_misses = 1268120
	L1D_total_cache_miss_rate = 0.4069
	L1D_total_cache_pending_hits = 108031
	L1D_total_cache_reservation_fails = 759080
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1707445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 108030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 917578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 733550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 267416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 108030
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 34581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3000469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 116323

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 189495
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 544055
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 25530
ctas_completed 994, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7777, 3874, 6095, 5244, 4594, 7013, 6163, 6393, 2650, 992, 1070, 1303, 1152, 1448, 1344, 1016, 562, 618, 882, 543, 1197, 1153, 762, 987, 1201, 708, 741, 633, 820, 847, 886, 892, 
gpgpu_n_tot_thrd_icount = 88436160
gpgpu_n_tot_w_icount = 2763630
gpgpu_n_stall_shd_mem = 1360918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1563848
gpgpu_n_mem_write_global = 116323
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3764184
gpgpu_n_store_insn = 271076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1431558
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1099336
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 261582
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:628000	W0_Idle:31101292	W0_Scoreboard:42664190	W1:1143862	W2:394439	W3:210646	W4:133576	W5:91218	W6:67403	W7:51254	W8:47921	W9:40411	W10:33514	W11:29381	W12:28494	W13:22358	W14:21465	W15:20223	W16:19452	W17:16641	W18:13773	W19:13286	W20:10619	W21:10142	W22:11751	W23:11663	W24:12295	W25:12835	W26:14362	W27:12841	W28:11778	W29:11856	W30:11443	W31:8757	W32:223971
single_issue_nums: WS0:708071	WS1:709775	WS2:680948	WS3:664836	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9479952 {8:1184994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4652920 {40:116323,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47399760 {40:1184994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 930584 {8:116323,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 290 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 6 
mrq_lat_table:90074 	1031 	1702 	3257 	4512 	5333 	6371 	4682 	2628 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1112453 	470293 	88918 	8465 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	902768 	139917 	161117 	105484 	4130 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1085567 	301448 	161869 	70591 	34784 	21129 	4783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25255 	2459 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        47        33        62        63        63        60        61        60        61        61        64        64 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        63        54        55        64        64 
dram[3]:        56        58        64        64        38        48        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        45        64        63        63        62        62        64        59        61        56        46 
dram[5]:        59        53        64        64        51        39        63        64        52        49        57        59        54        60        64        64 
dram[6]:        55        58        64        64        35        46        64        64        45        38        61        61        52        59        64        64 
dram[7]:        53        52        64        64        45        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        46        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        53        59        62        52        30 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        60 
dram[11]:        52        59        64        64        52        51        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     61722     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.696759  1.854592  1.760218  1.868805  2.045752  1.980456  1.828479  1.917219  1.848024  1.953020  2.231035  2.146497  2.374485  2.261539  1.749326  1.750000 
dram[1]:  1.603854  1.637555  1.792717  1.720513  1.968254  2.022508  1.979452  1.996610  1.832317  1.924915  2.187500  2.347670  2.220532  2.210332  1.762943  1.852507 
dram[2]:  1.665914  1.799031  1.948795  1.892754  1.861027  1.966777  1.927869  1.807571  1.837580  1.961806  2.385455  2.184211  2.254753  2.098246  1.857143  1.793785 
dram[3]:  1.719178  1.669663  1.799443  1.742547  2.164336  2.055556  1.839623  1.934028  1.932660  1.945946  2.116352  2.463602  2.202952  2.196226  1.866279  1.742857 
dram[4]:  1.720379  1.730310  1.907463  1.884058  2.098940  1.921875  2.029197  1.898246  1.864197  1.986842  2.089457  2.151007  2.135036  2.146616  1.898256  1.950769 
dram[5]:  1.706294  1.741784  1.972222  1.811475  1.835329  2.196296  1.916667  1.850318  1.906149  1.847619  2.274306  2.027864  2.310484  2.100000  1.950464  1.947205 
dram[6]:  1.795673  1.665179  1.843305  1.781163  1.962500  1.934211  1.854037  2.017986  1.934211  1.857576  2.347015  2.194631  2.140288  2.344538  1.993958  1.861972 
dram[7]:  1.793532  1.840506  1.807471  1.756544  1.950495  2.006734  2.018116  2.021053  1.993289  1.941368  2.115016  2.191275  2.156716  2.151292  2.089701  1.929878 
dram[8]:  1.703448  1.642702  1.900585  1.826211  2.067797  1.961783  1.975000  1.869128  2.006734  2.006826  2.054711  2.042169  2.145594  2.138686  2.052117  2.100000 
dram[9]:  1.754762  1.691781  1.880466  1.871720  1.891975  2.012903  1.788820  1.821086  1.964401  1.868098  2.173770  2.363958  2.141818  2.259843  1.879412  1.911504 
dram[10]:  1.842520  1.785714  1.953125  1.809659  2.093525  1.924837  1.807692  1.853420  1.950658  1.983389  2.067901  2.279310  2.266667  2.234848  1.869565  2.026059 
dram[11]:  1.675676  1.717647  1.782235  1.746518  2.072917  2.006515  1.852090  1.897959  1.954984  2.006969  2.347670  2.328520  2.237354  2.314516  1.943038  1.815341 
average row locality = 120712/62154 = 1.942144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       701       694       629       624       613       595       558       572       591       566       627       654       567       577       634       630 
dram[1]:       716       714       623       654       605       614       572       581       586       548       651       643       574       589       634       615 
dram[2]:       707       713       629       635       601       576       579       565       561       549       644       652       582       588       623       621 
dram[3]:       717       706       629       627       602       578       574       549       558       560       659       627       588       572       625       654 
dram[4]:       692       689       622       634       581       600       549       535       588       588       639       626       574       561       638       618 
dram[5]:       700       706       623       647       600       580       570       576       572       565       642       641       563       577       614       612 
dram[6]:       715       711       630       625       613       573       590       553       571       595       616       638       585       547       644       642 
dram[7]:       688       698       613       654       578       581       551       568       577       578       646       638       565       571       615       617 
dram[8]:       707       724       633       625       596       603       544       550       579       573       658       665       550       575       614       635 
dram[9]:       703       707       629       626       599       610       569       564       591       593       648       654       577       562       624       635 
dram[10]:       675       698       609       619       569       576       560       562       577       580       652       645       567       578       631       606 
dram[11]:       712       702       606       609       584       602       566       550       590       558       639       629       564       564       598       620 
total dram reads = 117628
bank skew: 724/535 = 1.35
chip skew: 9919/9693 = 1.02
number of total write accesses:
dram[0]:       128       132        68        68        52        52        28        28        68        64        80        80        40        44        60        56 
dram[1]:       132       144        68        68        60        60        24        32        60        64        56        48        40        40        52        52 
dram[2]:       124       120        72        72        60        64        36        32        64        64        48        48        44        40        56        56 
dram[3]:       144       148        68        64        68        56        44        32        64        64        56        64        36        40        68        68 
dram[4]:       136       144        68        64        52        60        28        24        64        64        60        60        44        40        60        64 
dram[5]:       128       144        64        64        52        52        20        20        68        68        52        56        40        44        64        60 
dram[6]:       128       140        68        72        60        60        28        32        68        72        52        64        40        44        64        76 
dram[7]:       129       116        64        68        52        60        24        32        68        72        64        60        52        48        56        64 
dram[8]:       136       120        68        64        56        52        36        28        68        60        72        52        40        44        64        64 
dram[9]:       136       136        64        64        56        56        28        24        64        64        60        60        48        48        60        52 
dram[10]:       108       108        64        70        52        52        16        28        64        68        72        64        44        48        56        64 
dram[11]:       128       112        64        72        52        56        40        32        72        72        64        64        44        40        64        76 
total dram writes = 12331
bank skew: 148/16 = 9.25
chip skew: 1084/978 = 1.11
average mf latency per bank:
dram[0]:       2220      2163      1784      1841      2103      2172      8899      7665      4861      5329      3744      3529      3742      3704      2876      2939
dram[1]:       2026      1983      1715      1679      1983      2125      8106      8236      5165      5553      3836      4017      3511      3510      2837      3157
dram[2]:       2134      2185      1776      1771      2278      2465      8285      8772      5213      4963      4223      3664      3555      3638      2995      2826
dram[3]:       2017      2079      1741      1720      2318      2253      7769      8517      5167      5019      3804      3987      3681      3627      2923      2687
dram[4]:       2119      2045      1786      1782      2330      2212      8588      9089      5146      4463      4006      4096      3701      3833      2818      2778
dram[5]:       2073      2155      1805      1773      2314      2631      8956      8734     20618      5262      3923      4029      3916      3660      2915      2981
dram[6]:       2101      2071      1702      1748      2353      2380      7500      8517      5063      4934     13521      3524      3570      3732      2920      2639
dram[7]:       2181      2304      1834      1728      2568      2432      8189      7690      4926      4968      3775      3915      3502      3516      2830      2923
dram[8]:       2047      2016      1723      1721      2319      2609      8210      8026      5165      4983      3830      3684      3729      3647      2874      2925
dram[9]:       2050      2176      1651      1857      2328      2678      7697      8619      4783      4961      3475      3955      3569      3689      2903      3024
dram[10]:       2294      2277      1791      1835      2676      2709      9026      9101      4684      5070      3652      3745      3546      3348      2951      3095
dram[11]:       2044      2182      1836      1736      2641      2343      8165      8139      4991      4992      3782      3768      3541      3557      3102      2898
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080855 n_act=5237 n_pre=5221 n_ref_event=0 n_req=10094 n_rd=9832 n_rd_L2_A=0 n_write=0 n_wr_bk=1048 bw_util=0.003596
n_activity=373451 dram_eff=0.1165
bk0: 701a 12070185i bk1: 694a 12071522i bk2: 629a 12074609i bk3: 624a 12073996i bk4: 613a 12076347i bk5: 595a 12077137i bk6: 558a 12078687i bk7: 572a 12079116i bk8: 591a 12077035i bk9: 566a 12078861i bk10: 627a 12079314i bk11: 654a 12078308i bk12: 567a 12083792i bk13: 577a 12082133i bk14: 634a 12075941i bk15: 630a 12075636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.481771
Row_Buffer_Locality_read = 0.482913
Row_Buffer_Locality_write = 0.438931
Bank_Level_Parallism = 1.942095
Bank_Level_Parallism_Col = 1.882144
Bank_Level_Parallism_Ready = 1.800673
write_to_read_ratio_blp_rw_average = 0.068462
GrpLevelPara = 1.395008 

BW Util details:
bwutil = 0.003596 
total_CMD = 12101940 
util_bw = 43520 
Wasted_Col = 99182 
Wasted_Row = 79352 
Idle = 11879886 

BW Util Bottlenecks: 
RCDc_limit = 104368 
RCDWRc_limit = 1245 
WTRc_limit = 4670 
RTWc_limit = 5151 
CCDLc_limit = 3357 
rwq = 0 
CCDLc_limit_alone = 2545 
WTRc_limit_alone = 4284 
RTWc_limit_alone = 4725 

Commands details: 
total_CMD = 12101940 
n_nop = 12080855 
Read = 9832 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048 
n_act = 5237 
n_pre = 5221 
n_ref = 0 
n_req = 10094 
total_req = 10880 

Dual Bus Interface Util: 
issued_total_row = 10458 
issued_total_col = 10880 
Row_Bus_Util =  0.000864 
CoL_Bus_Util = 0.000899 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.011999 
queue_avg = 0.062857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0628567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080613 n_act=5335 n_pre=5319 n_ref_event=0 n_req=10169 n_rd=9919 n_rd_L2_A=0 n_write=0 n_wr_bk=1000 bw_util=0.003609
n_activity=375832 dram_eff=0.1162
bk0: 716a 12069776i bk1: 714a 12069841i bk2: 623a 12075328i bk3: 654a 12071856i bk4: 605a 12076791i bk5: 614a 12076842i bk6: 572a 12079311i bk7: 581a 12079732i bk8: 586a 12077734i bk9: 548a 12079299i bk10: 651a 12077681i bk11: 643a 12079027i bk12: 574a 12083120i bk13: 589a 12082026i bk14: 634a 12075768i bk15: 615a 12076286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475956
Row_Buffer_Locality_read = 0.475854
Row_Buffer_Locality_write = 0.480000
Bank_Level_Parallism = 1.915512
Bank_Level_Parallism_Col = 1.873789
Bank_Level_Parallism_Ready = 1.837106
write_to_read_ratio_blp_rw_average = 0.064594
GrpLevelPara = 1.373922 

BW Util details:
bwutil = 0.003609 
total_CMD = 12101940 
util_bw = 43676 
Wasted_Col = 101721 
Wasted_Row = 80730 
Idle = 11875813 

BW Util Bottlenecks: 
RCDc_limit = 107516 
RCDWRc_limit = 1136 
WTRc_limit = 4257 
RTWc_limit = 5052 
CCDLc_limit = 2958 
rwq = 0 
CCDLc_limit_alone = 2457 
WTRc_limit_alone = 3972 
RTWc_limit_alone = 4836 

Commands details: 
total_CMD = 12101940 
n_nop = 12080613 
Read = 9919 
Write = 0 
L2_Alloc = 0 
L2_WB = 1000 
n_act = 5335 
n_pre = 5319 
n_ref = 0 
n_req = 10169 
total_req = 10919 

Dual Bus Interface Util: 
issued_total_row = 10654 
issued_total_col = 10919 
Row_Bus_Util =  0.000880 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001762 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011535 
queue_avg = 0.061719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080946 n_act=5219 n_pre=5203 n_ref_event=0 n_req=10075 n_rd=9825 n_rd_L2_A=0 n_write=0 n_wr_bk=1000 bw_util=0.003578
n_activity=368551 dram_eff=0.1175
bk0: 707a 12071112i bk1: 713a 12070217i bk2: 629a 12074559i bk3: 635a 12074048i bk4: 601a 12076164i bk5: 576a 12077207i bk6: 579a 12078217i bk7: 565a 12077396i bk8: 561a 12078084i bk9: 549a 12079520i bk10: 644a 12079657i bk11: 652a 12077901i bk12: 582a 12083946i bk13: 588a 12082100i bk14: 623a 12076392i bk15: 621a 12076386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482581
Row_Buffer_Locality_read = 0.484173
Row_Buffer_Locality_write = 0.420000
Bank_Level_Parallism = 1.956409
Bank_Level_Parallism_Col = 1.834988
Bank_Level_Parallism_Ready = 1.689699
write_to_read_ratio_blp_rw_average = 0.073681
GrpLevelPara = 1.398892 

BW Util details:
bwutil = 0.003578 
total_CMD = 12101940 
util_bw = 43300 
Wasted_Col = 98231 
Wasted_Row = 78518 
Idle = 11881891 

BW Util Bottlenecks: 
RCDc_limit = 103863 
RCDWRc_limit = 1264 
WTRc_limit = 4539 
RTWc_limit = 6033 
CCDLc_limit = 3516 
rwq = 0 
CCDLc_limit_alone = 2879 
WTRc_limit_alone = 4283 
RTWc_limit_alone = 5652 

Commands details: 
total_CMD = 12101940 
n_nop = 12080946 
Read = 9825 
Write = 0 
L2_Alloc = 0 
L2_WB = 1000 
n_act = 5219 
n_pre = 5203 
n_ref = 0 
n_req = 10075 
total_req = 10825 

Dual Bus Interface Util: 
issued_total_row = 10422 
issued_total_col = 10825 
Row_Bus_Util =  0.000861 
CoL_Bus_Util = 0.000894 
Either_Row_CoL_Bus_Util = 0.001735 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.012051 
queue_avg = 0.066282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.066282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080843 n_act=5234 n_pre=5218 n_ref_event=0 n_req=10096 n_rd=9825 n_rd_L2_A=0 n_write=0 n_wr_bk=1084 bw_util=0.003606
n_activity=372289 dram_eff=0.1172
bk0: 717a 12069776i bk1: 706a 12069401i bk2: 629a 12073341i bk3: 627a 12072842i bk4: 602a 12076764i bk5: 578a 12078908i bk6: 574a 12078516i bk7: 549a 12079392i bk8: 558a 12079361i bk9: 560a 12080390i bk10: 659a 12077849i bk11: 627a 12080691i bk12: 588a 12082551i bk13: 572a 12082481i bk14: 625a 12077491i bk15: 654a 12074817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.482171
Row_Buffer_Locality_read = 0.483562
Row_Buffer_Locality_write = 0.431734
Bank_Level_Parallism = 1.924341
Bank_Level_Parallism_Col = 1.830678
Bank_Level_Parallism_Ready = 1.690340
write_to_read_ratio_blp_rw_average = 0.075737
GrpLevelPara = 1.389958 

BW Util details:
bwutil = 0.003606 
total_CMD = 12101940 
util_bw = 43636 
Wasted_Col = 99544 
Wasted_Row = 79624 
Idle = 11879136 

BW Util Bottlenecks: 
RCDc_limit = 104504 
RCDWRc_limit = 1369 
WTRc_limit = 4437 
RTWc_limit = 6134 
CCDLc_limit = 3440 
rwq = 0 
CCDLc_limit_alone = 2824 
WTRc_limit_alone = 4194 
RTWc_limit_alone = 5761 

Commands details: 
total_CMD = 12101940 
n_nop = 12080843 
Read = 9825 
Write = 0 
L2_Alloc = 0 
L2_WB = 1084 
n_act = 5234 
n_pre = 5218 
n_ref = 0 
n_req = 10096 
total_req = 10909 

Dual Bus Interface Util: 
issued_total_row = 10452 
issued_total_col = 10909 
Row_Bus_Util =  0.000864 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.001743 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.012514 
queue_avg = 0.063851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0638508
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12081206 n_act=5137 n_pre=5121 n_ref_event=0 n_req=9992 n_rd=9734 n_rd_L2_A=0 n_write=0 n_wr_bk=1032 bw_util=0.003558
n_activity=371244 dram_eff=0.116
bk0: 692a 12070506i bk1: 689a 12071576i bk2: 622a 12074848i bk3: 634a 12074150i bk4: 581a 12077840i bk5: 600a 12076950i bk6: 549a 12080989i bk7: 535a 12079947i bk8: 588a 12077786i bk9: 588a 12078576i bk10: 639a 12078672i bk11: 626a 12078237i bk12: 574a 12082358i bk13: 561a 12083313i bk14: 638a 12076902i bk15: 618a 12078165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486489
Row_Buffer_Locality_read = 0.487980
Row_Buffer_Locality_write = 0.430233
Bank_Level_Parallism = 1.922805
Bank_Level_Parallism_Col = 1.915579
Bank_Level_Parallism_Ready = 1.866477
write_to_read_ratio_blp_rw_average = 0.067201
GrpLevelPara = 1.394658 

BW Util details:
bwutil = 0.003558 
total_CMD = 12101940 
util_bw = 43064 
Wasted_Col = 97858 
Wasted_Row = 78902 
Idle = 11882116 

BW Util Bottlenecks: 
RCDc_limit = 102857 
RCDWRc_limit = 1224 
WTRc_limit = 4080 
RTWc_limit = 4732 
CCDLc_limit = 3078 
rwq = 0 
CCDLc_limit_alone = 2496 
WTRc_limit_alone = 3842 
RTWc_limit_alone = 4388 

Commands details: 
total_CMD = 12101940 
n_nop = 12081206 
Read = 9734 
Write = 0 
L2_Alloc = 0 
L2_WB = 1032 
n_act = 5137 
n_pre = 5121 
n_ref = 0 
n_req = 9992 
total_req = 10766 

Dual Bus Interface Util: 
issued_total_row = 10258 
issued_total_col = 10766 
Row_Bus_Util =  0.000848 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001713 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.013987 
queue_avg = 0.063951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0639508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12081106 n_act=5177 n_pre=5161 n_ref_event=0 n_req=10037 n_rd=9788 n_rd_L2_A=0 n_write=0 n_wr_bk=996 bw_util=0.003564
n_activity=373440 dram_eff=0.1155
bk0: 700a 12071700i bk1: 706a 12072011i bk2: 623a 12075948i bk3: 647a 12074296i bk4: 600a 12076767i bk5: 580a 12080012i bk6: 570a 12079505i bk7: 576a 12078353i bk8: 572a 12077784i bk9: 565a 12078331i bk10: 642a 12079247i bk11: 641a 12078204i bk12: 563a 12084097i bk13: 577a 12081722i bk14: 614a 12076337i bk15: 612a 12077729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484806
Row_Buffer_Locality_read = 0.486003
Row_Buffer_Locality_write = 0.437751
Bank_Level_Parallism = 1.910635
Bank_Level_Parallism_Col = 1.842031
Bank_Level_Parallism_Ready = 1.701199
write_to_read_ratio_blp_rw_average = 0.068723
GrpLevelPara = 1.371992 

BW Util details:
bwutil = 0.003564 
total_CMD = 12101940 
util_bw = 43136 
Wasted_Col = 98321 
Wasted_Row = 79186 
Idle = 11881297 

BW Util Bottlenecks: 
RCDc_limit = 103950 
RCDWRc_limit = 1108 
WTRc_limit = 4321 
RTWc_limit = 5871 
CCDLc_limit = 3185 
rwq = 0 
CCDLc_limit_alone = 2611 
WTRc_limit_alone = 4034 
RTWc_limit_alone = 5584 

Commands details: 
total_CMD = 12101940 
n_nop = 12081106 
Read = 9788 
Write = 0 
L2_Alloc = 0 
L2_WB = 996 
n_act = 5177 
n_pre = 5161 
n_ref = 0 
n_req = 10037 
total_req = 10784 

Dual Bus Interface Util: 
issued_total_row = 10338 
issued_total_col = 10784 
Row_Bus_Util =  0.000854 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.001722 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.013824 
queue_avg = 0.058534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0585342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080833 n_act=5208 n_pre=5192 n_ref_event=0 n_req=10115 n_rd=9848 n_rd_L2_A=0 n_write=0 n_wr_bk=1068 bw_util=0.003608
n_activity=376074 dram_eff=0.1161
bk0: 715a 12071102i bk1: 711a 12069482i bk2: 630a 12075443i bk3: 625a 12072744i bk4: 613a 12077635i bk5: 573a 12077373i bk6: 590a 12077894i bk7: 553a 12079560i bk8: 571a 12078151i bk9: 595a 12076563i bk10: 616a 12081380i bk11: 638a 12078676i bk12: 585a 12081156i bk13: 547a 12083934i bk14: 644a 12077224i bk15: 642a 12077228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485714
Row_Buffer_Locality_read = 0.486190
Row_Buffer_Locality_write = 0.468165
Bank_Level_Parallism = 1.918968
Bank_Level_Parallism_Col = 1.856309
Bank_Level_Parallism_Ready = 1.709873
write_to_read_ratio_blp_rw_average = 0.075403
GrpLevelPara = 1.378285 

BW Util details:
bwutil = 0.003608 
total_CMD = 12101940 
util_bw = 43664 
Wasted_Col = 99392 
Wasted_Row = 80099 
Idle = 11878785 

BW Util Bottlenecks: 
RCDc_limit = 103918 
RCDWRc_limit = 1273 
WTRc_limit = 4104 
RTWc_limit = 5579 
CCDLc_limit = 3239 
rwq = 0 
CCDLc_limit_alone = 2582 
WTRc_limit_alone = 3837 
RTWc_limit_alone = 5189 

Commands details: 
total_CMD = 12101940 
n_nop = 12080833 
Read = 9848 
Write = 0 
L2_Alloc = 0 
L2_WB = 1068 
n_act = 5208 
n_pre = 5192 
n_ref = 0 
n_req = 10115 
total_req = 10916 

Dual Bus Interface Util: 
issued_total_row = 10400 
issued_total_col = 10916 
Row_Bus_Util =  0.000859 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001744 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.009902 
queue_avg = 0.061703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617027
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12081280 n_act=5077 n_pre=5061 n_ref_event=0 n_req=9996 n_rd=9738 n_rd_L2_A=0 n_write=0 n_wr_bk=1029 bw_util=0.003559
n_activity=364381 dram_eff=0.1182
bk0: 688a 12072525i bk1: 698a 12070854i bk2: 613a 12075640i bk3: 654a 12072013i bk4: 578a 12077641i bk5: 581a 12078166i bk6: 551a 12078983i bk7: 568a 12078797i bk8: 577a 12077742i bk9: 578a 12077580i bk10: 646a 12077578i bk11: 638a 12079139i bk12: 565a 12082043i bk13: 571a 12081987i bk14: 615a 12080215i bk15: 617a 12075923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492597
Row_Buffer_Locality_read = 0.493017
Row_Buffer_Locality_write = 0.476744
Bank_Level_Parallism = 1.976847
Bank_Level_Parallism_Col = 1.914460
Bank_Level_Parallism_Ready = 1.848268
write_to_read_ratio_blp_rw_average = 0.071499
GrpLevelPara = 1.394280 

BW Util details:
bwutil = 0.003559 
total_CMD = 12101940 
util_bw = 43068 
Wasted_Col = 96133 
Wasted_Row = 76898 
Idle = 11885841 

BW Util Bottlenecks: 
RCDc_limit = 101030 
RCDWRc_limit = 1160 
WTRc_limit = 4749 
RTWc_limit = 5179 
CCDLc_limit = 3366 
rwq = 0 
CCDLc_limit_alone = 2588 
WTRc_limit_alone = 4358 
RTWc_limit_alone = 4792 

Commands details: 
total_CMD = 12101940 
n_nop = 12081280 
Read = 9738 
Write = 0 
L2_Alloc = 0 
L2_WB = 1029 
n_act = 5077 
n_pre = 5061 
n_ref = 0 
n_req = 9996 
total_req = 10767 

Dual Bus Interface Util: 
issued_total_row = 10138 
issued_total_col = 10767 
Row_Bus_Util =  0.000838 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.001707 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011859 
queue_avg = 0.064952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0649523
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080954 n_act=5183 n_pre=5167 n_ref_event=0 n_req=10087 n_rd=9831 n_rd_L2_A=0 n_write=0 n_wr_bk=1024 bw_util=0.003588
n_activity=368101 dram_eff=0.118
bk0: 707a 12070367i bk1: 724a 12069919i bk2: 633a 12075158i bk3: 625a 12075383i bk4: 596a 12078980i bk5: 603a 12075714i bk6: 544a 12080257i bk7: 550a 12079369i bk8: 579a 12079451i bk9: 573a 12078845i bk10: 658a 12076750i bk11: 665a 12077358i bk12: 550a 12083004i bk13: 575a 12081356i bk14: 614a 12079405i bk15: 635a 12077700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486765
Row_Buffer_Locality_read = 0.487234
Row_Buffer_Locality_write = 0.468750
Bank_Level_Parallism = 1.940894
Bank_Level_Parallism_Col = 1.924509
Bank_Level_Parallism_Ready = 1.885303
write_to_read_ratio_blp_rw_average = 0.065826
GrpLevelPara = 1.389886 

BW Util details:
bwutil = 0.003588 
total_CMD = 12101940 
util_bw = 43420 
Wasted_Col = 97580 
Wasted_Row = 77757 
Idle = 11883183 

BW Util Bottlenecks: 
RCDc_limit = 103074 
RCDWRc_limit = 1229 
WTRc_limit = 4659 
RTWc_limit = 3877 
CCDLc_limit = 2776 
rwq = 0 
CCDLc_limit_alone = 2255 
WTRc_limit_alone = 4376 
RTWc_limit_alone = 3639 

Commands details: 
total_CMD = 12101940 
n_nop = 12080954 
Read = 9831 
Write = 0 
L2_Alloc = 0 
L2_WB = 1024 
n_act = 5183 
n_pre = 5167 
n_ref = 0 
n_req = 10087 
total_req = 10855 

Dual Bus Interface Util: 
issued_total_row = 10350 
issued_total_col = 10855 
Row_Bus_Util =  0.000855 
CoL_Bus_Util = 0.000897 
Either_Row_CoL_Bus_Util = 0.001734 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.010436 
queue_avg = 0.059133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0591328
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12080792 n_act=5250 n_pre=5234 n_ref_event=0 n_req=10146 n_rd=9891 n_rd_L2_A=0 n_write=0 n_wr_bk=1020 bw_util=0.003606
n_activity=373217 dram_eff=0.1169
bk0: 703a 12071205i bk1: 707a 12071004i bk2: 629a 12076192i bk3: 626a 12075233i bk4: 599a 12077595i bk5: 610a 12076631i bk6: 569a 12077714i bk7: 564a 12079301i bk8: 591a 12078674i bk9: 593a 12077962i bk10: 648a 12079766i bk11: 654a 12079311i bk12: 577a 12083025i bk13: 562a 12082722i bk14: 624a 12077421i bk15: 635a 12077107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483146
Row_Buffer_Locality_read = 0.483773
Row_Buffer_Locality_write = 0.458824
Bank_Level_Parallism = 1.884875
Bank_Level_Parallism_Col = 1.797833
Bank_Level_Parallism_Ready = 1.644320
write_to_read_ratio_blp_rw_average = 0.071884
GrpLevelPara = 1.375768 

BW Util details:
bwutil = 0.003606 
total_CMD = 12101940 
util_bw = 43644 
Wasted_Col = 100203 
Wasted_Row = 80076 
Idle = 11878017 

BW Util Bottlenecks: 
RCDc_limit = 105439 
RCDWRc_limit = 1284 
WTRc_limit = 4160 
RTWc_limit = 5787 
CCDLc_limit = 3636 
rwq = 0 
CCDLc_limit_alone = 2832 
WTRc_limit_alone = 3808 
RTWc_limit_alone = 5335 

Commands details: 
total_CMD = 12101940 
n_nop = 12080792 
Read = 9891 
Write = 0 
L2_Alloc = 0 
L2_WB = 1020 
n_act = 5250 
n_pre = 5234 
n_ref = 0 
n_req = 10146 
total_req = 10911 

Dual Bus Interface Util: 
issued_total_row = 10484 
issued_total_col = 10911 
Row_Bus_Util =  0.000866 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001747 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.011680 
queue_avg = 0.058801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0588007
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12081388 n_act=5058 n_pre=5042 n_ref_event=0 n_req=9949 n_rd=9704 n_rd_L2_A=0 n_write=0 n_wr_bk=978 bw_util=0.003531
n_activity=367524 dram_eff=0.1163
bk0: 675a 12073298i bk1: 698a 12073628i bk2: 609a 12077223i bk3: 619a 12073330i bk4: 569a 12079227i bk5: 576a 12078000i bk6: 560a 12078882i bk7: 562a 12078506i bk8: 577a 12078835i bk9: 580a 12078646i bk10: 652a 12077517i bk11: 645a 12078827i bk12: 567a 12083048i bk13: 578a 12083206i bk14: 631a 12078100i bk15: 606a 12077487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492210
Row_Buffer_Locality_read = 0.491756
Row_Buffer_Locality_write = 0.510204
Bank_Level_Parallism = 1.912689
Bank_Level_Parallism_Col = 1.910888
Bank_Level_Parallism_Ready = 1.887858
write_to_read_ratio_blp_rw_average = 0.066612
GrpLevelPara = 1.376726 

BW Util details:
bwutil = 0.003531 
total_CMD = 12101940 
util_bw = 42728 
Wasted_Col = 96609 
Wasted_Row = 78128 
Idle = 11884475 

BW Util Bottlenecks: 
RCDc_limit = 101730 
RCDWRc_limit = 1019 
WTRc_limit = 3071 
RTWc_limit = 4766 
CCDLc_limit = 2821 
rwq = 0 
CCDLc_limit_alone = 2372 
WTRc_limit_alone = 2874 
RTWc_limit_alone = 4514 

Commands details: 
total_CMD = 12101940 
n_nop = 12081388 
Read = 9704 
Write = 0 
L2_Alloc = 0 
L2_WB = 978 
n_act = 5058 
n_pre = 5042 
n_ref = 0 
n_req = 9949 
total_req = 10682 

Dual Bus Interface Util: 
issued_total_row = 10100 
issued_total_col = 10682 
Row_Bus_Util =  0.000835 
CoL_Bus_Util = 0.000883 
Either_Row_CoL_Bus_Util = 0.001698 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.011191 
queue_avg = 0.060938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609385
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12101940 n_nop=12081226 n_act=5110 n_pre=5094 n_ref_event=0 n_req=9956 n_rd=9693 n_rd_L2_A=0 n_write=0 n_wr_bk=1052 bw_util=0.003551
n_activity=367782 dram_eff=0.1169
bk0: 712a 12071344i bk1: 702a 12071265i bk2: 606a 12074455i bk3: 609a 12073141i bk4: 584a 12079201i bk5: 602a 12078103i bk6: 566a 12078851i bk7: 550a 12078988i bk8: 590a 12078079i bk9: 558a 12078518i bk10: 639a 12078428i bk11: 629a 12078787i bk12: 564a 12082115i bk13: 564a 12083052i bk14: 598a 12078900i bk15: 620a 12076395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.487344
Row_Buffer_Locality_read = 0.488291
Row_Buffer_Locality_write = 0.452471
Bank_Level_Parallism = 1.925919
Bank_Level_Parallism_Col = 1.910371
Bank_Level_Parallism_Ready = 1.828909
write_to_read_ratio_blp_rw_average = 0.066828
GrpLevelPara = 1.376440 

BW Util details:
bwutil = 0.003551 
total_CMD = 12101940 
util_bw = 42980 
Wasted_Col = 98052 
Wasted_Row = 78884 
Idle = 11882024 

BW Util Bottlenecks: 
RCDc_limit = 102368 
RCDWRc_limit = 1145 
WTRc_limit = 4252 
RTWc_limit = 4773 
CCDLc_limit = 3009 
rwq = 0 
CCDLc_limit_alone = 2387 
WTRc_limit_alone = 3953 
RTWc_limit_alone = 4450 

Commands details: 
total_CMD = 12101940 
n_nop = 12081226 
Read = 9693 
Write = 0 
L2_Alloc = 0 
L2_WB = 1052 
n_act = 5110 
n_pre = 5094 
n_ref = 0 
n_req = 9956 
total_req = 10745 

Dual Bus Interface Util: 
issued_total_row = 10204 
issued_total_col = 10745 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.000888 
Either_Row_CoL_Bus_Util = 0.001712 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.011345 
queue_avg = 0.059418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0594182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67709, Miss = 6265, Miss_rate = 0.093, Pending_hits = 754, Reservation_fails = 268
L2_cache_bank[1]: Access = 65301, Miss = 6239, Miss_rate = 0.096, Pending_hits = 719, Reservation_fails = 541
L2_cache_bank[2]: Access = 67208, Miss = 6296, Miss_rate = 0.094, Pending_hits = 656, Reservation_fails = 267
L2_cache_bank[3]: Access = 68248, Miss = 6281, Miss_rate = 0.092, Pending_hits = 687, Reservation_fails = 460
L2_cache_bank[4]: Access = 67857, Miss = 6255, Miss_rate = 0.092, Pending_hits = 665, Reservation_fails = 849
L2_cache_bank[5]: Access = 66278, Miss = 6230, Miss_rate = 0.094, Pending_hits = 695, Reservation_fails = 718
L2_cache_bank[6]: Access = 65985, Miss = 6283, Miss_rate = 0.095, Pending_hits = 610, Reservation_fails = 1191
L2_cache_bank[7]: Access = 66832, Miss = 6201, Miss_rate = 0.093, Pending_hits = 710, Reservation_fails = 558
L2_cache_bank[8]: Access = 68792, Miss = 6214, Miss_rate = 0.090, Pending_hits = 706, Reservation_fails = 181
L2_cache_bank[9]: Access = 67139, Miss = 6171, Miss_rate = 0.092, Pending_hits = 726, Reservation_fails = 310
L2_cache_bank[10]: Access = 117172, Miss = 6211, Miss_rate = 0.053, Pending_hits = 741, Reservation_fails = 784
L2_cache_bank[11]: Access = 66865, Miss = 6231, Miss_rate = 0.093, Pending_hits = 690, Reservation_fails = 1001
L2_cache_bank[12]: Access = 94595, Miss = 6281, Miss_rate = 0.066, Pending_hits = 677, Reservation_fails = 524
L2_cache_bank[13]: Access = 66314, Miss = 6218, Miss_rate = 0.094, Pending_hits = 702, Reservation_fails = 513
L2_cache_bank[14]: Access = 65900, Miss = 6149, Miss_rate = 0.093, Pending_hits = 705, Reservation_fails = 555
L2_cache_bank[15]: Access = 66024, Miss = 6223, Miss_rate = 0.094, Pending_hits = 677, Reservation_fails = 531
L2_cache_bank[16]: Access = 67851, Miss = 6219, Miss_rate = 0.092, Pending_hits = 682, Reservation_fails = 379
L2_cache_bank[17]: Access = 66277, Miss = 6283, Miss_rate = 0.095, Pending_hits = 636, Reservation_fails = 923
L2_cache_bank[18]: Access = 65624, Miss = 6276, Miss_rate = 0.096, Pending_hits = 643, Reservation_fails = 218
L2_cache_bank[19]: Access = 65721, Miss = 6284, Miss_rate = 0.096, Pending_hits = 624, Reservation_fails = 777
L2_cache_bank[20]: Access = 66355, Miss = 6172, Miss_rate = 0.093, Pending_hits = 693, Reservation_fails = 1030
L2_cache_bank[21]: Access = 68150, Miss = 6198, Miss_rate = 0.091, Pending_hits = 683, Reservation_fails = 538
L2_cache_bank[22]: Access = 66947, Miss = 6187, Miss_rate = 0.092, Pending_hits = 609, Reservation_fails = 1108
L2_cache_bank[23]: Access = 65027, Miss = 6165, Miss_rate = 0.095, Pending_hits = 669, Reservation_fails = 1117
L2_total_cache_accesses = 1680171
L2_total_cache_misses = 149532
L2_total_cache_miss_rate = 0.0890
L2_total_cache_pending_hits = 16359
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1429874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 87464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16346
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23706
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1563848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 116323
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1680171
icnt_total_pkts_simt_to_mem=1680171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1680171
Req_Network_cycles = 4719100
Req_Network_injected_packets_per_cycle =       0.3560 
Req_Network_conflicts_per_cycle =       0.1287
Req_Network_conflicts_per_cycle_util =       1.3330
Req_Bank_Level_Parallism =       3.6862
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3458
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0648

Reply_Network_injected_packets_num = 1680171
Reply_Network_cycles = 4719100
Reply_Network_injected_packets_per_cycle =        0.3560
Reply_Network_conflicts_per_cycle =        0.1843
Reply_Network_conflicts_per_cycle_util =       1.8967
Reply_Bank_Level_Parallism =       3.6643
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0700
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0119
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 59 sec (6839 sec)
gpgpu_simulation_rate = 2578 (inst/sec)
gpgpu_simulation_rate = 690 (cycle/sec)
gpgpu_silicon_slowdown = 1978260x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (184,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 23: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 23 
gpu_sim_cycle = 170004
gpu_sim_insn = 5122078
gpu_ipc =      30.1292
gpu_tot_sim_cycle = 4889104
gpu_tot_sim_insn = 22754054
gpu_tot_ipc =       4.6540
gpu_tot_issued_cta = 1178
gpu_occupancy = 41.9180% 
gpu_tot_occupancy = 26.4873% 
max_total_param_size = 0
gpu_stall_dramfull = 22798
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.0185
partiton_level_parallism_total  =       0.4834
partiton_level_parallism_util =       7.6031
partiton_level_parallism_util_total  =       4.3312
L2_BW  =     175.5293 GB/Sec
L2_BW_total  =      21.1144 GB/Sec
gpu_total_sim_rate=2987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110906, Miss = 55139, Miss_rate = 0.497, Pending_hits = 5539, Reservation_fails = 48587
	L1D_cache_core[1]: Access = 110350, Miss = 54294, Miss_rate = 0.492, Pending_hits = 5352, Reservation_fails = 51333
	L1D_cache_core[2]: Access = 92918, Miss = 48163, Miss_rate = 0.518, Pending_hits = 4616, Reservation_fails = 44210
	L1D_cache_core[3]: Access = 103597, Miss = 53352, Miss_rate = 0.515, Pending_hits = 5825, Reservation_fails = 49703
	L1D_cache_core[4]: Access = 123722, Miss = 64065, Miss_rate = 0.518, Pending_hits = 5282, Reservation_fails = 56780
	L1D_cache_core[5]: Access = 106533, Miss = 57480, Miss_rate = 0.540, Pending_hits = 4089, Reservation_fails = 53311
	L1D_cache_core[6]: Access = 103549, Miss = 54190, Miss_rate = 0.523, Pending_hits = 4475, Reservation_fails = 50145
	L1D_cache_core[7]: Access = 108582, Miss = 54849, Miss_rate = 0.505, Pending_hits = 4984, Reservation_fails = 46333
	L1D_cache_core[8]: Access = 260671, Miss = 99180, Miss_rate = 0.380, Pending_hits = 5821, Reservation_fails = 55255
	L1D_cache_core[9]: Access = 214462, Miss = 95734, Miss_rate = 0.446, Pending_hits = 5057, Reservation_fails = 57820
	L1D_cache_core[10]: Access = 198613, Miss = 93619, Miss_rate = 0.471, Pending_hits = 5886, Reservation_fails = 54009
	L1D_cache_core[11]: Access = 180218, Miss = 83975, Miss_rate = 0.466, Pending_hits = 4438, Reservation_fails = 50621
	L1D_cache_core[12]: Access = 173061, Miss = 78266, Miss_rate = 0.452, Pending_hits = 4474, Reservation_fails = 48368
	L1D_cache_core[13]: Access = 155993, Miss = 75081, Miss_rate = 0.481, Pending_hits = 6343, Reservation_fails = 48999
	L1D_cache_core[14]: Access = 147166, Miss = 71049, Miss_rate = 0.483, Pending_hits = 4789, Reservation_fails = 46757
	L1D_cache_core[15]: Access = 153115, Miss = 70677, Miss_rate = 0.462, Pending_hits = 4704, Reservation_fails = 44151
	L1D_cache_core[16]: Access = 137850, Miss = 65063, Miss_rate = 0.472, Pending_hits = 4515, Reservation_fails = 45813
	L1D_cache_core[17]: Access = 132136, Miss = 61458, Miss_rate = 0.465, Pending_hits = 4749, Reservation_fails = 41505
	L1D_cache_core[18]: Access = 135711, Miss = 64460, Miss_rate = 0.475, Pending_hits = 5427, Reservation_fails = 41893
	L1D_cache_core[19]: Access = 130149, Miss = 61451, Miss_rate = 0.472, Pending_hits = 5086, Reservation_fails = 41002
	L1D_cache_core[20]: Access = 126543, Miss = 59560, Miss_rate = 0.471, Pending_hits = 6011, Reservation_fails = 49538
	L1D_cache_core[21]: Access = 115093, Miss = 54542, Miss_rate = 0.474, Pending_hits = 5638, Reservation_fails = 46067
	L1D_cache_core[22]: Access = 107837, Miss = 52076, Miss_rate = 0.483, Pending_hits = 5938, Reservation_fails = 42729
	L1D_cache_core[23]: Access = 103617, Miss = 49731, Miss_rate = 0.480, Pending_hits = 6028, Reservation_fails = 43113
	L1D_cache_core[24]: Access = 107062, Miss = 52962, Miss_rate = 0.495, Pending_hits = 6245, Reservation_fails = 43123
	L1D_cache_core[25]: Access = 179697, Miss = 57200, Miss_rate = 0.318, Pending_hits = 6246, Reservation_fails = 48878
	L1D_cache_core[26]: Access = 104896, Miss = 50766, Miss_rate = 0.484, Pending_hits = 6177, Reservation_fails = 45908
	L1D_cache_core[27]: Access = 98972, Miss = 48764, Miss_rate = 0.493, Pending_hits = 5444, Reservation_fails = 45101
	L1D_cache_core[28]: Access = 103481, Miss = 51390, Miss_rate = 0.497, Pending_hits = 6349, Reservation_fails = 45146
	L1D_cache_core[29]: Access = 133873, Miss = 63973, Miss_rate = 0.478, Pending_hits = 6848, Reservation_fails = 53826
	L1D_total_cache_accesses = 4060373
	L1D_total_cache_misses = 1902509
	L1D_total_cache_miss_rate = 0.4686
	L1D_total_cache_pending_hits = 162375
	L1D_total_cache_reservation_fails = 1440024
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.078
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1913518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 162372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1419012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1393426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 358320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 162372
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 81971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 87572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 46598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 37605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3853222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207151

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 374987
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1018439
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 46598
ctas_completed 1178, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8268, 4559, 7202, 5965, 5387, 7760, 7440, 7380, 3178, 1672, 1586, 1801, 1564, 2117, 1966, 1410, 936, 1134, 1380, 915, 1801, 2085, 1250, 1437, 1786, 885, 938, 868, 1017, 1014, 2825, 1473, 
gpgpu_n_tot_thrd_icount = 110534720
gpgpu_n_tot_w_icount = 3454210
gpgpu_n_stall_shd_mem = 1834403
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2156186
gpgpu_n_mem_write_global = 207151
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4666127
gpgpu_n_store_insn = 364990
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1855494
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1546771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 287632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1003687	W0_Idle:33796782	W0_Scoreboard:52919897	W1:1429775	W2:478570	W3:254502	W4:162669	W5:112476	W6:82449	W7:64996	W8:60039	W9:50596	W10:42678	W11:37534	W12:37299	W13:29328	W14:27360	W15:26232	W16:24953	W17:21248	W18:17001	W19:16546	W20:13644	W21:13380	W22:15321	W23:15732	W24:16687	W25:17805	W26:19392	W27:17669	W28:15931	W29:16025	W30:15214	W31:13024	W32:288135
single_issue_nums: WS0:872777	WS1:884844	WS2:850996	WS3:845593	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14218656 {8:1777332,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8286040 {40:207151,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71093280 {40:1777332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1657208 {8:207151,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 302 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 7 
mrq_lat_table:113492 	1285 	2154 	4057 	6129 	6290 	7539 	5339 	2737 	1109 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1382849 	813192 	158788 	8466 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	1271148 	233305 	252424 	233759 	5946 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1367325 	488057 	283744 	135279 	60315 	23834 	4783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26367 	2831 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        53        56        62        63        63        60        61        60        61        61        64        64 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        63        54        55        64        64 
dram[3]:        56        58        64        64        60        52        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        56        64        63        63        62        62        64        59        61        56        46 
dram[5]:        59        53        64        64        51        48        63        64        52        49        57        59        54        60        64        64 
dram[6]:        55        58        64        64        56        56        64        64        45        38        61        61        52        59        64        64 
dram[7]:        53        52        64        64        48        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        48        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        53        59        62        52        64 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        60 
dram[11]:        52        59        64        64        52        52        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756     52808     60621    185128    179225     47438     34244    135551    153904    284308     82593    675375    665067    410261    400842 
dram[1]:     96152    142558     84353     53913    186446    189993     30725     46228    186618    116086    380764    130996    661733    656004    393724    373224 
dram[2]:    136507    236423     22183     33765    193173    187925     39448     25686    168681    676160    377352    234928    645087    644810    371457    364493 
dram[3]:    228868    239873     51871     44714    188659    280916     37247     26053    705936    145272    527798    537044    637838    617799    360093    218185 
dram[4]:    128373    228262     45352     47314    273404    269017     80147     42588    173238    172853    746373    743611    608465    601436    328880    193124 
dram[5]:    218872     31477     69306     36626    261955    261033     43616     36398    706158    239250    458658    283838    598740    589732     44497     70567 
dram[6]:     77413     77362     51138     99026    106296    145601     45818     52218     63486     60921    442437    716588    588198    583313     68797    110639 
dram[7]:     73872     86832    149919     41893    224718    219057     61764     70239    112768    137855    717881    455268    580324    579845     99589    132057 
dram[8]:    101367    132561     55467     48201    224023    209517     80900    134695    136786    160369    198775    196337    580235    455414    147871    135400 
dram[9]:    145674    121471     93419    121504    203386    204351      9058     33683    192287    234990    850662    244948    711977    709286    316920    294923 
dram[10]:    144663    169632    120392    117642    202872     85942     24650     37544    121241    280932     70221    158583    704404    697888    312121    325343 
dram[11]:    104864    106386    107539     22123    113405    192662     28666     17190    104004     89118    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.633574  1.799189  1.705637  1.761506  2.266862  2.150568  1.846890  1.956072  1.965000  2.104110  2.104326  2.076543  2.237762  2.206186  1.635246  1.636364 
dram[1]:  1.575652  1.608303  1.694672  1.654971  2.091892  2.223529  2.024657  2.181035  1.985037  2.147493  2.096203  2.160950  2.204152  2.199324  1.624490  1.761261 
dram[2]:  1.644612  1.683919  1.831461  1.782895  2.015748  2.189189  2.052342  1.862069  2.013405  2.105413  2.232620  2.094527  2.121711  2.025078  1.773034  1.662500 
dram[3]:  1.677596  1.627240  1.657588  1.639839  2.337278  2.261261  1.914141  2.061404  2.143275  2.092437  2.015873  2.364431  2.112540  2.068182  1.740977  1.663934 
dram[4]:  1.676083  1.650092  1.795045  1.786957  2.312102  2.156425  2.045584  1.947368  1.982544  2.168508  1.951163  2.062663  2.085809  2.119454  1.773034  1.789709 
dram[5]:  1.691312  1.706439  1.804396  1.687627  2.007936  2.351613  2.008000  1.928760  2.095109  1.969388  2.148883  1.935185  2.235714  1.996923  1.768708  1.777778 
dram[6]:  1.728814  1.691042  1.706931  1.698381  2.088083  2.160563  1.910486  2.080460  2.079576  1.984733  2.157480  2.052500  2.107937  2.287879  1.791855  1.771429 
dram[7]:  1.760870  1.738050  1.735808  1.698381  2.062841  2.241888  1.988981  2.005420  2.104110  2.048000  2.027094  2.047962  2.130000  2.046875  1.846512  1.834123 
dram[8]:  1.631485  1.588336  1.737805  1.778761  2.245562  1.982278  2.053672  1.894872  2.163324  2.172012  1.992874  1.997636  2.126760  2.038461  1.949367  1.906634 
dram[9]:  1.685874  1.651163  1.738775  1.767896  2.044974  2.210983  1.837379  1.836634  2.157459  2.069333  2.085213  2.181579  2.144295  2.269663  1.745575  1.750000 
dram[10]:  1.726562  1.707721  1.872642  1.698545  2.324841  2.085044  1.878706  1.873418  2.204678  2.193084  1.993007  2.143590  2.137584  2.181507  1.736383  1.847087 
dram[11]:  1.641115  1.630162  1.657895  1.642147  2.185841  2.160112  1.902743  1.938144  2.041237  2.220238  2.231198  2.185984  2.162544  2.148649  1.813084  1.720173 
average row locality = 150144/78259 = 1.918553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       840       822       790       812       759       743       764       748       769       751       785       800       610       613       753       764 
dram[1]:       842       826       798       822       757       740       733       751       780       712       790       783       604       619       749       732 
dram[2]:       806       844       783       781       753       712       736       748       735       723       795       802       612       615       744       754 
dram[3]:       854       843       818       783       771       737       746       696       717       730       847       771       624       608       776       769 
dram[4]:       825       831       767       792       712       756       711       695       778       767       801       751       604       590       744       755 
dram[5]:       847       837       793       805       745       714       746       726       754       755       827       798       597       621       738       728 
dram[6]:       851       859       832       809       789       751       740       716       766       761       784       778       629       571       751       763 
dram[7]:       828       845       766       809       740       742       714       732       749       748       782       811       605       620       751       729 
dram[8]:       846       858       826       777       743       767       717       732       736       727       798       803       574       604       724       733 
dram[9]:       843       860       821       789       758       750       750       736       763       758       789       790       606       578       745       761 
dram[10]:       820       866       765       787       715       696       693       733       735       742       814       795       608       608       755       715 
dram[11]:       877       848       790       793       726       754       753       743       771       727       764       773       581       606       727       746 
total dram reads = 144113
bank skew: 877/571 = 1.54
chip skew: 12150/11847 = 1.03
number of total write accesses:
dram[0]:       260       260       108       119        56        56        32        36        68        68       168       164       120       116       180       184 
dram[1]:       256       260       113       106        68        62        24        32        64        64       152       144       132       128       185       200 
dram[2]:       256       268       122       125        60        68        36        32        64        64       160       160       132       124       180       176 
dram[3]:       268       260       131       121        73        64        48        36        64        68       168       160       132       116       176       172 
dram[4]:       260       260       120       117        56        64        28        32        68        72       152       156       112       124       180       180 
dram[5]:       272       256       111       107        56        60        28        20        68        68       156       152       116       112       168       160 
dram[6]:       268       264       114       119        68        64        28        32        72        76       152       172       140       132       164       172 
dram[7]:       249       256       113       118        60        72        32        32        76        80       164       172       136       138       172       178 
dram[8]:       264       272       115       103        64        62        40        28        76        72       164       168       120       128       181       172 
dram[9]:       256       252       119       104        60        60        28        24        72        72       172       156       132       112       174       176 
dram[10]:       256       252       111       114        60        60        16        28        76        76       164       164       116       116       165       184 
dram[11]:       259       240       110       128        60        60        40        36        84        76       148       152       124       120       196       188 
total dram writes = 24022
bank skew: 272/16 = 17.00
chip skew: 2057/1910 = 1.08
average mf latency per bank:
dram[0]:       2476      2455      2409      2349      3012      3116     10361      9160      5735      6158      3679      3594      3941      4046      2859      2885
dram[1]:       2336      2330      2274      2231      2967      3125      9988     10265      5914      6447      3787      3957      3736      3682      2788      3015
dram[2]:       2467      2424      2360      2400      3279      3493     10281     10516      6082      5750      4042      3555      3802      3941      2977      2782
dram[3]:       2320      2376      2165      2281      3220      3164      9564     10654      6054      5799      3589      3958      3865      3864      2828      2732
dram[4]:       2429      2338      2409      2384      3257      3100     10637     11106      5889      5203      3876      4128      3996      4022      2847      2724
dram[5]:       2300      2467      2363      2359      3339      3611     10813     10751     17944      5927      3693      3860      4177      3950      2905      3004
dram[6]:       2363      2355      2211      2297      3311      3317      9620     10602      5770      5792     10574      3411      3676      4022      3049      2717
dram[7]:       2509      2551      2471      2376      3485      3437      9976      9642      5738      5733      3727      3695      3710      3682      2760      2952
dram[8]:       2356      2265      2302      2364      3402      3533     10029      9593      6149      5831      3892      3585      4039      3902      2902      3041
dram[9]:       2381      2419      2190      2470      3313      3723      9349     10315      5567      5761      3443      3825      3837      4115      2911      2977
dram[10]:       2480      2454      2455      2445      3680      3895     11404     11109      5531      5950      3557      3697      3821      3641      2989      3108
dram[11]:       2286      2385      2399      2210      3669      3310      9769      9588      5654      5795      3872      3739      3855      3796      3008      2908
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1263      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1236      1313      1462      1270      1401      1524      1321      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1273      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12510849 n_act=6631 n_pre=6615 n_ref_event=0 n_req=12622 n_rd=12123 n_rd_L2_A=0 n_write=0 n_wr_bk=1995 bw_util=0.004504
n_activity=466438 dram_eff=0.1211
bk0: 840a 12496956i bk1: 822a 12499092i bk2: 790a 12503121i bk3: 812a 12501130i bk4: 759a 12509499i bk5: 743a 12509838i bk6: 764a 12507931i bk7: 748a 12509510i bk8: 769a 12507999i bk9: 751a 12509866i bk10: 785a 12508391i bk11: 800a 12508294i bk12: 610a 12515304i bk13: 613a 12514660i bk14: 753a 12503734i bk15: 764a 12502258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.475123
Row_Buffer_Locality_read = 0.480574
Row_Buffer_Locality_write = 0.342685
Bank_Level_Parallism = 1.904069
Bank_Level_Parallism_Col = 1.832168
Bank_Level_Parallism_Ready = 1.671223
write_to_read_ratio_blp_rw_average = 0.104997
GrpLevelPara = 1.389765 

BW Util details:
bwutil = 0.004504 
total_CMD = 12537908 
util_bw = 56472 
Wasted_Col = 127237 
Wasted_Row = 99183 
Idle = 12255016 

BW Util Bottlenecks: 
RCDc_limit = 129697 
RCDWRc_limit = 3324 
WTRc_limit = 9368 
RTWc_limit = 9437 
CCDLc_limit = 5528 
rwq = 0 
CCDLc_limit_alone = 4278 
WTRc_limit_alone = 8741 
RTWc_limit_alone = 8814 

Commands details: 
total_CMD = 12537908 
n_nop = 12510849 
Read = 12123 
Write = 0 
L2_Alloc = 0 
L2_WB = 1995 
n_act = 6631 
n_pre = 6615 
n_ref = 0 
n_req = 12622 
total_req = 14118 

Dual Bus Interface Util: 
issued_total_row = 13246 
issued_total_col = 14118 
Row_Bus_Util =  0.001056 
CoL_Bus_Util = 0.001126 
Either_Row_CoL_Bus_Util = 0.002158 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.011272 
queue_avg = 0.065193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0651928
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12510988 n_act=6592 n_pre=6576 n_ref_event=0 n_req=12538 n_rd=12038 n_rd_L2_A=0 n_write=0 n_wr_bk=1990 bw_util=0.004475
n_activity=462922 dram_eff=0.1212
bk0: 842a 12497890i bk1: 826a 12498534i bk2: 798a 12503034i bk3: 822a 12500524i bk4: 757a 12508744i bk5: 740a 12510067i bk6: 733a 12510094i bk7: 751a 12511431i bk8: 780a 12508177i bk9: 712a 12511525i bk10: 790a 12507654i bk11: 783a 12508540i bk12: 604a 12515654i bk13: 619a 12516130i bk14: 749a 12503312i bk15: 732a 12504477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.474717
Row_Buffer_Locality_read = 0.478734
Row_Buffer_Locality_write = 0.378000
Bank_Level_Parallism = 1.876689
Bank_Level_Parallism_Col = 1.822894
Bank_Level_Parallism_Ready = 1.708927
write_to_read_ratio_blp_rw_average = 0.100823
GrpLevelPara = 1.363308 

BW Util details:
bwutil = 0.004475 
total_CMD = 12537908 
util_bw = 56112 
Wasted_Col = 127471 
Wasted_Row = 98702 
Idle = 12255623 

BW Util Bottlenecks: 
RCDc_limit = 130268 
RCDWRc_limit = 3250 
WTRc_limit = 8770 
RTWc_limit = 8183 
CCDLc_limit = 5210 
rwq = 0 
CCDLc_limit_alone = 4257 
WTRc_limit_alone = 8211 
RTWc_limit_alone = 7789 

Commands details: 
total_CMD = 12537908 
n_nop = 12510988 
Read = 12038 
Write = 0 
L2_Alloc = 0 
L2_WB = 1990 
n_act = 6592 
n_pre = 6576 
n_ref = 0 
n_req = 12538 
total_req = 14028 

Dual Bus Interface Util: 
issued_total_row = 13168 
issued_total_col = 14028 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.001119 
Either_Row_CoL_Bus_Util = 0.002147 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010253 
queue_avg = 0.066257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0662565
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511232 n_act=6508 n_pre=6492 n_ref_event=0 n_req=12452 n_rd=11943 n_rd_L2_A=0 n_write=0 n_wr_bk=2027 bw_util=0.004457
n_activity=451821 dram_eff=0.1237
bk0: 806a 12499651i bk1: 844a 12496787i bk2: 783a 12503205i bk3: 781a 12502934i bk4: 753a 12508442i bk5: 712a 12510630i bk6: 736a 12510082i bk7: 748a 12507578i bk8: 735a 12509547i bk9: 723a 12510795i bk10: 795a 12508546i bk11: 802a 12506616i bk12: 612a 12516891i bk13: 615a 12514422i bk14: 744a 12504853i bk15: 754a 12503188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477835
Row_Buffer_Locality_read = 0.483882
Row_Buffer_Locality_write = 0.335953
Bank_Level_Parallism = 1.929492
Bank_Level_Parallism_Col = 1.800961
Bank_Level_Parallism_Ready = 1.596227
write_to_read_ratio_blp_rw_average = 0.111008
GrpLevelPara = 1.395050 

BW Util details:
bwutil = 0.004457 
total_CMD = 12537908 
util_bw = 55880 
Wasted_Col = 123882 
Wasted_Row = 95437 
Idle = 12262709 

BW Util Bottlenecks: 
RCDc_limit = 126442 
RCDWRc_limit = 3462 
WTRc_limit = 9624 
RTWc_limit = 10030 
CCDLc_limit = 5669 
rwq = 0 
CCDLc_limit_alone = 4615 
WTRc_limit_alone = 9093 
RTWc_limit_alone = 9507 

Commands details: 
total_CMD = 12537908 
n_nop = 12511232 
Read = 11943 
Write = 0 
L2_Alloc = 0 
L2_WB = 2027 
n_act = 6508 
n_pre = 6492 
n_ref = 0 
n_req = 12452 
total_req = 13970 

Dual Bus Interface Util: 
issued_total_row = 13000 
issued_total_col = 13970 
Row_Bus_Util =  0.001037 
CoL_Bus_Util = 0.001114 
Either_Row_CoL_Bus_Util = 0.002128 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.011021 
queue_avg = 0.070708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0707077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12510890 n_act=6594 n_pre=6578 n_ref_event=0 n_req=12608 n_rd=12090 n_rd_L2_A=0 n_write=0 n_wr_bk=2057 bw_util=0.004513
n_activity=460454 dram_eff=0.1229
bk0: 854a 12496891i bk1: 843a 12496336i bk2: 818a 12499781i bk3: 783a 12500491i bk4: 771a 12508397i bk5: 737a 12511550i bk6: 746a 12509325i bk7: 696a 12510900i bk8: 717a 12511733i bk9: 730a 12511826i bk10: 847a 12505403i bk11: 771a 12510598i bk12: 624a 12514307i bk13: 608a 12514552i bk14: 776a 12503725i bk15: 769a 12503119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477475
Row_Buffer_Locality_read = 0.482465
Row_Buffer_Locality_write = 0.361004
Bank_Level_Parallism = 1.910706
Bank_Level_Parallism_Col = 1.809925
Bank_Level_Parallism_Ready = 1.598056
write_to_read_ratio_blp_rw_average = 0.108946
GrpLevelPara = 1.392940 

BW Util details:
bwutil = 0.004513 
total_CMD = 12537908 
util_bw = 56588 
Wasted_Col = 126371 
Wasted_Row = 97900 
Idle = 12257049 

BW Util Bottlenecks: 
RCDc_limit = 128971 
RCDWRc_limit = 3317 
WTRc_limit = 8564 
RTWc_limit = 10111 
CCDLc_limit = 5540 
rwq = 0 
CCDLc_limit_alone = 4475 
WTRc_limit_alone = 8125 
RTWc_limit_alone = 9485 

Commands details: 
total_CMD = 12537908 
n_nop = 12510890 
Read = 12090 
Write = 0 
L2_Alloc = 0 
L2_WB = 2057 
n_act = 6594 
n_pre = 6578 
n_ref = 0 
n_req = 12608 
total_req = 14147 

Dual Bus Interface Util: 
issued_total_row = 13172 
issued_total_col = 14147 
Row_Bus_Util =  0.001051 
CoL_Bus_Util = 0.001128 
Either_Row_CoL_Bus_Util = 0.002155 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.011141 
queue_avg = 0.069255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0692545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511518 n_act=6432 n_pre=6416 n_ref_event=0 n_req=12375 n_rd=11879 n_rd_L2_A=0 n_write=0 n_wr_bk=1981 bw_util=0.004422
n_activity=458583 dram_eff=0.1209
bk0: 825a 12498676i bk1: 831a 12498754i bk2: 767a 12503801i bk3: 792a 12502774i bk4: 712a 12511273i bk5: 756a 12510139i bk6: 711a 12512011i bk7: 695a 12510978i bk8: 778a 12508894i bk9: 767a 12510390i bk10: 801a 12507039i bk11: 751a 12508503i bk12: 604a 12515365i bk13: 590a 12516171i bk14: 744a 12505921i bk15: 755a 12505665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.480727
Row_Buffer_Locality_read = 0.487162
Row_Buffer_Locality_write = 0.326613
Bank_Level_Parallism = 1.871532
Bank_Level_Parallism_Col = 1.837020
Bank_Level_Parallism_Ready = 1.717522
write_to_read_ratio_blp_rw_average = 0.102621
GrpLevelPara = 1.374346 

BW Util details:
bwutil = 0.004422 
total_CMD = 12537908 
util_bw = 55440 
Wasted_Col = 124256 
Wasted_Row = 97464 
Idle = 12260748 

BW Util Bottlenecks: 
RCDc_limit = 126379 
RCDWRc_limit = 3261 
WTRc_limit = 8075 
RTWc_limit = 7966 
CCDLc_limit = 5156 
rwq = 0 
CCDLc_limit_alone = 4224 
WTRc_limit_alone = 7648 
RTWc_limit_alone = 7461 

Commands details: 
total_CMD = 12537908 
n_nop = 12511518 
Read = 11879 
Write = 0 
L2_Alloc = 0 
L2_WB = 1981 
n_act = 6432 
n_pre = 6416 
n_ref = 0 
n_req = 12375 
total_req = 13860 

Dual Bus Interface Util: 
issued_total_row = 12848 
issued_total_col = 13860 
Row_Bus_Util =  0.001025 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.002105 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.012050 
queue_avg = 0.066262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.066262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511223 n_act=6538 n_pre=6522 n_ref_event=0 n_req=12509 n_rd=12031 n_rd_L2_A=0 n_write=0 n_wr_bk=1910 bw_util=0.004448
n_activity=466278 dram_eff=0.1196
bk0: 847a 12498928i bk1: 837a 12499919i bk2: 793a 12503948i bk3: 805a 12502479i bk4: 745a 12509240i bk5: 714a 12513198i bk6: 746a 12510432i bk7: 726a 12509930i bk8: 754a 12509752i bk9: 755a 12509425i bk10: 827a 12507529i bk11: 798a 12507136i bk12: 597a 12516970i bk13: 621a 12514045i bk14: 738a 12504132i bk15: 728a 12505713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477816
Row_Buffer_Locality_read = 0.483833
Row_Buffer_Locality_write = 0.326360
Bank_Level_Parallism = 1.861352
Bank_Level_Parallism_Col = 1.780828
Bank_Level_Parallism_Ready = 1.587084
write_to_read_ratio_blp_rw_average = 0.102800
GrpLevelPara = 1.360903 

BW Util details:
bwutil = 0.004448 
total_CMD = 12537908 
util_bw = 55764 
Wasted_Col = 126059 
Wasted_Row = 99141 
Idle = 12256944 

BW Util Bottlenecks: 
RCDc_limit = 128724 
RCDWRc_limit = 3233 
WTRc_limit = 8644 
RTWc_limit = 9682 
CCDLc_limit = 5410 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 8116 
RTWc_limit_alone = 9233 

Commands details: 
total_CMD = 12537908 
n_nop = 12511223 
Read = 12031 
Write = 0 
L2_Alloc = 0 
L2_WB = 1910 
n_act = 6538 
n_pre = 6522 
n_ref = 0 
n_req = 12509 
total_req = 13941 

Dual Bus Interface Util: 
issued_total_row = 13060 
issued_total_col = 13941 
Row_Bus_Util =  0.001042 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.002128 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.011842 
queue_avg = 0.060739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12510805 n_act=6590 n_pre=6574 n_ref_event=0 n_req=12661 n_rd=12150 n_rd_L2_A=0 n_write=0 n_wr_bk=2037 bw_util=0.004526
n_activity=467514 dram_eff=0.1214
bk0: 851a 12497998i bk1: 859a 12497629i bk2: 832a 12501830i bk3: 809a 12500170i bk4: 789a 12508670i bk5: 751a 12509581i bk6: 740a 12508899i bk7: 716a 12510819i bk8: 766a 12508559i bk9: 761a 12507877i bk10: 784a 12509830i bk11: 778a 12507708i bk12: 629a 12513526i bk13: 571a 12516742i bk14: 751a 12505493i bk15: 763a 12505791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479978
Row_Buffer_Locality_read = 0.484444
Row_Buffer_Locality_write = 0.373777
Bank_Level_Parallism = 1.895611
Bank_Level_Parallism_Col = 1.817201
Bank_Level_Parallism_Ready = 1.604306
write_to_read_ratio_blp_rw_average = 0.106743
GrpLevelPara = 1.372037 

BW Util details:
bwutil = 0.004526 
total_CMD = 12537908 
util_bw = 56748 
Wasted_Col = 126674 
Wasted_Row = 98949 
Idle = 12255537 

BW Util Bottlenecks: 
RCDc_limit = 128746 
RCDWRc_limit = 3401 
WTRc_limit = 8859 
RTWc_limit = 8806 
CCDLc_limit = 5378 
rwq = 0 
CCDLc_limit_alone = 4318 
WTRc_limit_alone = 8326 
RTWc_limit_alone = 8279 

Commands details: 
total_CMD = 12537908 
n_nop = 12510805 
Read = 12150 
Write = 0 
L2_Alloc = 0 
L2_WB = 2037 
n_act = 6590 
n_pre = 6574 
n_ref = 0 
n_req = 12661 
total_req = 14187 

Dual Bus Interface Util: 
issued_total_row = 13164 
issued_total_col = 14187 
Row_Bus_Util =  0.001050 
CoL_Bus_Util = 0.001132 
Either_Row_CoL_Bus_Util = 0.002162 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009150 
queue_avg = 0.065593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0655926
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511283 n_act=6458 n_pre=6442 n_ref_event=0 n_req=12486 n_rd=11971 n_rd_L2_A=0 n_write=0 n_wr_bk=2048 bw_util=0.004473
n_activity=456570 dram_eff=0.1228
bk0: 828a 12500534i bk1: 845a 12497536i bk2: 766a 12504457i bk3: 809a 12500887i bk4: 740a 12509272i bk5: 742a 12510958i bk6: 714a 12509152i bk7: 732a 12509221i bk8: 749a 12509043i bk9: 748a 12508487i bk10: 782a 12507412i bk11: 811a 12506930i bk12: 605a 12514788i bk13: 620a 12513675i bk14: 751a 12507448i bk15: 729a 12505138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483181
Row_Buffer_Locality_read = 0.488681
Row_Buffer_Locality_write = 0.355340
Bank_Level_Parallism = 1.923095
Bank_Level_Parallism_Col = 1.847007
Bank_Level_Parallism_Ready = 1.699767
write_to_read_ratio_blp_rw_average = 0.105948
GrpLevelPara = 1.381564 

BW Util details:
bwutil = 0.004473 
total_CMD = 12537908 
util_bw = 56076 
Wasted_Col = 123834 
Wasted_Row = 96319 
Idle = 12261679 

BW Util Bottlenecks: 
RCDc_limit = 125869 
RCDWRc_limit = 3401 
WTRc_limit = 9781 
RTWc_limit = 8482 
CCDLc_limit = 5687 
rwq = 0 
CCDLc_limit_alone = 4385 
WTRc_limit_alone = 9077 
RTWc_limit_alone = 7884 

Commands details: 
total_CMD = 12537908 
n_nop = 12511283 
Read = 11971 
Write = 0 
L2_Alloc = 0 
L2_WB = 2048 
n_act = 6458 
n_pre = 6442 
n_ref = 0 
n_req = 12486 
total_req = 14019 

Dual Bus Interface Util: 
issued_total_row = 12900 
issued_total_col = 14019 
Row_Bus_Util =  0.001029 
CoL_Bus_Util = 0.001118 
Either_Row_CoL_Bus_Util = 0.002124 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.011042 
queue_avg = 0.068405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0684053
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511188 n_act=6503 n_pre=6487 n_ref_event=0 n_req=12475 n_rd=11965 n_rd_L2_A=0 n_write=0 n_wr_bk=2029 bw_util=0.004465
n_activity=454929 dram_eff=0.123
bk0: 846a 12497287i bk1: 858a 12497249i bk2: 826a 12502475i bk3: 777a 12504989i bk4: 743a 12511171i bk5: 767a 12506493i bk6: 717a 12510882i bk7: 732a 12508989i bk8: 736a 12511321i bk9: 727a 12510766i bk10: 798a 12506364i bk11: 803a 12506810i bk12: 574a 12516193i bk13: 604a 12514912i bk14: 724a 12508268i bk15: 733a 12506578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.479198
Row_Buffer_Locality_read = 0.484413
Row_Buffer_Locality_write = 0.356863
Bank_Level_Parallism = 1.901435
Bank_Level_Parallism_Col = 1.859818
Bank_Level_Parallism_Ready = 1.744163
write_to_read_ratio_blp_rw_average = 0.102254
GrpLevelPara = 1.385742 

BW Util details:
bwutil = 0.004465 
total_CMD = 12537908 
util_bw = 55976 
Wasted_Col = 123944 
Wasted_Row = 95970 
Idle = 12262018 

BW Util Bottlenecks: 
RCDc_limit = 126564 
RCDWRc_limit = 3396 
WTRc_limit = 9550 
RTWc_limit = 7457 
CCDLc_limit = 4913 
rwq = 0 
CCDLc_limit_alone = 3948 
WTRc_limit_alone = 8973 
RTWc_limit_alone = 7069 

Commands details: 
total_CMD = 12537908 
n_nop = 12511188 
Read = 11965 
Write = 0 
L2_Alloc = 0 
L2_WB = 2029 
n_act = 6503 
n_pre = 6487 
n_ref = 0 
n_req = 12475 
total_req = 13994 

Dual Bus Interface Util: 
issued_total_row = 12990 
issued_total_col = 13994 
Row_Bus_Util =  0.001036 
CoL_Bus_Util = 0.001116 
Either_Row_CoL_Bus_Util = 0.002131 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.009880 
queue_avg = 0.063549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0635489
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12510971 n_act=6587 n_pre=6571 n_ref_event=0 n_req=12591 n_rd=12097 n_rd_L2_A=0 n_write=0 n_wr_bk=1969 bw_util=0.004488
n_activity=462972 dram_eff=0.1215
bk0: 843a 12498727i bk1: 860a 12498512i bk2: 821a 12503461i bk3: 789a 12503838i bk4: 758a 12509729i bk5: 750a 12509746i bk6: 750a 12508120i bk7: 736a 12509178i bk8: 763a 12510577i bk9: 758a 12510268i bk10: 789a 12509699i bk11: 790a 12508844i bk12: 606a 12515934i bk13: 578a 12516504i bk14: 745a 12505284i bk15: 761a 12504722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477325
Row_Buffer_Locality_read = 0.482516
Row_Buffer_Locality_write = 0.350202
Bank_Level_Parallism = 1.847031
Bank_Level_Parallism_Col = 1.744412
Bank_Level_Parallism_Ready = 1.545097
write_to_read_ratio_blp_rw_average = 0.107314
GrpLevelPara = 1.356168 

BW Util details:
bwutil = 0.004488 
total_CMD = 12537908 
util_bw = 56264 
Wasted_Col = 127400 
Wasted_Row = 98867 
Idle = 12255377 

BW Util Bottlenecks: 
RCDc_limit = 129801 
RCDWRc_limit = 3412 
WTRc_limit = 8736 
RTWc_limit = 9142 
CCDLc_limit = 5974 
rwq = 0 
CCDLc_limit_alone = 4675 
WTRc_limit_alone = 8092 
RTWc_limit_alone = 8487 

Commands details: 
total_CMD = 12537908 
n_nop = 12510971 
Read = 12097 
Write = 0 
L2_Alloc = 0 
L2_WB = 1969 
n_act = 6587 
n_pre = 6571 
n_ref = 0 
n_req = 12591 
total_req = 14066 

Dual Bus Interface Util: 
issued_total_row = 13158 
issued_total_col = 14066 
Row_Bus_Util =  0.001049 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.002148 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.010654 
queue_avg = 0.061751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0617511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511668 n_act=6357 n_pre=6341 n_ref_event=0 n_req=12340 n_rd=11847 n_rd_L2_A=0 n_write=0 n_wr_bk=1958 bw_util=0.004404
n_activity=450703 dram_eff=0.1225
bk0: 820a 12499716i bk1: 866a 12499648i bk2: 765a 12506184i bk3: 787a 12501289i bk4: 715a 12511962i bk5: 696a 12511215i bk6: 693a 12511013i bk7: 733a 12508536i bk8: 735a 12511283i bk9: 742a 12510978i bk10: 814a 12506239i bk11: 795a 12508047i bk12: 608a 12515984i bk13: 608a 12517223i bk14: 755a 12505965i bk15: 715a 12505619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.485332
Row_Buffer_Locality_read = 0.489407
Row_Buffer_Locality_write = 0.387424
Bank_Level_Parallism = 1.883119
Bank_Level_Parallism_Col = 1.840627
Bank_Level_Parallism_Ready = 1.737967
write_to_read_ratio_blp_rw_average = 0.102948
GrpLevelPara = 1.374225 

BW Util details:
bwutil = 0.004404 
total_CMD = 12537908 
util_bw = 55220 
Wasted_Col = 122600 
Wasted_Row = 95220 
Idle = 12264868 

BW Util Bottlenecks: 
RCDc_limit = 124745 
RCDWRc_limit = 3057 
WTRc_limit = 8073 
RTWc_limit = 8346 
CCDLc_limit = 4958 
rwq = 0 
CCDLc_limit_alone = 4062 
WTRc_limit_alone = 7602 
RTWc_limit_alone = 7921 

Commands details: 
total_CMD = 12537908 
n_nop = 12511668 
Read = 11847 
Write = 0 
L2_Alloc = 0 
L2_WB = 1958 
n_act = 6357 
n_pre = 6341 
n_ref = 0 
n_req = 12340 
total_req = 13805 

Dual Bus Interface Util: 
issued_total_row = 12698 
issued_total_col = 13805 
Row_Bus_Util =  0.001013 
CoL_Bus_Util = 0.001101 
Either_Row_CoL_Bus_Util = 0.002093 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010023 
queue_avg = 0.064358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0643579
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12537908 n_nop=12511142 n_act=6540 n_pre=6524 n_ref_event=0 n_req=12487 n_rd=11979 n_rd_L2_A=0 n_write=0 n_wr_bk=2021 bw_util=0.004466
n_activity=459596 dram_eff=0.1218
bk0: 877a 12497841i bk1: 848a 12497769i bk2: 790a 12501061i bk3: 793a 12499927i bk4: 726a 12511639i bk5: 754a 12510595i bk6: 753a 12508575i bk7: 743a 12508168i bk8: 771a 12508754i bk9: 727a 12510067i bk10: 764a 12508269i bk11: 773a 12507902i bk12: 581a 12515198i bk13: 606a 12514523i bk14: 727a 12505845i bk15: 746a 12504243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.476736
Row_Buffer_Locality_read = 0.482344
Row_Buffer_Locality_write = 0.344488
Bank_Level_Parallism = 1.907349
Bank_Level_Parallism_Col = 1.862359
Bank_Level_Parallism_Ready = 1.702206
write_to_read_ratio_blp_rw_average = 0.100691
GrpLevelPara = 1.377158 

BW Util details:
bwutil = 0.004466 
total_CMD = 12537908 
util_bw = 56000 
Wasted_Col = 125941 
Wasted_Row = 98516 
Idle = 12257451 

BW Util Bottlenecks: 
RCDc_limit = 127945 
RCDWRc_limit = 3127 
WTRc_limit = 8963 
RTWc_limit = 8452 
CCDLc_limit = 5191 
rwq = 0 
CCDLc_limit_alone = 4133 
WTRc_limit_alone = 8395 
RTWc_limit_alone = 7962 

Commands details: 
total_CMD = 12537908 
n_nop = 12511142 
Read = 11979 
Write = 0 
L2_Alloc = 0 
L2_WB = 2021 
n_act = 6540 
n_pre = 6524 
n_ref = 0 
n_req = 12487 
total_req = 14000 

Dual Bus Interface Util: 
issued_total_row = 13064 
issued_total_col = 14000 
Row_Bus_Util =  0.001042 
CoL_Bus_Util = 0.001117 
Either_Row_CoL_Bus_Util = 0.002135 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.011134 
queue_avg = 0.064530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0645297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 96480, Miss = 7622, Miss_rate = 0.079, Pending_hits = 783, Reservation_fails = 268
L2_cache_bank[1]: Access = 93307, Miss = 7605, Miss_rate = 0.082, Pending_hits = 747, Reservation_fails = 541
L2_cache_bank[2]: Access = 95413, Miss = 7606, Miss_rate = 0.080, Pending_hits = 722, Reservation_fails = 267
L2_cache_bank[3]: Access = 96837, Miss = 7536, Miss_rate = 0.078, Pending_hits = 711, Reservation_fails = 460
L2_cache_bank[4]: Access = 96544, Miss = 7517, Miss_rate = 0.078, Pending_hits = 693, Reservation_fails = 849
L2_cache_bank[5]: Access = 94715, Miss = 7533, Miss_rate = 0.080, Pending_hits = 738, Reservation_fails = 718
L2_cache_bank[6]: Access = 94111, Miss = 7708, Miss_rate = 0.082, Pending_hits = 648, Reservation_fails = 1191
L2_cache_bank[7]: Access = 94709, Miss = 7493, Miss_rate = 0.079, Pending_hits = 740, Reservation_fails = 558
L2_cache_bank[8]: Access = 97311, Miss = 7501, Miss_rate = 0.077, Pending_hits = 725, Reservation_fails = 181
L2_cache_bank[9]: Access = 95683, Miss = 7495, Miss_rate = 0.078, Pending_hits = 757, Reservation_fails = 310
L2_cache_bank[10]: Access = 146246, Miss = 7604, Miss_rate = 0.052, Pending_hits = 798, Reservation_fails = 784
L2_cache_bank[11]: Access = 95221, Miss = 7540, Miss_rate = 0.079, Pending_hits = 720, Reservation_fails = 1001
L2_cache_bank[12]: Access = 123028, Miss = 7699, Miss_rate = 0.063, Pending_hits = 705, Reservation_fails = 524
L2_cache_bank[13]: Access = 94855, Miss = 7564, Miss_rate = 0.080, Pending_hits = 738, Reservation_fails = 513
L2_cache_bank[14]: Access = 94236, Miss = 7492, Miss_rate = 0.080, Pending_hits = 740, Reservation_fails = 555
L2_cache_bank[15]: Access = 94572, Miss = 7590, Miss_rate = 0.080, Pending_hits = 701, Reservation_fails = 531
L2_cache_bank[16]: Access = 97122, Miss = 7526, Miss_rate = 0.077, Pending_hits = 707, Reservation_fails = 379
L2_cache_bank[17]: Access = 94109, Miss = 7558, Miss_rate = 0.080, Pending_hits = 657, Reservation_fails = 923
L2_cache_bank[18]: Access = 93742, Miss = 7634, Miss_rate = 0.081, Pending_hits = 699, Reservation_fails = 218
L2_cache_bank[19]: Access = 93773, Miss = 7577, Miss_rate = 0.081, Pending_hits = 646, Reservation_fails = 777
L2_cache_bank[20]: Access = 95042, Miss = 7462, Miss_rate = 0.079, Pending_hits = 739, Reservation_fails = 1030
L2_cache_bank[21]: Access = 97911, Miss = 7489, Miss_rate = 0.076, Pending_hits = 709, Reservation_fails = 538
L2_cache_bank[22]: Access = 95607, Miss = 7538, Miss_rate = 0.079, Pending_hits = 647, Reservation_fails = 1108
L2_cache_bank[23]: Access = 92763, Miss = 7544, Miss_rate = 0.081, Pending_hits = 706, Reservation_fails = 1117
L2_total_cache_accesses = 2363337
L2_total_cache_misses = 181433
L2_total_cache_miss_rate = 0.0768
L2_total_cache_pending_hits = 17176
L2_total_cache_reservation_fails = 15341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1994916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 107266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17157
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2156186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 207151
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15316
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2363337
icnt_total_pkts_simt_to_mem=2363337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2363337
Req_Network_cycles = 4889104
Req_Network_injected_packets_per_cycle =       0.4834 
Req_Network_conflicts_per_cycle =       0.1965
Req_Network_conflicts_per_cycle_util =       1.7603
Req_Bank_Level_Parallism =       4.3312
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6560
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0684

Reply_Network_injected_packets_num = 2363337
Reply_Network_cycles = 4889104
Reply_Network_injected_packets_per_cycle =        0.4834
Reply_Network_conflicts_per_cycle =        0.2765
Reply_Network_conflicts_per_cycle_util =       2.4644
Reply_Bank_Level_Parallism =       4.3080
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0161
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 57 sec (7617 sec)
gpgpu_simulation_rate = 2987 (inst/sec)
gpgpu_simulation_rate = 641 (cycle/sec)
gpgpu_silicon_slowdown = 2129485x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (42,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 28 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 29 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
Destroy streams for kernel 24: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 24 
gpu_sim_cycle = 2063049
gpu_sim_insn = 5444239
gpu_ipc =       2.6389
gpu_tot_sim_cycle = 6952153
gpu_tot_sim_insn = 28198293
gpu_tot_ipc =       4.0561
gpu_tot_issued_cta = 1220
gpu_occupancy = 19.0331% 
gpu_tot_occupancy = 23.9173% 
max_total_param_size = 0
gpu_stall_dramfull = 22806
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3830
partiton_level_parallism_total  =       0.4536
partiton_level_parallism_util =       2.8624
partiton_level_parallism_util_total  =       3.8378
L2_BW  =      16.7279 GB/Sec
L2_BW_total  =      19.8127 GB/Sec
gpu_total_sim_rate=2607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 140789, Miss = 69039, Miss_rate = 0.490, Pending_hits = 5960, Reservation_fails = 48932
	L1D_cache_core[1]: Access = 140339, Miss = 68616, Miss_rate = 0.489, Pending_hits = 5769, Reservation_fails = 51726
	L1D_cache_core[2]: Access = 121371, Miss = 62185, Miss_rate = 0.512, Pending_hits = 5040, Reservation_fails = 44570
	L1D_cache_core[3]: Access = 131053, Miss = 66688, Miss_rate = 0.509, Pending_hits = 6219, Reservation_fails = 50140
	L1D_cache_core[4]: Access = 144222, Miss = 73975, Miss_rate = 0.513, Pending_hits = 5711, Reservation_fails = 57150
	L1D_cache_core[5]: Access = 130147, Miss = 68465, Miss_rate = 0.526, Pending_hits = 4499, Reservation_fails = 53837
	L1D_cache_core[6]: Access = 120444, Miss = 62162, Miss_rate = 0.516, Pending_hits = 4902, Reservation_fails = 50568
	L1D_cache_core[7]: Access = 129584, Miss = 64953, Miss_rate = 0.501, Pending_hits = 5408, Reservation_fails = 46706
	L1D_cache_core[8]: Access = 279976, Miss = 108517, Miss_rate = 0.388, Pending_hits = 6220, Reservation_fails = 55651
	L1D_cache_core[9]: Access = 229995, Miss = 103213, Miss_rate = 0.449, Pending_hits = 5494, Reservation_fails = 58172
	L1D_cache_core[10]: Access = 216309, Miss = 101998, Miss_rate = 0.472, Pending_hits = 6265, Reservation_fails = 54233
	L1D_cache_core[11]: Access = 203108, Miss = 95141, Miss_rate = 0.468, Pending_hits = 4832, Reservation_fails = 50783
	L1D_cache_core[12]: Access = 340365, Miss = 152468, Miss_rate = 0.448, Pending_hits = 5466, Reservation_fails = 54737
	L1D_cache_core[13]: Access = 277305, Miss = 143281, Miss_rate = 0.517, Pending_hits = 7349, Reservation_fails = 57549
	L1D_cache_core[14]: Access = 250846, Miss = 131115, Miss_rate = 0.523, Pending_hits = 5695, Reservation_fails = 55384
	L1D_cache_core[15]: Access = 246980, Miss = 125672, Miss_rate = 0.509, Pending_hits = 5579, Reservation_fails = 52612
	L1D_cache_core[16]: Access = 227633, Miss = 114186, Miss_rate = 0.502, Pending_hits = 5287, Reservation_fails = 49874
	L1D_cache_core[17]: Access = 203866, Miss = 104156, Miss_rate = 0.511, Pending_hits = 5494, Reservation_fails = 46553
	L1D_cache_core[18]: Access = 203170, Miss = 103807, Miss_rate = 0.511, Pending_hits = 6121, Reservation_fails = 46891
	L1D_cache_core[19]: Access = 202090, Miss = 101952, Miss_rate = 0.504, Pending_hits = 5773, Reservation_fails = 45978
	L1D_cache_core[20]: Access = 185322, Miss = 92298, Miss_rate = 0.498, Pending_hits = 6630, Reservation_fails = 53080
	L1D_cache_core[21]: Access = 172253, Miss = 86113, Miss_rate = 0.500, Pending_hits = 6243, Reservation_fails = 48937
	L1D_cache_core[22]: Access = 166251, Miss = 83483, Miss_rate = 0.502, Pending_hits = 6515, Reservation_fails = 45097
	L1D_cache_core[23]: Access = 157045, Miss = 77914, Miss_rate = 0.496, Pending_hits = 6554, Reservation_fails = 45391
	L1D_cache_core[24]: Access = 152521, Miss = 74310, Miss_rate = 0.487, Pending_hits = 6668, Reservation_fails = 43850
	L1D_cache_core[25]: Access = 216461, Miss = 74478, Miss_rate = 0.344, Pending_hits = 6629, Reservation_fails = 49486
	L1D_cache_core[26]: Access = 138349, Miss = 66654, Miss_rate = 0.482, Pending_hits = 6566, Reservation_fails = 46535
	L1D_cache_core[27]: Access = 129649, Miss = 63527, Miss_rate = 0.490, Pending_hits = 5845, Reservation_fails = 45567
	L1D_cache_core[28]: Access = 131412, Miss = 64471, Miss_rate = 0.491, Pending_hits = 6776, Reservation_fails = 45595
	L1D_cache_core[29]: Access = 159391, Miss = 76006, Miss_rate = 0.477, Pending_hits = 7268, Reservation_fails = 54308
	L1D_total_cache_accesses = 5548246
	L1D_total_cache_misses = 2680843
	L1D_total_cache_miss_rate = 0.4832
	L1D_total_cache_pending_hits = 178777
	L1D_total_cache_reservation_fails = 1509892
	L1D_cache_data_port_util = 0.077
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2594912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 178774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1461319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 519659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 178774
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5324039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224207

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 428627
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1032692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48573
ctas_completed 1220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11867, 7886, 10509, 9680, 8228, 9969, 11301, 9671, 3178, 1672, 1586, 1801, 1564, 2117, 1966, 1410, 936, 1134, 1380, 915, 1801, 2085, 1250, 1437, 1786, 885, 938, 868, 1017, 1014, 2825, 1473, 
gpgpu_n_tot_thrd_icount = 152011584
gpgpu_n_tot_w_icount = 4750362
gpgpu_n_stall_shd_mem = 2284972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2929207
gpgpu_n_mem_write_global = 224207
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6165222
gpgpu_n_store_insn = 386370
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1952262
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1967412
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 317560
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1015310	W0_Idle:45329391	W0_Scoreboard:88054457	W1:1907393	W2:704774	W3:407656	W4:266853	W5:183465	W6:131220	W7:96314	W8:86126	W9:68379	W10:56047	W11:49444	W12:47778	W13:37458	W14:35918	W15:33761	W16:32460	W17:27777	W18:22775	W19:21877	W20:17742	W21:17120	W22:19748	W23:19883	W24:20585	W25:21648	W26:23020	W27:20223	W28:18194	W29:18139	W30:17196	W31:14707	W32:304682
single_issue_nums: WS0:1218601	WS1:1196394	WS2:1182934	WS3:1152433	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20402824 {8:2550353,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8968280 {40:224207,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102014120 {40:2550353,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1793656 {8:224207,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 289 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 6 
mrq_lat_table:169392 	1590 	2758 	5282 	8074 	8242 	9534 	7311 	3902 	1196 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2085454 	894435 	164132 	9351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	2045779 	246705 	254195 	233929 	6051 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2018967 	591773 	309952 	140312 	61982 	25401 	5027 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37513 	4345 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        53        56        62        63        63        60        61        60        61        61        64        64 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        63        54        55        64        64 
dram[3]:        56        58        64        64        60        52        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        56        64        63        63        62        62        64        59        61        56        46 
dram[5]:        59        53        64        64        51        48        63        64        52        49        57        59        54        60        64        64 
dram[6]:        55        58        64        64        56        56        64        64        45        38        61        61        52        59        64        64 
dram[7]:        53        52        64        64        48        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        48        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        53        59        62        52        64 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        60 
dram[11]:        52        59        64        64        52        52        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756    570062    548578    326728    435340     47438     35045    135551   1035051    284308     82593    675375    665067    410261    521359 
dram[1]:     96152    768135     84353    556345    451865    812922     47589     52570    653661   1068272    380764    130996    661733    656004    510374    505713 
dram[2]:    549218    544876     64859     45086    261061    456916     54904     79419    168681    676160    377352    234928    645087    644810    478276    473962 
dram[3]:    538507   1179923    145213    622607    188659    280916     37247     34601   1177649   1072725    527798    537044    637838    617799    471530    461164 
dram[4]:    296609    294553    638536     47314    273404    275528     80147     60665   1087824    172853    746373    743611    608465    601436    328880    223975 
dram[5]:    528158    279711     69306     40056    261955    261033    158556    126032    749456    239250    458658    283838    598740    589732     44497     84332 
dram[6]:     77413    352211    853306     99026    155799    161768     87523    117951     65446    348798    442437    716588    588198    583313    151758    146843 
dram[7]:    359364   1400888    149919    211453    224718    219057    110378    122691    112768    137855    717881    455268    580324    579845    127887    132057 
dram[8]:    101367    132561    175505    281553    224023    210006     80900    134695    396832    160369    292493    196337    580235    455414    147871    140311 
dram[9]:    782633    121471    251971    338847    216679    235182    111036    137169   1546234    309231    850662    244948    711977    709286    316920    301534 
dram[10]:    144663    582707    217308    117642    202872    156963    458345     43324   1453055    280932     71406    158583    704404    697888    377315    381664 
dram[11]:    104864    347847    536688   1224517    172635    192662     44844     35683    108427    133386    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.535047  1.610831  1.750700  1.776078  1.982111  1.876736  1.647975  1.694042  1.717220  1.759599  1.925203  1.921095  1.903166  1.830961  1.555091  1.574438 
dram[1]:  1.487298  1.522248  1.725034  1.701180  1.791191  1.797054  1.769100  1.779801  1.749599  1.855576  1.871589  1.981100  1.856881  1.781629  1.585714  1.661145 
dram[2]:  1.547215  1.602469  1.827988  1.764789  1.756757  1.866667  1.789744  1.669329  1.796581  1.802792  2.017123  1.905145  1.753002  1.774869  1.653214  1.589563 
dram[3]:  1.554502  1.526072  1.695937  1.683424  1.931699  1.924731  1.705592  1.793478  1.820738  1.842382  1.835329  2.085145  1.827709  1.773913  1.649425  1.620199 
dram[4]:  1.565806  1.559322  1.773826  1.799431  1.880282  1.794454  1.827899  1.787273  1.723270  1.885813  1.803653  1.826923  1.738176  1.806104  1.663158  1.686186 
dram[5]:  1.598531  1.579781  1.808571  1.706507  1.780130  1.911392  1.735000  1.714527  1.811864  1.709524  1.905363  1.779940  1.854280  1.738617  1.665158  1.732171 
dram[6]:  1.606436  1.566864  1.747312  1.723433  1.819805  1.878049  1.685668  1.796099  1.827411  1.775748  1.954698  1.860759  1.754181  1.832412  1.734375  1.707025 
dram[7]:  1.627848  1.621588  1.746418  1.748948  1.763844  1.904594  1.751304  1.787719  1.839161  1.820205  1.865600  1.902866  1.789199  1.721122  1.785600  1.779772 
dram[8]:  1.551724  1.501134  1.771709  1.823009  1.860104  1.743307  1.821747  1.675762  1.856392  1.895118  1.810398  1.824962  1.729310  1.744863  1.822848  1.799028 
dram[9]:  1.578240  1.558442  1.755830  1.775596  1.840948  1.943841  1.636646  1.637072  1.839041  1.787728  1.918699  1.942623  1.818996  1.846296  1.696319  1.696833 
dram[10]:  1.569325  1.600733  1.843750  1.762784  1.900901  1.762309  1.606061  1.698020  1.850877  1.846831  1.800296  1.978405  1.774138  1.813167  1.675595  1.718799 
dram[11]:  1.561260  1.529617  1.712899  1.676862  1.952294  1.901754  1.708402  1.702128  1.822742  1.830123  2.055259  1.971088  1.826007  1.812721  1.694915  1.658284 
average row locality = 217294/124164 = 1.750056
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1241      1208      1209      1236      1076      1050      1037      1030      1052      1020      1135      1145       983       990      1062      1072 
dram[1]:      1219      1224      1222      1257      1062      1062      1024      1051      1053       982      1119      1105       975       991      1060      1051 
dram[2]:      1209      1227      1213      1211      1071      1028      1022      1024      1014       999      1129      1135       982       979      1054      1074 
dram[3]:      1240      1244      1250      1200      1069      1042      1016       969      1001      1016      1178      1104       990       981      1094      1089 
dram[4]:      1204      1219      1207      1224      1033      1067       987       959      1061      1053      1137      1092       988       967      1055      1070 
dram[5]:      1231      1227      1225      1242      1061      1023      1018       992      1031      1039      1160      1142       979       994      1053      1044 
dram[6]:      1225      1248      1257      1225      1087      1047      1010       990      1044      1031      1118      1127      1007       955      1061      1090 
dram[7]:      1213      1234      1178      1208      1054      1044       984       999      1013      1022      1118      1146       987      1001      1066      1041 
dram[8]:      1232      1250      1226      1196      1042      1070      1001      1021      1023      1013      1135      1150       964       981      1048      1059 
dram[9]:      1222      1253      1237      1223      1058      1041      1030      1028      1037      1040      1129      1136       977       960      1054      1073 
dram[10]:      1210      1242      1195      1202      1022      1006       987      1012      1017      1009      1167      1142       990       982      1072      1032 
dram[11]:      1267      1247      1196      1219      1032      1053      1017      1017      1054      1007      1106      1111       959       989      1044      1065 
total dram reads = 209050
bank skew: 1267/955 = 1.33
chip skew: 17546/17287 = 1.01
number of total write accesses:
dram[0]:       292       284       164       163       128       124        84        88       140       136       196       192       156       156       212       196 
dram[1]:       276       301       153       162       144       142        72        96       148       132       188       192       148       148       197       208 
dram[2]:       276       284       158       165       136       144       100        84       148       136       196       200       160       152       208       212 
dram[3]:       288       292       171       149       133       128        84        84       140       144       192       188       156       156       216       200 
dram[4]:       276       276       160       161       140       132        88        96       140       146       192       192       164       156       204       212 
dram[5]:       300       280       163       171       128       136        92        92       152       152       192       188       156       148       204       196 
dram[6]:       292       304       166       159       136       124       100        92       144       152       188       196       168       160       196       208 
dram[7]:       289       292       161       154       116       136        92        80       156       164       192       196       160       166       200       198 
dram[8]:       292       296       155       155       140       146        84        92       148       140       196       196       156       152       209       204 
dram[9]:       276       268       167       172       120       128        96        92       148       152       204       196       152       148       206       208 
dram[10]:       276       276       171       150       132       128        80        68       152       160       200       196       156       145       213       224 
dram[11]:       283       280       150       164       128       124        80        92       144       152       188       192       152       148       224       224 
total dram writes = 32866
bank skew: 304/68 = 4.47
chip skew: 2785/2707 = 1.03
average mf latency per bank:
dram[0]:       2430      2383      1977      1954      2366      2453      9263      8095      5000      5387      3362      3271      3542      3572      2887      2994
dram[1]:       2317      2309      1906      1885      2350      2422      8757      8825      5200      5650      3504      3603      3409      3400      2872      3046
dram[2]:       2410      2384      1995      1981      2565      2709      8929      9344      5267      4992      3725      3222      3433      3604      3035      2785
dram[3]:       2291      2347      1805      1916      2609      2556      8662      9359      5187      5021      3379      3652      3519      3432      2848      2716
dram[4]:       2418      2311      1952      1964      2537      2499      9211      9689      5245      4577      3592      3731      3557      3696      2923      2825
dram[5]:       2229      2375      1935      1905      2612      2842      9530      9212     13472      5130      3377      3498      3792      3483      2995      3001
dram[6]:       2353      2284      1856      1934      2673      2699      8286      9218      5055      5112      8309      3147      3433      3611      3098      2800
dram[7]:       2393      2454      2061      1990      2859      2765      8557      8529      4985      4992      3480      3436      3414      3369      2921      3048
dram[8]:       2339      2199      1956      1939      2688      2844      8780      8275      5324      5030      3579      3334      3615      3548      2968      3010
dram[9]:       2334      2403      1849      1948      2731      3013      8180      8702      4886      4951      3136      3471      3513      3529      2938      2958
dram[10]:       2428      2397      1955      1993      2940      3061      9574      9880      4717      5172      3234      3349      3374      3303      3009      3070
dram[11]:       2266      2365      1977      1857      2947      2648      8797      8437      4997      4997      3476      3372      3449      3338      3053      2988
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1278      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1306      1328      1462      1270      1401      1524      1324      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1362      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787756 n_act=10483 n_pre=10467 n_ref_event=0 n_req=18224 n_rd=17546 n_rd_L2_A=0 n_write=0 n_wr_bk=2711 bw_util=0.004545
n_activity=724731 dram_eff=0.1118
bk0: 1241a 17769651i bk1: 1208a 17772326i bk2: 1209a 17777163i bk3: 1236a 17774907i bk4: 1076a 17785537i bk5: 1050a 17786111i bk6: 1037a 17784665i bk7: 1030a 17785502i bk8: 1052a 17783666i bk9: 1020a 17785730i bk10: 1135a 17784877i bk11: 1145a 17784767i bk12: 983a 17790361i bk13: 990a 17788244i bk14: 1062a 17779655i bk15: 1072a 17779011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.425099
Row_Buffer_Locality_read = 0.430070
Row_Buffer_Locality_write = 0.296460
Bank_Level_Parallism = 1.816009
Bank_Level_Parallism_Col = 1.712804
Bank_Level_Parallism_Ready = 1.575974
write_to_read_ratio_blp_rw_average = 0.092662
GrpLevelPara = 1.339104 

BW Util details:
bwutil = 0.004545 
total_CMD = 17828531 
util_bw = 81028 
Wasted_Col = 201773 
Wasted_Row = 157970 
Idle = 17387760 

BW Util Bottlenecks: 
RCDc_limit = 208877 
RCDWRc_limit = 4645 
WTRc_limit = 11889 
RTWc_limit = 12502 
CCDLc_limit = 7397 
rwq = 0 
CCDLc_limit_alone = 5826 
WTRc_limit_alone = 11128 
RTWc_limit_alone = 11692 

Commands details: 
total_CMD = 17828531 
n_nop = 17787756 
Read = 17546 
Write = 0 
L2_Alloc = 0 
L2_WB = 2711 
n_act = 10483 
n_pre = 10467 
n_ref = 0 
n_req = 18224 
total_req = 20257 

Dual Bus Interface Util: 
issued_total_row = 20950 
issued_total_col = 20257 
Row_Bus_Util =  0.001175 
CoL_Bus_Util = 0.001136 
Either_Row_CoL_Bus_Util = 0.002287 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.010595 
queue_avg = 0.060161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.060161
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787785 n_act=10498 n_pre=10482 n_ref_event=0 n_req=18137 n_rd=17457 n_rd_L2_A=0 n_write=0 n_wr_bk=2707 bw_util=0.004524
n_activity=729248 dram_eff=0.1106
bk0: 1219a 17770878i bk1: 1224a 17771049i bk2: 1222a 17778238i bk3: 1257a 17774394i bk4: 1062a 17784178i bk5: 1062a 17783614i bk6: 1024a 17785861i bk7: 1051a 17785368i bk8: 1053a 17784597i bk9: 982a 17788366i bk10: 1119a 17782644i bk11: 1105a 17785365i bk12: 975a 17790036i bk13: 991a 17790071i bk14: 1060a 17780055i bk15: 1051a 17781872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.421514
Row_Buffer_Locality_read = 0.425274
Row_Buffer_Locality_write = 0.325000
Bank_Level_Parallism = 1.781561
Bank_Level_Parallism_Col = 1.703168
Bank_Level_Parallism_Ready = 1.592366
write_to_read_ratio_blp_rw_average = 0.091968
GrpLevelPara = 1.313773 

BW Util details:
bwutil = 0.004524 
total_CMD = 17828531 
util_bw = 80656 
Wasted_Col = 205308 
Wasted_Row = 160390 
Idle = 17382177 

BW Util Bottlenecks: 
RCDc_limit = 211713 
RCDWRc_limit = 4729 
WTRc_limit = 10974 
RTWc_limit = 12817 
CCDLc_limit = 7291 
rwq = 0 
CCDLc_limit_alone = 5859 
WTRc_limit_alone = 10287 
RTWc_limit_alone = 12072 

Commands details: 
total_CMD = 17828531 
n_nop = 17787785 
Read = 17457 
Write = 0 
L2_Alloc = 0 
L2_WB = 2707 
n_act = 10498 
n_pre = 10482 
n_ref = 0 
n_req = 18137 
total_req = 20164 

Dual Bus Interface Util: 
issued_total_row = 20980 
issued_total_col = 20164 
Row_Bus_Util =  0.001177 
CoL_Bus_Util = 0.001131 
Either_Row_CoL_Bus_Util = 0.002285 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.009768 
queue_avg = 0.059290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0592902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788143 n_act=10346 n_pre=10330 n_ref_event=0 n_req=18063 n_rd=17371 n_rd_L2_A=0 n_write=0 n_wr_bk=2759 bw_util=0.004516
n_activity=721061 dram_eff=0.1117
bk0: 1209a 17772811i bk1: 1227a 17771038i bk2: 1213a 17777621i bk3: 1211a 17776518i bk4: 1071a 17783426i bk5: 1028a 17785703i bk6: 1022a 17785929i bk7: 1024a 17783604i bk8: 1014a 17786204i bk9: 999a 17787578i bk10: 1129a 17784839i bk11: 1135a 17782740i bk12: 982a 17790289i bk13: 979a 17788310i bk14: 1054a 17780889i bk15: 1074a 17779181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427559
Row_Buffer_Locality_read = 0.432445
Row_Buffer_Locality_write = 0.304913
Bank_Level_Parallism = 1.813402
Bank_Level_Parallism_Col = 1.708519
Bank_Level_Parallism_Ready = 1.537714
write_to_read_ratio_blp_rw_average = 0.097712
GrpLevelPara = 1.335509 

BW Util details:
bwutil = 0.004516 
total_CMD = 17828531 
util_bw = 80520 
Wasted_Col = 200933 
Wasted_Row = 157142 
Idle = 17389936 

BW Util Bottlenecks: 
RCDc_limit = 206888 
RCDWRc_limit = 4829 
WTRc_limit = 12183 
RTWc_limit = 14434 
CCDLc_limit = 7964 
rwq = 0 
CCDLc_limit_alone = 6310 
WTRc_limit_alone = 11469 
RTWc_limit_alone = 13494 

Commands details: 
total_CMD = 17828531 
n_nop = 17788143 
Read = 17371 
Write = 0 
L2_Alloc = 0 
L2_WB = 2759 
n_act = 10346 
n_pre = 10330 
n_ref = 0 
n_req = 18063 
total_req = 20130 

Dual Bus Interface Util: 
issued_total_row = 20676 
issued_total_col = 20130 
Row_Bus_Util =  0.001160 
CoL_Bus_Util = 0.001129 
Either_Row_CoL_Bus_Util = 0.002265 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.010350 
queue_avg = 0.063577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0635765
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787965 n_act=10398 n_pre=10382 n_ref_event=0 n_req=18167 n_rd=17483 n_rd_L2_A=0 n_write=0 n_wr_bk=2721 bw_util=0.004533
n_activity=727615 dram_eff=0.1111
bk0: 1240a 17771008i bk1: 1244a 17768204i bk2: 1250a 17774264i bk3: 1200a 17775115i bk4: 1069a 17784342i bk5: 1042a 17787809i bk6: 1016a 17786639i bk7: 969a 17787353i bk8: 1001a 17788029i bk9: 1016a 17788890i bk10: 1178a 17782114i bk11: 1104a 17787436i bk12: 990a 17788920i bk13: 981a 17787756i bk14: 1094a 17779482i bk15: 1089a 17780111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427974
Row_Buffer_Locality_read = 0.432134
Row_Buffer_Locality_write = 0.321637
Bank_Level_Parallism = 1.796784
Bank_Level_Parallism_Col = 1.681045
Bank_Level_Parallism_Ready = 1.502008
write_to_read_ratio_blp_rw_average = 0.095756
GrpLevelPara = 1.328328 

BW Util details:
bwutil = 0.004533 
total_CMD = 17828531 
util_bw = 80816 
Wasted_Col = 202215 
Wasted_Row = 159122 
Idle = 17386378 

BW Util Bottlenecks: 
RCDc_limit = 208477 
RCDWRc_limit = 4612 
WTRc_limit = 10450 
RTWc_limit = 14058 
CCDLc_limit = 7710 
rwq = 0 
CCDLc_limit_alone = 6246 
WTRc_limit_alone = 9905 
RTWc_limit_alone = 13139 

Commands details: 
total_CMD = 17828531 
n_nop = 17787965 
Read = 17483 
Write = 0 
L2_Alloc = 0 
L2_WB = 2721 
n_act = 10398 
n_pre = 10382 
n_ref = 0 
n_req = 18167 
total_req = 20204 

Dual Bus Interface Util: 
issued_total_row = 20780 
issued_total_col = 20204 
Row_Bus_Util =  0.001166 
CoL_Bus_Util = 0.001133 
Either_Row_CoL_Bus_Util = 0.002275 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.010304 
queue_avg = 0.061667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0616669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788308 n_act=10309 n_pre=10293 n_ref_event=0 n_req=18008 n_rd=17323 n_rd_L2_A=0 n_write=0 n_wr_bk=2735 bw_util=0.0045
n_activity=726941 dram_eff=0.1104
bk0: 1204a 17772745i bk1: 1219a 17773046i bk2: 1207a 17777264i bk3: 1224a 17776633i bk4: 1033a 17785225i bk5: 1067a 17784643i bk6: 987a 17789018i bk7: 959a 17788539i bk8: 1061a 17784297i bk9: 1053a 17786829i bk10: 1137a 17782033i bk11: 1092a 17782486i bk12: 988a 17786964i bk13: 967a 17789395i bk14: 1055a 17782536i bk15: 1070a 17782205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.427865
Row_Buffer_Locality_read = 0.433239
Row_Buffer_Locality_write = 0.291971
Bank_Level_Parallism = 1.790168
Bank_Level_Parallism_Col = 1.722400
Bank_Level_Parallism_Ready = 1.588691
write_to_read_ratio_blp_rw_average = 0.092444
GrpLevelPara = 1.326016 

BW Util details:
bwutil = 0.004500 
total_CMD = 17828531 
util_bw = 80232 
Wasted_Col = 201009 
Wasted_Row = 159046 
Idle = 17388244 

BW Util Bottlenecks: 
RCDc_limit = 207112 
RCDWRc_limit = 4578 
WTRc_limit = 10567 
RTWc_limit = 13107 
CCDLc_limit = 7485 
rwq = 0 
CCDLc_limit_alone = 5955 
WTRc_limit_alone = 9968 
RTWc_limit_alone = 12176 

Commands details: 
total_CMD = 17828531 
n_nop = 17788308 
Read = 17323 
Write = 0 
L2_Alloc = 0 
L2_WB = 2735 
n_act = 10309 
n_pre = 10293 
n_ref = 0 
n_req = 18008 
total_req = 20058 

Dual Bus Interface Util: 
issued_total_row = 20602 
issued_total_col = 20058 
Row_Bus_Util =  0.001156 
CoL_Bus_Util = 0.001125 
Either_Row_CoL_Bus_Util = 0.002256 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.010864 
queue_avg = 0.060995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609949
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787946 n_act=10414 n_pre=10398 n_ref_event=0 n_req=18149 n_rd=17461 n_rd_L2_A=0 n_write=0 n_wr_bk=2750 bw_util=0.004535
n_activity=733245 dram_eff=0.1103
bk0: 1231a 17772565i bk1: 1227a 17773296i bk2: 1225a 17778298i bk3: 1242a 17775928i bk4: 1061a 17783972i bk5: 1023a 17787063i bk6: 1018a 17786904i bk7: 992a 17786324i bk8: 1031a 17786181i bk9: 1039a 17784686i bk10: 1160a 17783674i bk11: 1142a 17782206i bk12: 979a 17789714i bk13: 994a 17786738i bk14: 1053a 17780365i bk15: 1044a 17782748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.426525
Row_Buffer_Locality_read = 0.431648
Row_Buffer_Locality_write = 0.296512
Bank_Level_Parallism = 1.785227
Bank_Level_Parallism_Col = 1.689205
Bank_Level_Parallism_Ready = 1.516290
write_to_read_ratio_blp_rw_average = 0.094089
GrpLevelPara = 1.317352 

BW Util details:
bwutil = 0.004535 
total_CMD = 17828531 
util_bw = 80844 
Wasted_Col = 202950 
Wasted_Row = 159730 
Idle = 17385007 

BW Util Bottlenecks: 
RCDc_limit = 209158 
RCDWRc_limit = 4716 
WTRc_limit = 11610 
RTWc_limit = 13625 
CCDLc_limit = 7495 
rwq = 0 
CCDLc_limit_alone = 6108 
WTRc_limit_alone = 10901 
RTWc_limit_alone = 12947 

Commands details: 
total_CMD = 17828531 
n_nop = 17787946 
Read = 17461 
Write = 0 
L2_Alloc = 0 
L2_WB = 2750 
n_act = 10414 
n_pre = 10398 
n_ref = 0 
n_req = 18149 
total_req = 20211 

Dual Bus Interface Util: 
issued_total_row = 20812 
issued_total_col = 20211 
Row_Bus_Util =  0.001167 
CoL_Bus_Util = 0.001134 
Either_Row_CoL_Bus_Util = 0.002276 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.010792 
queue_avg = 0.056450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0564498
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787846 n_act=10376 n_pre=10360 n_ref_event=0 n_req=18220 n_rd=17522 n_rd_L2_A=0 n_write=0 n_wr_bk=2785 bw_util=0.004556
n_activity=732514 dram_eff=0.1109
bk0: 1225a 17772913i bk1: 1248a 17769725i bk2: 1257a 17776355i bk3: 1225a 17774430i bk4: 1087a 17784539i bk5: 1047a 17785371i bk6: 1010a 17785172i bk7: 990a 17786763i bk8: 1044a 17785098i bk9: 1031a 17785125i bk10: 1118a 17786404i bk11: 1127a 17783830i bk12: 1007a 17786262i bk13: 955a 17789470i bk14: 1061a 17783284i bk15: 1090a 17781923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.430845
Row_Buffer_Locality_read = 0.434825
Row_Buffer_Locality_write = 0.330946
Bank_Level_Parallism = 1.798914
Bank_Level_Parallism_Col = 1.713642
Bank_Level_Parallism_Ready = 1.530174
write_to_read_ratio_blp_rw_average = 0.096483
GrpLevelPara = 1.324391 

BW Util details:
bwutil = 0.004556 
total_CMD = 17828531 
util_bw = 81228 
Wasted_Col = 202207 
Wasted_Row = 159249 
Idle = 17385847 

BW Util Bottlenecks: 
RCDc_limit = 207726 
RCDWRc_limit = 4740 
WTRc_limit = 11169 
RTWc_limit = 13345 
CCDLc_limit = 7441 
rwq = 0 
CCDLc_limit_alone = 5869 
WTRc_limit_alone = 10440 
RTWc_limit_alone = 12502 

Commands details: 
total_CMD = 17828531 
n_nop = 17787846 
Read = 17522 
Write = 0 
L2_Alloc = 0 
L2_WB = 2785 
n_act = 10376 
n_pre = 10360 
n_ref = 0 
n_req = 18220 
total_req = 20307 

Dual Bus Interface Util: 
issued_total_row = 20736 
issued_total_col = 20307 
Row_Bus_Util =  0.001163 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.002282 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.008799 
queue_avg = 0.059451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0594511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788589 n_act=10164 n_pre=10148 n_ref_event=0 n_req=17999 n_rd=17308 n_rd_L2_A=0 n_write=0 n_wr_bk=2752 bw_util=0.004501
n_activity=717528 dram_eff=0.1118
bk0: 1213a 17774615i bk1: 1234a 17771079i bk2: 1178a 17779439i bk3: 1208a 17776900i bk4: 1054a 17784026i bk5: 1044a 17787738i bk6: 984a 17785359i bk7: 999a 17787050i bk8: 1013a 17786647i bk9: 1022a 17785130i bk10: 1118a 17784161i bk11: 1146a 17782949i bk12: 987a 17788325i bk13: 1001a 17786177i bk14: 1066a 17784599i bk15: 1041a 17783082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435580
Row_Buffer_Locality_read = 0.439912
Row_Buffer_Locality_write = 0.327062
Bank_Level_Parallism = 1.807989
Bank_Level_Parallism_Col = 1.711628
Bank_Level_Parallism_Ready = 1.572155
write_to_read_ratio_blp_rw_average = 0.095625
GrpLevelPara = 1.326470 

BW Util details:
bwutil = 0.004501 
total_CMD = 17828531 
util_bw = 80240 
Wasted_Col = 197961 
Wasted_Row = 156141 
Idle = 17394189 

BW Util Bottlenecks: 
RCDc_limit = 203170 
RCDWRc_limit = 4681 
WTRc_limit = 11630 
RTWc_limit = 12547 
CCDLc_limit = 7669 
rwq = 0 
CCDLc_limit_alone = 5947 
WTRc_limit_alone = 10814 
RTWc_limit_alone = 11641 

Commands details: 
total_CMD = 17828531 
n_nop = 17788589 
Read = 17308 
Write = 0 
L2_Alloc = 0 
L2_WB = 2752 
n_act = 10164 
n_pre = 10148 
n_ref = 0 
n_req = 17999 
total_req = 20060 

Dual Bus Interface Util: 
issued_total_row = 20312 
issued_total_col = 20060 
Row_Bus_Util =  0.001139 
CoL_Bus_Util = 0.001125 
Either_Row_CoL_Bus_Util = 0.002240 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.010766 
queue_avg = 0.060997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0609973
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788098 n_act=10339 n_pre=10323 n_ref_event=0 n_req=18104 n_rd=17411 n_rd_L2_A=0 n_write=0 n_wr_bk=2761 bw_util=0.004526
n_activity=720688 dram_eff=0.112
bk0: 1232a 17770562i bk1: 1250a 17771388i bk2: 1226a 17778550i bk3: 1196a 17779839i bk4: 1042a 17785485i bk5: 1070a 17781478i bk6: 1001a 17787660i bk7: 1021a 17785516i bk8: 1023a 17787065i bk9: 1013a 17787464i bk10: 1135a 17781937i bk11: 1150a 17782641i bk12: 964a 17788218i bk13: 981a 17788241i bk14: 1048a 17784578i bk15: 1059a 17783097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.429242
Row_Buffer_Locality_read = 0.433634
Row_Buffer_Locality_write = 0.318903
Bank_Level_Parallism = 1.803530
Bank_Level_Parallism_Col = 1.737902
Bank_Level_Parallism_Ready = 1.625766
write_to_read_ratio_blp_rw_average = 0.092219
GrpLevelPara = 1.333216 

BW Util details:
bwutil = 0.004526 
total_CMD = 17828531 
util_bw = 80688 
Wasted_Col = 199798 
Wasted_Row = 156746 
Idle = 17391299 

BW Util Bottlenecks: 
RCDc_limit = 206244 
RCDWRc_limit = 4734 
WTRc_limit = 11681 
RTWc_limit = 11517 
CCDLc_limit = 6982 
rwq = 0 
CCDLc_limit_alone = 5560 
WTRc_limit_alone = 10944 
RTWc_limit_alone = 10832 

Commands details: 
total_CMD = 17828531 
n_nop = 17788098 
Read = 17411 
Write = 0 
L2_Alloc = 0 
L2_WB = 2761 
n_act = 10339 
n_pre = 10323 
n_ref = 0 
n_req = 18104 
total_req = 20172 

Dual Bus Interface Util: 
issued_total_row = 20662 
issued_total_col = 20172 
Row_Bus_Util =  0.001159 
CoL_Bus_Util = 0.001131 
Either_Row_CoL_Bus_Util = 0.002268 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.009918 
queue_avg = 0.058801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.058801
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17787976 n_act=10367 n_pre=10351 n_ref_event=0 n_req=18183 n_rd=17498 n_rd_L2_A=0 n_write=0 n_wr_bk=2733 bw_util=0.004539
n_activity=724463 dram_eff=0.1117
bk0: 1222a 17772685i bk1: 1253a 17772266i bk2: 1237a 17778513i bk3: 1223a 17777459i bk4: 1058a 17785691i bk5: 1041a 17786058i bk6: 1030a 17784220i bk7: 1028a 17784455i bk8: 1037a 17787532i bk9: 1040a 17786690i bk10: 1129a 17785492i bk11: 1136a 17784210i bk12: 977a 17790347i bk13: 960a 17789667i bk14: 1054a 17783240i bk15: 1073a 17782296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.430182
Row_Buffer_Locality_read = 0.434393
Row_Buffer_Locality_write = 0.322628
Bank_Level_Parallism = 1.768347
Bank_Level_Parallism_Col = 1.666950
Bank_Level_Parallism_Ready = 1.490207
write_to_read_ratio_blp_rw_average = 0.096751
GrpLevelPara = 1.315283 

BW Util details:
bwutil = 0.004539 
total_CMD = 17828531 
util_bw = 80924 
Wasted_Col = 202137 
Wasted_Row = 158519 
Idle = 17386951 

BW Util Bottlenecks: 
RCDc_limit = 208390 
RCDWRc_limit = 4698 
WTRc_limit = 11504 
RTWc_limit = 12931 
CCDLc_limit = 8025 
rwq = 0 
CCDLc_limit_alone = 6252 
WTRc_limit_alone = 10682 
RTWc_limit_alone = 11980 

Commands details: 
total_CMD = 17828531 
n_nop = 17787976 
Read = 17498 
Write = 0 
L2_Alloc = 0 
L2_WB = 2733 
n_act = 10367 
n_pre = 10351 
n_ref = 0 
n_req = 18183 
total_req = 20231 

Dual Bus Interface Util: 
issued_total_row = 20718 
issued_total_col = 20231 
Row_Bus_Util =  0.001162 
CoL_Bus_Util = 0.001135 
Either_Row_CoL_Bus_Util = 0.002275 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.009715 
queue_avg = 0.056082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0560825
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788426 n_act=10256 n_pre=10240 n_ref_event=0 n_req=17973 n_rd=17287 n_rd_L2_A=0 n_write=0 n_wr_bk=2727 bw_util=0.00449
n_activity=720690 dram_eff=0.1111
bk0: 1210a 17772376i bk1: 1242a 17773895i bk2: 1195a 17779580i bk3: 1202a 17776999i bk4: 1022a 17786571i bk5: 1006a 17785664i bk6: 987a 17785832i bk7: 1012a 17785860i bk8: 1017a 17787384i bk9: 1009a 17787112i bk10: 1167a 17781403i bk11: 1142a 17784670i bk12: 990a 17788318i bk13: 982a 17790305i bk14: 1072a 17782254i bk15: 1032a 17781406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.429700
Row_Buffer_Locality_read = 0.432926
Row_Buffer_Locality_write = 0.348397
Bank_Level_Parallism = 1.786014
Bank_Level_Parallism_Col = 1.722341
Bank_Level_Parallism_Ready = 1.619231
write_to_read_ratio_blp_rw_average = 0.091842
GrpLevelPara = 1.323249 

BW Util details:
bwutil = 0.004490 
total_CMD = 17828531 
util_bw = 80056 
Wasted_Col = 200434 
Wasted_Row = 157439 
Idle = 17390602 

BW Util Bottlenecks: 
RCDc_limit = 206237 
RCDWRc_limit = 4427 
WTRc_limit = 10775 
RTWc_limit = 13030 
CCDLc_limit = 7033 
rwq = 0 
CCDLc_limit_alone = 5589 
WTRc_limit_alone = 10103 
RTWc_limit_alone = 12258 

Commands details: 
total_CMD = 17828531 
n_nop = 17788426 
Read = 17287 
Write = 0 
L2_Alloc = 0 
L2_WB = 2727 
n_act = 10256 
n_pre = 10240 
n_ref = 0 
n_req = 17973 
total_req = 20014 

Dual Bus Interface Util: 
issued_total_row = 20496 
issued_total_col = 20014 
Row_Bus_Util =  0.001150 
CoL_Bus_Util = 0.001123 
Either_Row_CoL_Bus_Util = 0.002249 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.010098 
queue_avg = 0.059285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.059285
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17828531 n_nop=17788298 n_act=10285 n_pre=10269 n_ref_event=0 n_req=18067 n_rd=17383 n_rd_L2_A=0 n_write=0 n_wr_bk=2725 bw_util=0.004511
n_activity=718833 dram_eff=0.1119
bk0: 1267a 17771548i bk1: 1247a 17770145i bk2: 1196a 17776600i bk3: 1219a 17773779i bk4: 1032a 17788409i bk5: 1053a 17787324i bk6: 1017a 17785733i bk7: 1017a 17783691i bk8: 1054a 17786138i bk9: 1007a 17785721i bk10: 1106a 17784780i bk11: 1111a 17783745i bk12: 959a 17789051i bk13: 989a 17787046i bk14: 1044a 17781732i bk15: 1065a 17780745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.431062
Row_Buffer_Locality_read = 0.436173
Row_Buffer_Locality_write = 0.301170
Bank_Level_Parallism = 1.818411
Bank_Level_Parallism_Col = 1.753805
Bank_Level_Parallism_Ready = 1.612941
write_to_read_ratio_blp_rw_average = 0.092392
GrpLevelPara = 1.330745 

BW Util details:
bwutil = 0.004511 
total_CMD = 17828531 
util_bw = 80432 
Wasted_Col = 199772 
Wasted_Row = 157428 
Idle = 17390899 

BW Util Bottlenecks: 
RCDc_limit = 205264 
RCDWRc_limit = 4416 
WTRc_limit = 10704 
RTWc_limit = 13213 
CCDLc_limit = 7093 
rwq = 0 
CCDLc_limit_alone = 5549 
WTRc_limit_alone = 10031 
RTWc_limit_alone = 12342 

Commands details: 
total_CMD = 17828531 
n_nop = 17788298 
Read = 17383 
Write = 0 
L2_Alloc = 0 
L2_WB = 2725 
n_act = 10285 
n_pre = 10269 
n_ref = 0 
n_req = 18067 
total_req = 20108 

Dual Bus Interface Util: 
issued_total_row = 20554 
issued_total_col = 20108 
Row_Bus_Util =  0.001153 
CoL_Bus_Util = 0.001128 
Either_Row_CoL_Bus_Util = 0.002257 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.010663 
queue_avg = 0.059359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0593594

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129647, Miss = 10395, Miss_rate = 0.080, Pending_hits = 873, Reservation_fails = 284
L2_cache_bank[1]: Access = 124972, Miss = 10351, Miss_rate = 0.083, Pending_hits = 858, Reservation_fails = 545
L2_cache_bank[2]: Access = 128043, Miss = 10335, Miss_rate = 0.081, Pending_hits = 800, Reservation_fails = 267
L2_cache_bank[3]: Access = 130713, Miss = 10323, Miss_rate = 0.079, Pending_hits = 794, Reservation_fails = 460
L2_cache_bank[4]: Access = 130661, Miss = 10299, Miss_rate = 0.079, Pending_hits = 769, Reservation_fails = 849
L2_cache_bank[5]: Access = 127404, Miss = 10283, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 718
L2_cache_bank[6]: Access = 126309, Miss = 10445, Miss_rate = 0.083, Pending_hits = 724, Reservation_fails = 1191
L2_cache_bank[7]: Access = 127502, Miss = 10250, Miss_rate = 0.080, Pending_hits = 825, Reservation_fails = 558
L2_cache_bank[8]: Access = 131815, Miss = 10276, Miss_rate = 0.078, Pending_hits = 811, Reservation_fails = 181
L2_cache_bank[9]: Access = 129777, Miss = 10253, Miss_rate = 0.079, Pending_hits = 853, Reservation_fails = 310
L2_cache_bank[10]: Access = 180537, Miss = 10359, Miss_rate = 0.057, Pending_hits = 883, Reservation_fails = 784
L2_cache_bank[11]: Access = 127878, Miss = 10303, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 1029
L2_cache_bank[12]: Access = 155446, Miss = 10410, Miss_rate = 0.067, Pending_hits = 792, Reservation_fails = 524
L2_cache_bank[13]: Access = 128037, Miss = 10313, Miss_rate = 0.081, Pending_hits = 827, Reservation_fails = 543
L2_cache_bank[14]: Access = 127050, Miss = 10214, Miss_rate = 0.080, Pending_hits = 822, Reservation_fails = 555
L2_cache_bank[15]: Access = 126910, Miss = 10294, Miss_rate = 0.081, Pending_hits = 780, Reservation_fails = 531
L2_cache_bank[16]: Access = 130669, Miss = 10277, Miss_rate = 0.079, Pending_hits = 787, Reservation_fails = 379
L2_cache_bank[17]: Access = 126472, Miss = 10342, Miss_rate = 0.082, Pending_hits = 747, Reservation_fails = 923
L2_cache_bank[18]: Access = 125640, Miss = 10351, Miss_rate = 0.082, Pending_hits = 791, Reservation_fails = 218
L2_cache_bank[19]: Access = 125775, Miss = 10357, Miss_rate = 0.082, Pending_hits = 720, Reservation_fails = 777
L2_cache_bank[20]: Access = 128057, Miss = 10265, Miss_rate = 0.080, Pending_hits = 818, Reservation_fails = 1030
L2_cache_bank[21]: Access = 131364, Miss = 10225, Miss_rate = 0.078, Pending_hits = 782, Reservation_fails = 538
L2_cache_bank[22]: Access = 128092, Miss = 10276, Miss_rate = 0.080, Pending_hits = 715, Reservation_fails = 1108
L2_cache_bank[23]: Access = 124644, Miss = 10310, Miss_rate = 0.083, Pending_hits = 771, Reservation_fails = 1117
L2_total_cache_accesses = 3153414
L2_total_cache_misses = 247506
L2_total_cache_miss_rate = 0.0785
L2_total_cache_pending_hits = 19172
L2_total_cache_reservation_fails = 15419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2701004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 52765
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 156285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19153
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185732
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2929207
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224207
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15394
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3153414
icnt_total_pkts_simt_to_mem=3153414
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3153414
Req_Network_cycles = 6952153
Req_Network_injected_packets_per_cycle =       0.4536 
Req_Network_conflicts_per_cycle =       0.1494
Req_Network_conflicts_per_cycle_util =       1.2643
Req_Bank_Level_Parallism =       3.8378
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4640
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0528

Reply_Network_injected_packets_num = 3153414
Reply_Network_cycles = 6952153
Reply_Network_injected_packets_per_cycle =        0.4536
Reply_Network_conflicts_per_cycle =        0.2358
Reply_Network_conflicts_per_cycle_util =       1.9856
Reply_Bank_Level_Parallism =       3.8197
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0785
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0151
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 0 min, 15 sec (10815 sec)
gpgpu_simulation_rate = 2607 (inst/sec)
gpgpu_simulation_rate = 642 (cycle/sec)
gpgpu_silicon_slowdown = 2126168x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 25: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 839372
gpu_sim_insn = 340495
gpu_ipc =       0.4057
gpu_tot_sim_cycle = 7791525
gpu_tot_sim_insn = 28538788
gpu_tot_ipc =       3.6628
gpu_tot_issued_cta = 1221
gpu_occupancy = 11.1643% 
gpu_tot_occupancy = 23.6186% 
max_total_param_size = 0
gpu_stall_dramfull = 22806
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0285
partiton_level_parallism_total  =       0.4078
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7576
L2_BW  =       1.2429 GB/Sec
L2_BW_total  =      17.8122 GB/Sec
gpu_total_sim_rate=2460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 140789, Miss = 69039, Miss_rate = 0.490, Pending_hits = 5960, Reservation_fails = 48932
	L1D_cache_core[1]: Access = 140339, Miss = 68616, Miss_rate = 0.489, Pending_hits = 5769, Reservation_fails = 51726
	L1D_cache_core[2]: Access = 121371, Miss = 62185, Miss_rate = 0.512, Pending_hits = 5040, Reservation_fails = 44570
	L1D_cache_core[3]: Access = 131053, Miss = 66688, Miss_rate = 0.509, Pending_hits = 6219, Reservation_fails = 50140
	L1D_cache_core[4]: Access = 144222, Miss = 73975, Miss_rate = 0.513, Pending_hits = 5711, Reservation_fails = 57150
	L1D_cache_core[5]: Access = 130147, Miss = 68465, Miss_rate = 0.526, Pending_hits = 4499, Reservation_fails = 53837
	L1D_cache_core[6]: Access = 120444, Miss = 62162, Miss_rate = 0.516, Pending_hits = 4902, Reservation_fails = 50568
	L1D_cache_core[7]: Access = 129584, Miss = 64953, Miss_rate = 0.501, Pending_hits = 5408, Reservation_fails = 46706
	L1D_cache_core[8]: Access = 279976, Miss = 108517, Miss_rate = 0.388, Pending_hits = 6220, Reservation_fails = 55651
	L1D_cache_core[9]: Access = 229995, Miss = 103213, Miss_rate = 0.449, Pending_hits = 5494, Reservation_fails = 58172
	L1D_cache_core[10]: Access = 216309, Miss = 101998, Miss_rate = 0.472, Pending_hits = 6265, Reservation_fails = 54233
	L1D_cache_core[11]: Access = 203108, Miss = 95141, Miss_rate = 0.468, Pending_hits = 4832, Reservation_fails = 50783
	L1D_cache_core[12]: Access = 340365, Miss = 152468, Miss_rate = 0.448, Pending_hits = 5466, Reservation_fails = 54737
	L1D_cache_core[13]: Access = 277305, Miss = 143281, Miss_rate = 0.517, Pending_hits = 7349, Reservation_fails = 57549
	L1D_cache_core[14]: Access = 250846, Miss = 131115, Miss_rate = 0.523, Pending_hits = 5695, Reservation_fails = 55384
	L1D_cache_core[15]: Access = 246980, Miss = 125672, Miss_rate = 0.509, Pending_hits = 5579, Reservation_fails = 52612
	L1D_cache_core[16]: Access = 227633, Miss = 114186, Miss_rate = 0.502, Pending_hits = 5287, Reservation_fails = 49874
	L1D_cache_core[17]: Access = 203866, Miss = 104156, Miss_rate = 0.511, Pending_hits = 5494, Reservation_fails = 46553
	L1D_cache_core[18]: Access = 203170, Miss = 103807, Miss_rate = 0.511, Pending_hits = 6121, Reservation_fails = 46891
	L1D_cache_core[19]: Access = 202090, Miss = 101952, Miss_rate = 0.504, Pending_hits = 5773, Reservation_fails = 45978
	L1D_cache_core[20]: Access = 185322, Miss = 92298, Miss_rate = 0.498, Pending_hits = 6630, Reservation_fails = 53080
	L1D_cache_core[21]: Access = 172253, Miss = 86113, Miss_rate = 0.500, Pending_hits = 6243, Reservation_fails = 48937
	L1D_cache_core[22]: Access = 166251, Miss = 83483, Miss_rate = 0.502, Pending_hits = 6515, Reservation_fails = 45097
	L1D_cache_core[23]: Access = 157045, Miss = 77914, Miss_rate = 0.496, Pending_hits = 6554, Reservation_fails = 45391
	L1D_cache_core[24]: Access = 243630, Miss = 98155, Miss_rate = 0.403, Pending_hits = 6910, Reservation_fails = 44041
	L1D_cache_core[25]: Access = 216461, Miss = 74478, Miss_rate = 0.344, Pending_hits = 6629, Reservation_fails = 49486
	L1D_cache_core[26]: Access = 138349, Miss = 66654, Miss_rate = 0.482, Pending_hits = 6566, Reservation_fails = 46535
	L1D_cache_core[27]: Access = 129649, Miss = 63527, Miss_rate = 0.490, Pending_hits = 5845, Reservation_fails = 45567
	L1D_cache_core[28]: Access = 131412, Miss = 64471, Miss_rate = 0.491, Pending_hits = 6776, Reservation_fails = 45595
	L1D_cache_core[29]: Access = 159391, Miss = 76006, Miss_rate = 0.477, Pending_hits = 7268, Reservation_fails = 54308
	L1D_total_cache_accesses = 5639355
	L1D_total_cache_misses = 2704688
	L1D_total_cache_miss_rate = 0.4796
	L1D_total_cache_pending_hits = 179019
	L1D_total_cache_reservation_fails = 1510083
	L1D_cache_data_port_util = 0.077
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2661895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 179016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2043009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1461510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 531162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 179016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5415082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224273

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 428818
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1032692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48573
ctas_completed 1221, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11867, 7886, 10509, 9680, 8228, 9969, 11301, 9671, 3178, 1672, 1586, 1801, 1564, 2117, 1966, 1410, 936, 1134, 1380, 915, 1801, 2085, 1250, 1437, 1786, 885, 938, 868, 1017, 1014, 2825, 1473, 
gpgpu_n_tot_thrd_icount = 154310368
gpgpu_n_tot_w_icount = 4822199
gpgpu_n_stall_shd_mem = 2312825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2953025
gpgpu_n_mem_write_global = 224273
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6268115
gpgpu_n_store_insn = 386800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1954566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1992835
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319990
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1015514	W0_Idle:46815432	W0_Scoreboard:89833859	W1:1931087	W2:720356	W3:415333	W4:268369	W5:186022	W6:133213	W7:97172	W8:87633	W9:72160	W10:58369	W11:50380	W12:48860	W13:38618	W14:36976	W15:34951	W16:32920	W17:28329	W18:23231	W19:22313	W20:18247	W21:17446	W22:20292	W23:20168	W24:20791	W25:21954	W26:23138	W27:20303	W28:18308	W29:18197	W30:17286	W31:14707	W32:305070
single_issue_nums: WS0:1237931	WS1:1229712	WS2:1195396	WS3:1159160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20593368 {8:2574171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8970920 {40:224273,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102966840 {40:2574171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794184 {8:224273,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 289 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 6 
mrq_lat_table:172424 	1593 	2766 	5299 	8147 	8251 	9534 	7311 	3902 	1196 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2106556 	897217 	164132 	9351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	2069622 	246746 	254195 	233929 	6051 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2042558 	591987 	310003 	140337 	61985 	25401 	5027 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40902 	5320 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        53        56        62        63        63        60        61        60        61        61        64        64 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        63        54        55        64        64 
dram[3]:        56        58        64        64        60        52        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        56        64        63        63        62        62        64        59        61        56        46 
dram[5]:        59        53        64        64        51        48        63        64        52        49        57        59        54        60        64        64 
dram[6]:        55        58        64        64        56        56        64        64        45        38        61        61        52        59        64        64 
dram[7]:        53        52        64        64        48        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        48        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        53        59        62        52        64 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        60 
dram[11]:        52        59        64        64        52        52        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756    570062    548578    364075    435340     47438    592261    273706   1035051    284308     82593    675375    665067    410261    521359 
dram[1]:    291370    768135     84353    556345    451865    812922     47589    581819    653661   1068272    380764    130996    661733    656004    510374    505713 
dram[2]:    549218    544876    375062     45086    261061    456916    215072     79419    168681    676160    377352    234928    645087    644810    478276    473962 
dram[3]:    538507   1179923    145213    622607    188659    280916     37247     34601   1177649   1072725    527798    537044    637838    617799    471530    461164 
dram[4]:    296609    294553    638536     47314    273404    275528    112197     60665   1087824    172853    746373    743611    608465    601436    328880    223975 
dram[5]:    528158    279711     69306     40056    261955    261033    158556    126032    749456    239250    458658    283838    598740    589732     44497     84332 
dram[6]:     77413    352211    853306     99026    661200    221049     87523    631576     65446    348798    442437    716588    588198    583313    151758    146843 
dram[7]:    359364   1400888    149919    211453    224718    219057    606383    122691    112768    137855    717881    455268    580324    579845    127887    132057 
dram[8]:    101367    132561    175505    281553    257441    371302     80900    546430    396832    160369    292493    196337    580235    455414    147871    140311 
dram[9]:    782633    121471    251971    338847    230641    235182    111036    137169   1546234    309231    850662    244948    711977    709286    316920    301534 
dram[10]:    144663    582707    217308    117642    202872    304657    458345     43324   1453055    280932     71406    158583    704404    697888    377315    381664 
dram[11]:    104864    347847    536688   1224517    172635    192662    216526     35683    108427    133386    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.539535  1.616060  1.753846  1.779167  1.991103  1.877797  1.651633  1.691814  1.747253  1.792359  2.025974  2.020900  1.944238  1.870337  1.554318  1.576438 
dram[1]:  1.493671  1.527421  1.728142  1.704188  1.796417  1.808511  1.771186  1.775947  1.781150  1.895985  1.971154  2.087479  1.897436  1.820069  1.586305  1.661654 
dram[2]:  1.553679  1.605911  1.828488  1.763713  1.759874  1.877408  1.790102  1.670382  1.834471  1.841463  2.123077  2.004815  1.791096  1.813589  1.652239  1.588732 
dram[3]:  1.559102  1.529480  1.695937  1.682497  1.933913  1.935599  1.706076  1.797468  1.859649  1.881119  1.928251  2.197107  1.867021  1.812500  1.649425  1.619318 
dram[4]:  1.569325  1.561594  1.772727  1.799431  1.885965  1.800325  1.826715  1.789474  1.758242  1.924007  1.898176  1.926400  1.770658  1.838710  1.663664  1.685157 
dram[5]:  1.600733  1.584447  1.808571  1.706507  1.782820  1.910394  1.734219  1.712121  1.843697  1.745656  2.003150  1.872945  1.887273  1.769360  1.665158  1.731013 
dram[6]:  1.609877  1.566706  1.747312  1.723433  1.822294  1.877586  1.683442  1.791887  1.865320  1.816225  2.058626  1.958926  1.784641  1.865809  1.733229  1.707463 
dram[7]:  1.629114  1.622829  1.746418  1.750351  1.775244  1.906526  1.749135  1.791594  1.878261  1.858603  1.964856  2.001590  1.820870  1.751236  1.785942  1.781759 
dram[8]:  1.551069  1.500566  1.771709  1.821797  1.855918  1.744514  1.825623  1.672524  1.893728  1.935018  1.905344  1.919453  1.760757  1.776068  1.824793  1.799353 
dram[9]:  1.580685  1.558962  1.755830  1.775596  1.840604  1.956600  1.637209  1.636646  1.880342  1.831126  2.019480  2.044190  1.851521  1.879852  1.695253  1.697289 
dram[10]:  1.571078  1.603175  1.843750  1.762784  1.906810  1.770270  1.608280  1.703460  1.896672  1.892794  1.892171  2.081260  1.805508  1.845471  1.676077  1.719243 
dram[11]:  1.562937  1.529617  1.716066  1.679947  1.954463  1.914186  1.707718  1.707516  1.866444  1.874346  2.165480  2.076401  1.859232  1.844797  1.698925  1.660767 
average row locality = 220436/124440 = 1.771424
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1249      1216      1213      1240      1076      1050      1037      1030      1076      1044      1199      1209      1007      1014      1062      1072 
dram[1]:      1227      1232      1226      1261      1062      1062      1024      1051      1077      1006      1183      1169       999      1015      1060      1051 
dram[2]:      1216      1231      1216      1211      1071      1028      1022      1024      1038      1023      1193      1199      1006      1003      1054      1074 
dram[3]:      1244      1248      1250      1200      1069      1042      1016       969      1025      1040      1242      1168      1014      1005      1094      1089 
dram[4]:      1208      1223      1207      1224      1033      1067       987       959      1085      1077      1201      1156      1009       987      1055      1070 
dram[5]:      1235      1231      1225      1242      1061      1023      1018       992      1059      1067      1224      1206       999      1014      1053      1044 
dram[6]:      1229      1250      1257      1225      1087      1047      1010       990      1072      1059      1182      1191      1027       975      1061      1090 
dram[7]:      1213      1234      1178      1208      1054      1044       984       999      1041      1050      1182      1210      1007      1021      1066      1041 
dram[8]:      1232      1250      1226      1196      1042      1070      1001      1021      1050      1037      1199      1214       984      1001      1048      1059 
dram[9]:      1222      1253      1237      1223      1058      1041      1030      1028      1063      1068      1193      1200       997       980      1054      1073 
dram[10]:      1210      1242      1195      1202      1022      1006       987      1012      1045      1037      1231      1206      1010      1002      1072      1032 
dram[11]:      1267      1247      1200      1223      1032      1053      1017      1017      1082      1035      1170      1175       979      1009      1048      1069 
total dram reads = 211832
bank skew: 1267/959 = 1.32
chip skew: 17794/17511 = 1.02
number of total write accesses:
dram[0]:       300       288       164       163       172       164       100        96       148       140       196       192       156       156       216       208 
dram[1]:       284       305       153       162       164       170        84       108       152       132       188       192       148       148       205       216 
dram[2]:       288       292       162       169       172       176       108       100       148       136       196       200       160       152       212       216 
dram[3]:       300       300       171       153       169       160        92       100       140       144       192       188       156       156       216       204 
dram[4]:       284       280       164       161       168       168       100       108       140       146       192       192       164       156       212       216 
dram[5]:       304       292       163       171       156       172       104       100       152       152       192       188       156       148       204       200 
dram[6]:       300       308       166       159       164       168       108       104       144       152       188       196       168       160       200       216 
dram[7]:       293       296       161       158       144       148       108        96       156       164       192       196       160       166       208       210 
dram[8]:       296       300       155       159       160       170       100       104       148       140       196       196       156       152       221       212 
dram[9]:       284       276       167       172       156       164       104       104       148       152       204       196       152       148       210       216 
dram[10]:       288       284       171       150       168       168        92        88       152       160       200       196       156       145       221       232 
dram[11]:       295       280       150       164       164       160        92       112       144       156       188       192       152       148       232       228 
total dram writes = 34306
bank skew: 308/84 = 3.67
chip skew: 2901/2811 = 1.03
average mf latency per bank:
dram[0]:       2408      2367      1973      1950      2286      2376      9182      8089      4900      5290      3253      3166      3517      3549      2891      2979
dram[1]:       2295      2293      1901      1880      2317      2370      8719      8788      5113      5559      3395      3483      3385      3380      2866      3041
dram[2]:       2382      2366      1986      1975      2496      2644      8921      9274      5188      4919      3596      3120      3410      3581      3040      2788
dram[3]:       2268      2329      1805      1911      2539      2495      8655      9281      5110      4947      3268      3522      3501      3412      2861      2720
dram[4]:       2400      2300      1946      1964      2485      2433      9165      9638      5174      4514      3471      3601      3553      3685      2920      2828
dram[5]:       2218      2351      1935      1905      2560      2766      9483      9197     13191      5049      3270      3385      3775      3471      3005      3005
dram[6]:       2335      2275      1856      1934      2621      2606      8275      9173      4970      5034      7966      3045      3420      3598      3100      2792
dram[7]:       2386      2447      2061      1984      2802      2746      8477      8457      4904      4912      3360      3321      3408      3360      2914      3031
dram[8]:       2333      2193      1956      1933      2650      2799      8704      8236      5237      4964      3457      3223      3605      3546      2951      3006
dram[9]:       2321      2390      1849      1948      2660      2933      8176      8658      4817      4873      3029      3352      3507      3529      2941      2949
dram[10]:       2409      2385      1955      1993      2862      2968      9530      9751      4638      5091      3127      3235      3368      3300      2999      3060
dram[11]:       2248      2365      1973      1853      2866      2580      8747      8335      4920      4903      3351      3251      3442      3335      3038      2982
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1278      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1306      1328      1462      1270      1401      1524      1324      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1362      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19939836 n_act=10516 n_pre=10500 n_ref_event=0 n_req=18509 n_rd=17794 n_rd_L2_A=0 n_write=0 n_wr_bk=2859 bw_util=0.004135
n_activity=731586 dram_eff=0.1129
bk0: 1249a 19921875i bk1: 1216a 19924650i bk2: 1213a 19929642i bk3: 1240a 19927389i bk4: 1076a 19937605i bk5: 1050a 19938141i bk6: 1037a 19936969i bk7: 1030a 19937900i bk8: 1076a 19935807i bk9: 1044a 19938053i bk10: 1199a 19937316i bk11: 1209a 19937093i bk12: 1007a 19942805i bk13: 1014a 19940725i bk14: 1062a 19932140i bk15: 1072a 19931410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432168
Row_Buffer_Locality_read = 0.437226
Row_Buffer_Locality_write = 0.306294
Bank_Level_Parallism = 1.815175
Bank_Level_Parallism_Col = 1.710904
Bank_Level_Parallism_Ready = 1.565869
write_to_read_ratio_blp_rw_average = 0.096546
GrpLevelPara = 1.339309 

BW Util details:
bwutil = 0.004135 
total_CMD = 19981072 
util_bw = 82612 
Wasted_Col = 202675 
Wasted_Row = 158305 
Idle = 19537480 

BW Util Bottlenecks: 
RCDc_limit = 209134 
RCDWRc_limit = 4853 
WTRc_limit = 12098 
RTWc_limit = 12922 
CCDLc_limit = 7632 
rwq = 0 
CCDLc_limit_alone = 6033 
WTRc_limit_alone = 11329 
RTWc_limit_alone = 12092 

Commands details: 
total_CMD = 19981072 
n_nop = 19939836 
Read = 17794 
Write = 0 
L2_Alloc = 0 
L2_WB = 2859 
n_act = 10516 
n_pre = 10500 
n_ref = 0 
n_req = 18509 
total_req = 20653 

Dual Bus Interface Util: 
issued_total_row = 21016 
issued_total_col = 20653 
Row_Bus_Util =  0.001052 
CoL_Bus_Util = 0.001034 
Either_Row_CoL_Bus_Util = 0.002064 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010501 
queue_avg = 0.053737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0537372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19939928 n_act=10521 n_pre=10505 n_ref_event=0 n_req=18411 n_rd=17705 n_rd_L2_A=0 n_write=0 n_wr_bk=2811 bw_util=0.004107
n_activity=735805 dram_eff=0.1115
bk0: 1227a 19923148i bk1: 1232a 19923396i bk2: 1226a 19930708i bk3: 1261a 19926865i bk4: 1062a 19936448i bk5: 1062a 19935887i bk6: 1024a 19938244i bk7: 1051a 19937711i bk8: 1077a 19936954i bk9: 1006a 19940785i bk10: 1183a 19935119i bk11: 1169a 19937844i bk12: 999a 19942514i bk13: 1015a 19942552i bk14: 1060a 19932500i bk15: 1051a 19934318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428874
Row_Buffer_Locality_read = 0.432590
Row_Buffer_Locality_write = 0.335694
Bank_Level_Parallism = 1.779608
Bank_Level_Parallism_Col = 1.700088
Bank_Level_Parallism_Ready = 1.582659
write_to_read_ratio_blp_rw_average = 0.095302
GrpLevelPara = 1.312737 

BW Util details:
bwutil = 0.004107 
total_CMD = 19981072 
util_bw = 82064 
Wasted_Col = 206141 
Wasted_Row = 160699 
Idle = 19532168 

BW Util Bottlenecks: 
RCDc_limit = 211975 
RCDWRc_limit = 4854 
WTRc_limit = 10998 
RTWc_limit = 13209 
CCDLc_limit = 7485 
rwq = 0 
CCDLc_limit_alone = 6039 
WTRc_limit_alone = 10311 
RTWc_limit_alone = 12450 

Commands details: 
total_CMD = 19981072 
n_nop = 19939928 
Read = 17705 
Write = 0 
L2_Alloc = 0 
L2_WB = 2811 
n_act = 10521 
n_pre = 10505 
n_ref = 0 
n_req = 18411 
total_req = 20516 

Dual Bus Interface Util: 
issued_total_row = 21026 
issued_total_col = 20516 
Row_Bus_Util =  0.001052 
CoL_Bus_Util = 0.001027 
Either_Row_CoL_Bus_Util = 0.002059 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009673 
queue_avg = 0.052946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0529456
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940270 n_act=10370 n_pre=10354 n_ref_event=0 n_req=18333 n_rd=17609 n_rd_L2_A=0 n_write=0 n_wr_bk=2887 bw_util=0.004103
n_activity=727699 dram_eff=0.1127
bk0: 1216a 19925058i bk1: 1231a 19923356i bk2: 1216a 19930044i bk3: 1211a 19929001i bk4: 1071a 19935515i bk5: 1028a 19937940i bk6: 1022a 19938372i bk7: 1024a 19935941i bk8: 1038a 19938659i bk9: 1023a 19940026i bk10: 1193a 19937268i bk11: 1199a 19935219i bk12: 1006a 19942776i bk13: 1003a 19940797i bk14: 1054a 19933372i bk15: 1074a 19931667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434681
Row_Buffer_Locality_read = 0.439548
Row_Buffer_Locality_write = 0.316298
Bank_Level_Parallism = 1.810719
Bank_Level_Parallism_Col = 1.704893
Bank_Level_Parallism_Ready = 1.528346
write_to_read_ratio_blp_rw_average = 0.101649
GrpLevelPara = 1.334259 

BW Util details:
bwutil = 0.004103 
total_CMD = 19981072 
util_bw = 81984 
Wasted_Col = 201828 
Wasted_Row = 157496 
Idle = 19539764 

BW Util Bottlenecks: 
RCDc_limit = 207066 
RCDWRc_limit = 5024 
WTRc_limit = 12280 
RTWc_limit = 14825 
CCDLc_limit = 8181 
rwq = 0 
CCDLc_limit_alone = 6515 
WTRc_limit_alone = 11565 
RTWc_limit_alone = 13874 

Commands details: 
total_CMD = 19981072 
n_nop = 19940270 
Read = 17609 
Write = 0 
L2_Alloc = 0 
L2_WB = 2887 
n_act = 10370 
n_pre = 10354 
n_ref = 0 
n_req = 18333 
total_req = 20496 

Dual Bus Interface Util: 
issued_total_row = 20724 
issued_total_col = 20496 
Row_Bus_Util =  0.001037 
CoL_Bus_Util = 0.001026 
Either_Row_CoL_Bus_Util = 0.002042 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010245 
queue_avg = 0.056749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0567495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940116 n_act=10417 n_pre=10401 n_ref_event=0 n_req=18429 n_rd=17715 n_rd_L2_A=0 n_write=0 n_wr_bk=2841 bw_util=0.004115
n_activity=734206 dram_eff=0.112
bk0: 1244a 19923350i bk1: 1248a 19920556i bk2: 1250a 19926808i bk3: 1200a 19927603i bk4: 1069a 19936339i bk5: 1042a 19940017i bk6: 1016a 19939083i bk7: 969a 19939693i bk8: 1025a 19940520i bk9: 1040a 19941381i bk10: 1242a 19934545i bk11: 1168a 19939839i bk12: 1014a 19941409i bk13: 1005a 19940245i bk14: 1094a 19932020i bk15: 1089a 19932597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435075
Row_Buffer_Locality_read = 0.439119
Row_Buffer_Locality_write = 0.334734
Bank_Level_Parallism = 1.794442
Bank_Level_Parallism_Col = 1.677573
Bank_Level_Parallism_Ready = 1.493572
write_to_read_ratio_blp_rw_average = 0.099798
GrpLevelPara = 1.326909 

BW Util details:
bwutil = 0.004115 
total_CMD = 19981072 
util_bw = 82224 
Wasted_Col = 203115 
Wasted_Row = 159368 
Idle = 19536365 

BW Util Bottlenecks: 
RCDc_limit = 208653 
RCDWRc_limit = 4751 
WTRc_limit = 10549 
RTWc_limit = 14506 
CCDLc_limit = 7910 
rwq = 0 
CCDLc_limit_alone = 6432 
WTRc_limit_alone = 10004 
RTWc_limit_alone = 13573 

Commands details: 
total_CMD = 19981072 
n_nop = 19940116 
Read = 17715 
Write = 0 
L2_Alloc = 0 
L2_WB = 2841 
n_act = 10417 
n_pre = 10401 
n_ref = 0 
n_req = 18429 
total_req = 20556 

Dual Bus Interface Util: 
issued_total_row = 20818 
issued_total_col = 20556 
Row_Bus_Util =  0.001042 
CoL_Bus_Util = 0.001029 
Either_Row_CoL_Bus_Util = 0.002050 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010206 
queue_avg = 0.055039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0550391
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940466 n_act=10330 n_pre=10314 n_ref_event=0 n_req=18262 n_rd=17548 n_rd_L2_A=0 n_write=0 n_wr_bk=2851 bw_util=0.004084
n_activity=733369 dram_eff=0.1113
bk0: 1208a 19925097i bk1: 1223a 19925468i bk2: 1207a 19929751i bk3: 1224a 19929177i bk4: 1033a 19937488i bk5: 1067a 19936754i bk6: 987a 19941357i bk7: 959a 19940940i bk8: 1085a 19936784i bk9: 1077a 19939317i bk10: 1201a 19934461i bk11: 1156a 19934964i bk12: 1009a 19939453i bk13: 987a 19941885i bk14: 1055a 19934981i bk15: 1070a 19934690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434673
Row_Buffer_Locality_read = 0.440050
Row_Buffer_Locality_write = 0.302521
Bank_Level_Parallism = 1.787675
Bank_Level_Parallism_Col = 1.718960
Bank_Level_Parallism_Ready = 1.579088
write_to_read_ratio_blp_rw_average = 0.096086
GrpLevelPara = 1.324766 

BW Util details:
bwutil = 0.004084 
total_CMD = 19981072 
util_bw = 81596 
Wasted_Col = 201768 
Wasted_Row = 159378 
Idle = 19538330 

BW Util Bottlenecks: 
RCDc_limit = 207257 
RCDWRc_limit = 4755 
WTRc_limit = 10677 
RTWc_limit = 13436 
CCDLc_limit = 7674 
rwq = 0 
CCDLc_limit_alone = 6132 
WTRc_limit_alone = 10076 
RTWc_limit_alone = 12495 

Commands details: 
total_CMD = 19981072 
n_nop = 19940466 
Read = 17548 
Write = 0 
L2_Alloc = 0 
L2_WB = 2851 
n_act = 10330 
n_pre = 10314 
n_ref = 0 
n_req = 18262 
total_req = 20399 

Dual Bus Interface Util: 
issued_total_row = 20644 
issued_total_col = 20399 
Row_Bus_Util =  0.001033 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.002032 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010762 
queue_avg = 0.054434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0544339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940093 n_act=10443 n_pre=10427 n_ref_event=0 n_req=18407 n_rd=17693 n_rd_L2_A=0 n_write=0 n_wr_bk=2854 bw_util=0.004113
n_activity=739758 dram_eff=0.1111
bk0: 1235a 19924988i bk1: 1231a 19925594i bk2: 1225a 19930844i bk3: 1242a 19928477i bk4: 1061a 19936197i bk5: 1023a 19939189i bk6: 1018a 19939296i bk7: 992a 19938705i bk8: 1059a 19938372i bk9: 1067a 19937041i bk10: 1224a 19936124i bk11: 1206a 19934584i bk12: 999a 19942181i bk13: 1014a 19939225i bk14: 1053a 19932901i bk15: 1044a 19935230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432987
Row_Buffer_Locality_read = 0.438309
Row_Buffer_Locality_write = 0.301120
Bank_Level_Parallism = 1.783097
Bank_Level_Parallism_Col = 1.686426
Bank_Level_Parallism_Ready = 1.508013
write_to_read_ratio_blp_rw_average = 0.096725
GrpLevelPara = 1.316577 

BW Util details:
bwutil = 0.004113 
total_CMD = 19981072 
util_bw = 82188 
Wasted_Col = 203769 
Wasted_Row = 160172 
Idle = 19534943 

BW Util Bottlenecks: 
RCDc_limit = 209417 
RCDWRc_limit = 4927 
WTRc_limit = 11765 
RTWc_limit = 13844 
CCDLc_limit = 7679 
rwq = 0 
CCDLc_limit_alone = 6274 
WTRc_limit_alone = 11048 
RTWc_limit_alone = 13156 

Commands details: 
total_CMD = 19981072 
n_nop = 19940093 
Read = 17693 
Write = 0 
L2_Alloc = 0 
L2_WB = 2854 
n_act = 10443 
n_pre = 10427 
n_ref = 0 
n_req = 18407 
total_req = 20547 

Dual Bus Interface Util: 
issued_total_row = 20870 
issued_total_col = 20547 
Row_Bus_Util =  0.001044 
CoL_Bus_Util = 0.001028 
Either_Row_CoL_Bus_Util = 0.002051 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010688 
queue_avg = 0.050390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0503905
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19939983 n_act=10405 n_pre=10389 n_ref_event=0 n_req=18479 n_rd=17752 n_rd_L2_A=0 n_write=0 n_wr_bk=2901 bw_util=0.004135
n_activity=739069 dram_eff=0.1118
bk0: 1229a 19925290i bk1: 1250a 19922158i bk2: 1257a 19928898i bk3: 1225a 19926978i bk4: 1087a 19936735i bk5: 1047a 19937351i bk6: 1010a 19937564i bk7: 990a 19939114i bk8: 1072a 19937475i bk9: 1059a 19937549i bk10: 1182a 19938880i bk11: 1191a 19936301i bk12: 1027a 19938730i bk13: 975a 19941957i bk14: 1061a 19935757i bk15: 1090a 19934368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437253
Row_Buffer_Locality_read = 0.441528
Row_Buffer_Locality_write = 0.332875
Bank_Level_Parallism = 1.795933
Bank_Level_Parallism_Col = 1.709747
Bank_Level_Parallism_Ready = 1.521483
write_to_read_ratio_blp_rw_average = 0.100046
GrpLevelPara = 1.322818 

BW Util details:
bwutil = 0.004135 
total_CMD = 19981072 
util_bw = 82612 
Wasted_Col = 203051 
Wasted_Row = 159711 
Idle = 19535698 

BW Util Bottlenecks: 
RCDc_limit = 207952 
RCDWRc_limit = 4990 
WTRc_limit = 11218 
RTWc_limit = 13595 
CCDLc_limit = 7647 
rwq = 0 
CCDLc_limit_alone = 6065 
WTRc_limit_alone = 10489 
RTWc_limit_alone = 12742 

Commands details: 
total_CMD = 19981072 
n_nop = 19939983 
Read = 17752 
Write = 0 
L2_Alloc = 0 
L2_WB = 2901 
n_act = 10405 
n_pre = 10389 
n_ref = 0 
n_req = 18479 
total_req = 20653 

Dual Bus Interface Util: 
issued_total_row = 20794 
issued_total_col = 20653 
Row_Bus_Util =  0.001041 
CoL_Bus_Util = 0.001034 
Either_Row_CoL_Bus_Util = 0.002056 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.008713 
queue_avg = 0.053069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0530689
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940769 n_act=10181 n_pre=10165 n_ref_event=0 n_req=18249 n_rd=17532 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.004081
n_activity=723583 dram_eff=0.1127
bk0: 1213a 19927113i bk1: 1234a 19923552i bk2: 1178a 19931983i bk3: 1208a 19929426i bk4: 1054a 19936301i bk5: 1044a 19940154i bk6: 984a 19937680i bk7: 999a 19939384i bk8: 1041a 19938947i bk9: 1050a 19937510i bk10: 1182a 19936560i bk11: 1210a 19935435i bk12: 1007a 19940815i bk13: 1021a 19938612i bk14: 1066a 19937038i bk15: 1041a 19935482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442380
Row_Buffer_Locality_read = 0.446498
Row_Buffer_Locality_write = 0.341702
Bank_Level_Parallism = 1.806380
Bank_Level_Parallism_Col = 1.709067
Bank_Level_Parallism_Ready = 1.563189
write_to_read_ratio_blp_rw_average = 0.098489
GrpLevelPara = 1.325874 

BW Util details:
bwutil = 0.004081 
total_CMD = 19981072 
util_bw = 81552 
Wasted_Col = 198672 
Wasted_Row = 156335 
Idle = 19544513 

BW Util Bottlenecks: 
RCDc_limit = 203367 
RCDWRc_limit = 4769 
WTRc_limit = 11793 
RTWc_limit = 12918 
CCDLc_limit = 7812 
rwq = 0 
CCDLc_limit_alone = 6081 
WTRc_limit_alone = 10977 
RTWc_limit_alone = 12003 

Commands details: 
total_CMD = 19981072 
n_nop = 19940769 
Read = 17532 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 10181 
n_pre = 10165 
n_ref = 0 
n_req = 18249 
total_req = 20388 

Dual Bus Interface Util: 
issued_total_row = 20346 
issued_total_col = 20388 
Row_Bus_Util =  0.001018 
CoL_Bus_Util = 0.001020 
Either_Row_CoL_Bus_Util = 0.002017 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010694 
queue_avg = 0.054429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0544289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940268 n_act=10363 n_pre=10347 n_ref_event=0 n_req=18349 n_rd=17630 n_rd_L2_A=0 n_write=0 n_wr_bk=2865 bw_util=0.004103
n_activity=727147 dram_eff=0.1127
bk0: 1232a 19923046i bk1: 1250a 19923876i bk2: 1226a 19931098i bk3: 1196a 19932331i bk4: 1042a 19937749i bk5: 1070a 19933694i bk6: 1001a 19940028i bk7: 1021a 19937884i bk8: 1050a 19939449i bk9: 1037a 19939941i bk10: 1199a 19934377i bk11: 1214a 19935122i bk12: 984a 19940704i bk13: 1001a 19940732i bk14: 1048a 19936949i bk15: 1059a 19935540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435555
Row_Buffer_Locality_read = 0.440216
Row_Buffer_Locality_write = 0.321280
Bank_Level_Parallism = 1.800103
Bank_Level_Parallism_Col = 1.733898
Bank_Level_Parallism_Ready = 1.615979
write_to_read_ratio_blp_rw_average = 0.095623
GrpLevelPara = 1.331405 

BW Util details:
bwutil = 0.004103 
total_CMD = 19981072 
util_bw = 81980 
Wasted_Col = 200601 
Wasted_Row = 157240 
Idle = 19541251 

BW Util Bottlenecks: 
RCDc_limit = 206432 
RCDWRc_limit = 4965 
WTRc_limit = 11716 
RTWc_limit = 11759 
CCDLc_limit = 7160 
rwq = 0 
CCDLc_limit_alone = 5722 
WTRc_limit_alone = 10979 
RTWc_limit_alone = 11058 

Commands details: 
total_CMD = 19981072 
n_nop = 19940268 
Read = 17630 
Write = 0 
L2_Alloc = 0 
L2_WB = 2865 
n_act = 10363 
n_pre = 10347 
n_ref = 0 
n_req = 18349 
total_req = 20495 

Dual Bus Interface Util: 
issued_total_row = 20710 
issued_total_col = 20495 
Row_Bus_Util =  0.001036 
CoL_Bus_Util = 0.001026 
Either_Row_CoL_Bus_Util = 0.002042 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009827 
queue_avg = 0.052469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0524691
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940139 n_act=10385 n_pre=10369 n_ref_event=0 n_req=18435 n_rd=17720 n_rd_L2_A=0 n_write=0 n_wr_bk=2853 bw_util=0.004118
n_activity=730467 dram_eff=0.1127
bk0: 1222a 19925151i bk1: 1253a 19924679i bk2: 1237a 19931054i bk3: 1223a 19930002i bk4: 1058a 19937694i bk5: 1041a 19938282i bk6: 1030a 19936609i bk7: 1028a 19936814i bk8: 1063a 19940016i bk9: 1068a 19939176i bk10: 1193a 19937873i bk11: 1200a 19936600i bk12: 997a 19942838i bk13: 980a 19942156i bk14: 1054a 19935721i bk15: 1073a 19934671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436995
Row_Buffer_Locality_read = 0.441140
Row_Buffer_Locality_write = 0.334266
Bank_Level_Parallism = 1.766860
Bank_Level_Parallism_Col = 1.664752
Bank_Level_Parallism_Ready = 1.482729
write_to_read_ratio_blp_rw_average = 0.100327
GrpLevelPara = 1.314973 

BW Util details:
bwutil = 0.004118 
total_CMD = 19981072 
util_bw = 82292 
Wasted_Col = 202862 
Wasted_Row = 158767 
Idle = 19537151 

BW Util Bottlenecks: 
RCDc_limit = 208487 
RCDWRc_limit = 4854 
WTRc_limit = 11630 
RTWc_limit = 13349 
CCDLc_limit = 8205 
rwq = 0 
CCDLc_limit_alone = 6414 
WTRc_limit_alone = 10808 
RTWc_limit_alone = 12380 

Commands details: 
total_CMD = 19981072 
n_nop = 19940139 
Read = 17720 
Write = 0 
L2_Alloc = 0 
L2_WB = 2853 
n_act = 10385 
n_pre = 10369 
n_ref = 0 
n_req = 18435 
total_req = 20573 

Dual Bus Interface Util: 
issued_total_row = 20754 
issued_total_col = 20573 
Row_Bus_Util =  0.001039 
CoL_Bus_Util = 0.001030 
Either_Row_CoL_Bus_Util = 0.002049 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009625 
queue_avg = 0.050055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0500553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940565 n_act=10273 n_pre=10257 n_ref_event=0 n_req=18233 n_rd=17511 n_rd_L2_A=0 n_write=0 n_wr_bk=2871 bw_util=0.00408
n_activity=727120 dram_eff=0.1121
bk0: 1210a 19924716i bk1: 1242a 19926378i bk2: 1195a 19932120i bk3: 1202a 19929544i bk4: 1022a 19938777i bk5: 1006a 19937751i bk6: 987a 19938206i bk7: 1012a 19938160i bk8: 1045a 19939872i bk9: 1037a 19939597i bk10: 1231a 19933765i bk11: 1206a 19937158i bk12: 1010a 19940805i bk13: 1002a 19942776i bk14: 1072a 19934698i bk15: 1032a 19933826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436900
Row_Buffer_Locality_read = 0.439838
Row_Buffer_Locality_write = 0.365651
Bank_Level_Parallism = 1.783327
Bank_Level_Parallism_Col = 1.718136
Bank_Level_Parallism_Ready = 1.608161
write_to_read_ratio_blp_rw_average = 0.096550
GrpLevelPara = 1.321748 

BW Util details:
bwutil = 0.004080 
total_CMD = 19981072 
util_bw = 81528 
Wasted_Col = 201347 
Wasted_Row = 157680 
Idle = 19540517 

BW Util Bottlenecks: 
RCDc_limit = 206356 
RCDWRc_limit = 4569 
WTRc_limit = 10873 
RTWc_limit = 13498 
CCDLc_limit = 7264 
rwq = 0 
CCDLc_limit_alone = 5808 
WTRc_limit_alone = 10201 
RTWc_limit_alone = 12714 

Commands details: 
total_CMD = 19981072 
n_nop = 19940565 
Read = 17511 
Write = 0 
L2_Alloc = 0 
L2_WB = 2871 
n_act = 10273 
n_pre = 10257 
n_ref = 0 
n_req = 18233 
total_req = 20382 

Dual Bus Interface Util: 
issued_total_row = 20530 
issued_total_col = 20382 
Row_Bus_Util =  0.001027 
CoL_Bus_Util = 0.001020 
Either_Row_CoL_Bus_Util = 0.002027 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009998 
queue_avg = 0.052923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0529229
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19981072 n_nop=19940423 n_act=10307 n_pre=10291 n_ref_event=0 n_req=18340 n_rd=17623 n_rd_L2_A=0 n_write=0 n_wr_bk=2857 bw_util=0.0041
n_activity=725719 dram_eff=0.1129
bk0: 1267a 19923932i bk1: 1247a 19922690i bk2: 1200a 19929060i bk3: 1223a 19926258i bk4: 1032a 19940502i bk5: 1053a 19939515i bk6: 1017a 19938137i bk7: 1017a 19936053i bk8: 1082a 19938519i bk9: 1035a 19937989i bk10: 1170a 19937266i bk11: 1175a 19936233i bk12: 979a 19941542i bk13: 1009a 19939538i bk14: 1048a 19934097i bk15: 1069a 19933173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438332
Row_Buffer_Locality_read = 0.443284
Row_Buffer_Locality_write = 0.316597
Bank_Level_Parallism = 1.815857
Bank_Level_Parallism_Col = 1.749935
Bank_Level_Parallism_Ready = 1.601983
write_to_read_ratio_blp_rw_average = 0.096455
GrpLevelPara = 1.329642 

BW Util details:
bwutil = 0.004100 
total_CMD = 19981072 
util_bw = 81920 
Wasted_Col = 200683 
Wasted_Row = 157738 
Idle = 19540731 

BW Util Bottlenecks: 
RCDc_limit = 205463 
RCDWRc_limit = 4583 
WTRc_limit = 10832 
RTWc_limit = 13604 
CCDLc_limit = 7323 
rwq = 0 
CCDLc_limit_alone = 5766 
WTRc_limit_alone = 10156 
RTWc_limit_alone = 12723 

Commands details: 
total_CMD = 19981072 
n_nop = 19940423 
Read = 17623 
Write = 0 
L2_Alloc = 0 
L2_WB = 2857 
n_act = 10307 
n_pre = 10291 
n_ref = 0 
n_req = 18340 
total_req = 20480 

Dual Bus Interface Util: 
issued_total_row = 20598 
issued_total_col = 20480 
Row_Bus_Util =  0.001031 
CoL_Bus_Util = 0.001025 
Either_Row_CoL_Bus_Util = 0.002034 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010554 
queue_avg = 0.052999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0529993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130617, Miss = 10519, Miss_rate = 0.081, Pending_hits = 873, Reservation_fails = 284
L2_cache_bank[1]: Access = 125948, Miss = 10475, Miss_rate = 0.083, Pending_hits = 858, Reservation_fails = 545
L2_cache_bank[2]: Access = 129088, Miss = 10459, Miss_rate = 0.081, Pending_hits = 800, Reservation_fails = 267
L2_cache_bank[3]: Access = 131717, Miss = 10447, Miss_rate = 0.079, Pending_hits = 794, Reservation_fails = 460
L2_cache_bank[4]: Access = 131623, Miss = 10421, Miss_rate = 0.079, Pending_hits = 769, Reservation_fails = 849
L2_cache_bank[5]: Access = 128441, Miss = 10399, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 718
L2_cache_bank[6]: Access = 127292, Miss = 10561, Miss_rate = 0.083, Pending_hits = 724, Reservation_fails = 1191
L2_cache_bank[7]: Access = 128490, Miss = 10366, Miss_rate = 0.081, Pending_hits = 825, Reservation_fails = 558
L2_cache_bank[8]: Access = 132870, Miss = 10389, Miss_rate = 0.078, Pending_hits = 811, Reservation_fails = 181
L2_cache_bank[9]: Access = 130775, Miss = 10365, Miss_rate = 0.079, Pending_hits = 853, Reservation_fails = 310
L2_cache_bank[10]: Access = 181522, Miss = 10475, Miss_rate = 0.058, Pending_hits = 883, Reservation_fails = 784
L2_cache_bank[11]: Access = 128905, Miss = 10419, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 1029
L2_cache_bank[12]: Access = 156393, Miss = 10526, Miss_rate = 0.067, Pending_hits = 792, Reservation_fails = 524
L2_cache_bank[13]: Access = 129036, Miss = 10427, Miss_rate = 0.081, Pending_hits = 827, Reservation_fails = 543
L2_cache_bank[14]: Access = 128010, Miss = 10326, Miss_rate = 0.081, Pending_hits = 822, Reservation_fails = 555
L2_cache_bank[15]: Access = 127888, Miss = 10406, Miss_rate = 0.081, Pending_hits = 780, Reservation_fails = 531
L2_cache_bank[16]: Access = 131642, Miss = 10392, Miss_rate = 0.079, Pending_hits = 787, Reservation_fails = 379
L2_cache_bank[17]: Access = 127513, Miss = 10454, Miss_rate = 0.082, Pending_hits = 747, Reservation_fails = 923
L2_cache_bank[18]: Access = 126639, Miss = 10465, Miss_rate = 0.083, Pending_hits = 791, Reservation_fails = 218
L2_cache_bank[19]: Access = 126786, Miss = 10473, Miss_rate = 0.083, Pending_hits = 720, Reservation_fails = 777
L2_cache_bank[20]: Access = 129053, Miss = 10381, Miss_rate = 0.080, Pending_hits = 818, Reservation_fails = 1030
L2_cache_bank[21]: Access = 132366, Miss = 10341, Miss_rate = 0.078, Pending_hits = 782, Reservation_fails = 538
L2_cache_bank[22]: Access = 129049, Miss = 10399, Miss_rate = 0.081, Pending_hits = 715, Reservation_fails = 1108
L2_cache_bank[23]: Access = 125635, Miss = 10430, Miss_rate = 0.083, Pending_hits = 771, Reservation_fails = 1117
L2_total_cache_accesses = 3177298
L2_total_cache_misses = 250315
L2_total_cache_miss_rate = 0.0788
L2_total_cache_pending_hits = 19172
L2_total_cache_reservation_fails = 15419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2722040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19153
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2953025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224273
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15394
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3177298
icnt_total_pkts_simt_to_mem=3177298
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3177298
Req_Network_cycles = 7791525
Req_Network_injected_packets_per_cycle =       0.4078 
Req_Network_conflicts_per_cycle =       0.1333
Req_Network_conflicts_per_cycle_util =       1.2286
Req_Bank_Level_Parallism =       3.7576
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4140
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0473

Reply_Network_injected_packets_num = 3177298
Reply_Network_cycles = 7791525
Reply_Network_injected_packets_per_cycle =        0.4078
Reply_Network_conflicts_per_cycle =        0.2106
Reply_Network_conflicts_per_cycle_util =       1.9316
Reply_Bank_Level_Parallism =       3.7405
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0700
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0136
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 13 min, 17 sec (11597 sec)
gpgpu_simulation_rate = 2460 (inst/sec)
gpgpu_simulation_rate = 671 (cycle/sec)
gpgpu_silicon_slowdown = 2034277x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc060208cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc060208a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc06020960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc06020890..

GPGPU-Sim PTX: cudaLaunch for 0x0x5611f2399cc7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
GPGPU-Sim PTX: pushing kernel '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
Destroy streams for kernel 26: size 0
kernel_name = _Z10bc_reverseiPKmPKiS2_S2_S2_iPfS3_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 84007
gpu_sim_insn = 8604
gpu_ipc =       0.1024
gpu_tot_sim_cycle = 7875532
gpu_tot_sim_insn = 28547392
gpu_tot_ipc =       3.6248
gpu_tot_issued_cta = 1222
gpu_occupancy = 3.1560% 
gpu_tot_occupancy = 23.5733% 
max_total_param_size = 0
gpu_stall_dramfull = 22806
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0013
partiton_level_parallism_total  =       0.4035
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.7573
L2_BW  =       0.0588 GB/Sec
L2_BW_total  =      17.6228 GB/Sec
gpu_total_sim_rate=2445

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 140789, Miss = 69039, Miss_rate = 0.490, Pending_hits = 5960, Reservation_fails = 48932
	L1D_cache_core[1]: Access = 140339, Miss = 68616, Miss_rate = 0.489, Pending_hits = 5769, Reservation_fails = 51726
	L1D_cache_core[2]: Access = 121371, Miss = 62185, Miss_rate = 0.512, Pending_hits = 5040, Reservation_fails = 44570
	L1D_cache_core[3]: Access = 131053, Miss = 66688, Miss_rate = 0.509, Pending_hits = 6219, Reservation_fails = 50140
	L1D_cache_core[4]: Access = 144222, Miss = 73975, Miss_rate = 0.513, Pending_hits = 5711, Reservation_fails = 57150
	L1D_cache_core[5]: Access = 130147, Miss = 68465, Miss_rate = 0.526, Pending_hits = 4499, Reservation_fails = 53837
	L1D_cache_core[6]: Access = 120444, Miss = 62162, Miss_rate = 0.516, Pending_hits = 4902, Reservation_fails = 50568
	L1D_cache_core[7]: Access = 129584, Miss = 64953, Miss_rate = 0.501, Pending_hits = 5408, Reservation_fails = 46706
	L1D_cache_core[8]: Access = 279976, Miss = 108517, Miss_rate = 0.388, Pending_hits = 6220, Reservation_fails = 55651
	L1D_cache_core[9]: Access = 229995, Miss = 103213, Miss_rate = 0.449, Pending_hits = 5494, Reservation_fails = 58172
	L1D_cache_core[10]: Access = 216309, Miss = 101998, Miss_rate = 0.472, Pending_hits = 6265, Reservation_fails = 54233
	L1D_cache_core[11]: Access = 203108, Miss = 95141, Miss_rate = 0.468, Pending_hits = 4832, Reservation_fails = 50783
	L1D_cache_core[12]: Access = 340365, Miss = 152468, Miss_rate = 0.448, Pending_hits = 5466, Reservation_fails = 54737
	L1D_cache_core[13]: Access = 277305, Miss = 143281, Miss_rate = 0.517, Pending_hits = 7349, Reservation_fails = 57549
	L1D_cache_core[14]: Access = 250846, Miss = 131115, Miss_rate = 0.523, Pending_hits = 5695, Reservation_fails = 55384
	L1D_cache_core[15]: Access = 246980, Miss = 125672, Miss_rate = 0.509, Pending_hits = 5579, Reservation_fails = 52612
	L1D_cache_core[16]: Access = 227633, Miss = 114186, Miss_rate = 0.502, Pending_hits = 5287, Reservation_fails = 49874
	L1D_cache_core[17]: Access = 203866, Miss = 104156, Miss_rate = 0.511, Pending_hits = 5494, Reservation_fails = 46553
	L1D_cache_core[18]: Access = 203170, Miss = 103807, Miss_rate = 0.511, Pending_hits = 6121, Reservation_fails = 46891
	L1D_cache_core[19]: Access = 202090, Miss = 101952, Miss_rate = 0.504, Pending_hits = 5773, Reservation_fails = 45978
	L1D_cache_core[20]: Access = 185322, Miss = 92298, Miss_rate = 0.498, Pending_hits = 6630, Reservation_fails = 53080
	L1D_cache_core[21]: Access = 172253, Miss = 86113, Miss_rate = 0.500, Pending_hits = 6243, Reservation_fails = 48937
	L1D_cache_core[22]: Access = 166251, Miss = 83483, Miss_rate = 0.502, Pending_hits = 6515, Reservation_fails = 45097
	L1D_cache_core[23]: Access = 157045, Miss = 77914, Miss_rate = 0.496, Pending_hits = 6554, Reservation_fails = 45391
	L1D_cache_core[24]: Access = 243630, Miss = 98155, Miss_rate = 0.403, Pending_hits = 6910, Reservation_fails = 44041
	L1D_cache_core[25]: Access = 217542, Miss = 74589, Miss_rate = 0.343, Pending_hits = 6630, Reservation_fails = 49486
	L1D_cache_core[26]: Access = 138349, Miss = 66654, Miss_rate = 0.482, Pending_hits = 6566, Reservation_fails = 46535
	L1D_cache_core[27]: Access = 129649, Miss = 63527, Miss_rate = 0.490, Pending_hits = 5845, Reservation_fails = 45567
	L1D_cache_core[28]: Access = 131412, Miss = 64471, Miss_rate = 0.491, Pending_hits = 6776, Reservation_fails = 45595
	L1D_cache_core[29]: Access = 159391, Miss = 76006, Miss_rate = 0.477, Pending_hits = 7268, Reservation_fails = 54308
	L1D_total_cache_accesses = 5640436
	L1D_total_cache_misses = 2704799
	L1D_total_cache_miss_rate = 0.4795
	L1D_total_cache_pending_hits = 179020
	L1D_total_cache_reservation_fails = 1510083
	L1D_cache_data_port_util = 0.077
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2662862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 179017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2043040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1461510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 531242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 179017
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 93755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 38945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5416161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224275

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 428818
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1032692
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 48573
ctas_completed 1222, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11867, 7886, 10509, 9680, 8228, 9969, 11301, 9671, 3178, 1672, 1586, 1801, 1564, 2117, 1966, 1410, 936, 1134, 1380, 915, 1801, 2085, 1250, 1437, 1786, 885, 938, 868, 1017, 1014, 2825, 1473, 
gpgpu_n_tot_thrd_icount = 154434048
gpgpu_n_tot_w_icount = 4826064
gpgpu_n_stall_shd_mem = 2312825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2953136
gpgpu_n_mem_write_global = 224275
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6269194
gpgpu_n_store_insn = 386802
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1956870
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1992835
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 319990
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1015718	W0_Idle:47052421	W0_Scoreboard:89908825	W1:1934792	W2:720356	W3:415333	W4:268369	W5:186022	W6:133213	W7:97172	W8:87633	W9:72160	W10:58369	W11:50380	W12:48860	W13:38618	W14:36976	W15:34951	W16:32920	W17:28329	W18:23231	W19:22313	W20:18247	W21:17446	W22:20292	W23:20168	W24:20791	W25:21954	W26:23138	W27:20303	W28:18308	W29:18197	W30:17286	W31:14707	W32:305230
single_issue_nums: WS0:1241676	WS1:1229752	WS2:1195436	WS3:1159200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20594256 {8:2574282,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8971000 {40:224275,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 15154160 {40:378854,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102971280 {40:2574282,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794200 {8:224275,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 15154160 {40:378854,}
maxmflatency = 2818 
max_icnt2mem_latency = 1146 
maxmrqlatency = 1127 
max_icnt2sh_latency = 253 
averagemflatency = 289 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 6 
mrq_lat_table:172454 	1593 	2766 	5299 	8147 	8251 	9534 	7311 	3902 	1196 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2106642 	897244 	164132 	9351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	333206 	23408 	6522 	3605 	2069735 	246746 	254195 	233929 	6051 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2042671 	591987 	310003 	140337 	61985 	25401 	5027 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40987 	5347 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        57        64        64        50        63        63        64        63        63        62        58        54        58        64        64 
dram[1]:        57        58        64        64        53        56        62        63        63        60        61        60        61        61        64        64 
dram[2]:        57        60        64        64        52        63        64        63        62        60        62        63        54        55        64        64 
dram[3]:        56        58        64        64        60        52        63        63        63        62        63        63        56        53        56        64 
dram[4]:        56        58        64        64        50        56        64        63        63        62        62        64        59        61        56        46 
dram[5]:        59        53        64        64        51        48        63        64        52        49        57        59        54        60        64        64 
dram[6]:        55        58        64        64        56        56        64        64        45        38        61        61        52        59        64        64 
dram[7]:        53        52        64        64        48        63        64        64        36        46        60        60        61        56        64        64 
dram[8]:        60        60        64        64        52        48        64        64        61        63        63        57        56        54        53        49 
dram[9]:        59        54        64        64        59        57        64        64        61        63        60        53        59        62        52        64 
dram[10]:        56        55        64        64        51        51        64        64        62        62        57        61        60        60        52        60 
dram[11]:        52        59        64        64        52        52        64        64        62        64        61        56        57        59        51        46 
maximum service time to same row:
dram[0]:   1702116   1957756    570062    548578    364075    435340     47438    592261    273706   1035051    284308     82593    675375    665067    410261    521359 
dram[1]:    291370    768135     84353    556345    451865    812922     47589    581819    653661   1068272    380764    130996    661733    656004    510374    505713 
dram[2]:    549218    544876    375062     45086    261061    456916    215072     79419    168681    676160    377352    234928    645087    644810    478276    473962 
dram[3]:    538507   1179923    145213    622607    188659    280916     37247     34601   1177649   1072725    527798    537044    637838    617799    471530    461164 
dram[4]:    296609    294553    638536     47314    273404    275528    112197     60665   1087824    172853    746373    743611    608465    601436    328880    223975 
dram[5]:    528158    279711     69306     40056    261955    261033    158556    126032    749456    239250    458658    283838    598740    589732     44497     84332 
dram[6]:     77413    352211    853306     99026    661200    221049     87523    631576     65446    348798    442437    716588    588198    583313    151758    146843 
dram[7]:    359364   1400888    149919    211453    224718    219057    606383    122691    112768    137855    717881    455268    580324    579845    127887    132057 
dram[8]:    101367    132561    175505    281553    257441    371302     80900    546430    396832    160369    292493    196337    580235    455414    147871    140311 
dram[9]:    782633    121471    251971    338847    230641    235182    111036    137169   1546234    309231    850662    244948    711977    709286    316920    301534 
dram[10]:    144663    582707    217308    117642    202872    304657    458345     43324   1453055    280932     71406    158583    704404    697888    377315    381664 
dram[11]:    104864    347847    536688   1224517    172635    192662    216526     35683    108427    133386    260580    268057    691230    681505    412788    426869 
average row accesses per activate:
dram[0]:  1.539535  1.616060  1.753846  1.779167  1.991103  1.877797  1.651633  1.691814  1.747253  1.792359  2.025974  2.020900  1.944238  1.870337  1.554318  1.576438 
dram[1]:  1.493671  1.527421  1.728142  1.704188  1.796417  1.808511  1.771186  1.775947  1.781150  1.895985  1.971154  2.087479  1.897436  1.820069  1.586305  1.661654 
dram[2]:  1.553679  1.605911  1.828488  1.763713  1.759874  1.877408  1.790102  1.670382  1.834471  1.841463  2.123077  2.004815  1.791096  1.813589  1.652239  1.588732 
dram[3]:  1.559102  1.529480  1.695937  1.682497  1.933913  1.935599  1.706076  1.797468  1.859649  1.881119  1.928251  2.197107  1.867021  1.812500  1.649425  1.619318 
dram[4]:  1.569325  1.561594  1.772727  1.799431  1.885965  1.800325  1.826715  1.789474  1.758242  1.924007  1.898176  1.926400  1.770658  1.838710  1.663664  1.685157 
dram[5]:  1.600733  1.584447  1.808571  1.706507  1.782820  1.910394  1.734219  1.712121  1.843697  1.745656  2.003150  1.872945  1.887273  1.769360  1.665158  1.731013 
dram[6]:  1.609877  1.566706  1.747312  1.723433  1.822294  1.877586  1.683442  1.790493  1.872054  1.822848  2.058626  1.958926  1.784641  1.865809  1.733229  1.707463 
dram[7]:  1.629114  1.622829  1.746418  1.750351  1.775244  1.906526  1.750865  1.791594  1.885217  1.865417  1.964856  2.001590  1.820870  1.751236  1.785942  1.781759 
dram[8]:  1.551069  1.500566  1.771709  1.821797  1.854452  1.744514  1.825623  1.672524  1.900697  1.942238  1.905344  1.919453  1.759450  1.776068  1.824793  1.799353 
dram[9]:  1.580685  1.558962  1.755830  1.775596  1.840604  1.956600  1.637209  1.636646  1.883761  1.831126  2.019480  2.044190  1.851521  1.879852  1.695253  1.697289 
dram[10]:  1.571078  1.603175  1.843750  1.762784  1.906810  1.770270  1.608280  1.703460  1.896672  1.892794  1.892171  2.081260  1.805508  1.845471  1.676077  1.719243 
dram[11]:  1.562937  1.529617  1.716066  1.679947  1.954463  1.914186  1.707718  1.707516  1.866444  1.874346  2.165480  2.076401  1.859232  1.844797  1.698925  1.660767 
average row locality = 220466/124443 = 1.771622
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1249      1216      1213      1240      1076      1050      1037      1030      1076      1044      1199      1209      1007      1014      1062      1072 
dram[1]:      1227      1232      1226      1261      1062      1062      1024      1051      1077      1006      1183      1169       999      1015      1060      1051 
dram[2]:      1216      1231      1216      1211      1071      1028      1022      1024      1038      1023      1193      1199      1006      1003      1054      1074 
dram[3]:      1244      1248      1250      1200      1069      1042      1016       969      1025      1040      1242      1168      1014      1005      1094      1089 
dram[4]:      1208      1223      1207      1224      1033      1067       987       959      1085      1077      1201      1156      1009       987      1055      1070 
dram[5]:      1235      1231      1225      1242      1061      1023      1018       992      1059      1067      1224      1206       999      1014      1053      1044 
dram[6]:      1229      1250      1257      1225      1087      1047      1010       990      1076      1063      1182      1191      1027       975      1061      1090 
dram[7]:      1213      1234      1178      1208      1054      1044       984       999      1045      1054      1182      1210      1007      1021      1066      1041 
dram[8]:      1232      1250      1226      1196      1042      1070      1001      1021      1054      1041      1199      1214       985      1001      1048      1059 
dram[9]:      1222      1253      1237      1223      1058      1041      1030      1028      1065      1068      1193      1200       997       980      1054      1073 
dram[10]:      1210      1242      1195      1202      1022      1006       987      1012      1045      1037      1231      1206      1010      1002      1072      1032 
dram[11]:      1267      1247      1200      1223      1032      1053      1017      1017      1082      1035      1170      1175       979      1009      1048      1069 
total dram reads = 211859
bank skew: 1267/959 = 1.32
chip skew: 17794/17511 = 1.02
number of total write accesses:
dram[0]:       300       288       164       163       172       164       100        96       148       140       196       192       156       156       216       208 
dram[1]:       284       305       153       162       164       170        84       108       152       132       188       192       148       148       205       216 
dram[2]:       288       292       162       169       172       176       108       100       148       136       196       200       160       152       212       216 
dram[3]:       300       300       171       153       169       160        92       100       140       144       192       188       156       156       216       204 
dram[4]:       284       280       164       161       168       168       100       108       140       146       192       192       164       156       212       216 
dram[5]:       304       292       163       171       156       172       104       100       152       152       192       188       156       148       204       200 
dram[6]:       300       308       166       159       164       168       108       108       144       152       188       196       168       160       200       216 
dram[7]:       293       296       161       158       144       148       112        96       156       164       192       196       160       166       208       210 
dram[8]:       296       300       155       159       164       170       100       104       148       140       196       196       156       152       221       212 
dram[9]:       284       276       167       172       156       164       104       104       148       152       204       196       152       148       210       216 
dram[10]:       288       284       171       150       168       168        92        88       152       160       200       196       156       145       221       232 
dram[11]:       295       280       150       164       164       160        92       112       144       156       188       192       152       148       232       228 
total dram writes = 34318
bank skew: 308/84 = 3.67
chip skew: 2905/2811 = 1.03
average mf latency per bank:
dram[0]:       2408      2367      1973      1950      2286      2376      9182      8089      4900      5290      3253      3166      3517      3549      2891      2979
dram[1]:       2295      2293      1901      1880      2317      2370      8719      8788      5113      5559      3395      3483      3385      3380      2866      3041
dram[2]:       2382      2366      1986      1975      2497      2645      8921      9274      5188      4919      3596      3120      3410      3581      3040      2788
dram[3]:       2268      2329      1805      1911      2539      2496      8655      9281      5110      4947      3268      3522      3501      3412      2861      2720
dram[4]:       2400      2300      1946      1964      2486      2434      9165      9638      5174      4514      3471      3601      3553      3685      2920      2828
dram[5]:       2218      2351      1935      1905      2560      2766      9483      9197     13192      5050      3270      3385      3775      3471      3005      3005
dram[6]:       2335      2275      1856      1934      2621      2606      8275      9139      4956      5019      7966      3045      3420      3598      3100      2792
dram[7]:       2386      2447      2061      1984      2802      2746      8446      8457      4889      4897      3360      3321      3408      3360      2914      3031
dram[8]:       2333      2193      1956      1933      2641      2799      8704      8236      5221      4949      3457      3223      3603      3546      2951      3006
dram[9]:       2321      2390      1849      1948      2660      2933      8176      8658      4810      4873      3029      3352      3508      3530      2941      2949
dram[10]:       2409      2385      1955      1993      2862      2968      9530      9751      4638      5091      3127      3235      3369      3301      2999      3060
dram[11]:       2248      2365      1973      1853      2866      2580      8747      8335      4920      4903      3351      3251      3442      3335      3038      2982
maximum mf latency per bank:
dram[0]:       1867      1956      1423      1507      1727      1546      1365      1522      1339      1691      1955      1763      1319      1557      1578      1484
dram[1]:       1430      1818      1300      1667      1335      1398      1435      1267      1343      1319      1857      2135      1275      1386      1293      1459
dram[2]:       1592      1865      1579      1450      1515      1643      1820      1403      1537      1501      2331      2037      1534      1476      1575      1516
dram[3]:       1746      1764      1656      1896      1943      1334      1479      1478      1436      1235      1688      1883      1400      1512      1488      1358
dram[4]:       1604      1592      1478      1618      1767      1326      1454      1342      1285      1317      1408      2081      1370      1278      1809      1260
dram[5]:       1604      1757      1418      1574      1392      1702      1480      1527      1362      1814      1831      2211      1312      1514      1475      1718
dram[6]:       1689      1692      1746      1698      1552      1484      1593      1765      1709      1695      1572      1769      1575      1587      1879      1435
dram[7]:       1863      1667      1505      1465      1530      1574      1641      1435      1596      1450      1543      1909      1470      1401      1461      2328
dram[8]:       1352      1254      1481      1306      1328      1462      1270      1401      1524      1324      1730      1529      1173      1403      1449      1798
dram[9]:       1476      1958      1330      1799      1362      1921      1433      1803      1309      1743      1758      2818      1155      1731      1659      1753
dram[10]:       1805      1632      1384      1792      1548      1652      1594      1688      1461      1682      1951      1910      1395      1447      1421      1772
dram[11]:       1467      1550      1514      1556      1394      1439      1392      1539      1368      1503      2102      1985      1377      1411      1395      1515

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155267 n_act=10516 n_pre=10500 n_ref_event=0 n_req=18509 n_rd=17794 n_rd_L2_A=0 n_write=0 n_wr_bk=2859 bw_util=0.00409
n_activity=731586 dram_eff=0.1129
bk0: 1249a 20137306i bk1: 1216a 20140081i bk2: 1213a 20145073i bk3: 1240a 20142820i bk4: 1076a 20153036i bk5: 1050a 20153572i bk6: 1037a 20152400i bk7: 1030a 20153331i bk8: 1076a 20151238i bk9: 1044a 20153484i bk10: 1199a 20152747i bk11: 1209a 20152524i bk12: 1007a 20158236i bk13: 1014a 20156156i bk14: 1062a 20147571i bk15: 1072a 20146841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432168
Row_Buffer_Locality_read = 0.437226
Row_Buffer_Locality_write = 0.306294
Bank_Level_Parallism = 1.815175
Bank_Level_Parallism_Col = 1.710904
Bank_Level_Parallism_Ready = 1.565869
write_to_read_ratio_blp_rw_average = 0.096546
GrpLevelPara = 1.339309 

BW Util details:
bwutil = 0.004090 
total_CMD = 20196503 
util_bw = 82612 
Wasted_Col = 202675 
Wasted_Row = 158305 
Idle = 19752911 

BW Util Bottlenecks: 
RCDc_limit = 209134 
RCDWRc_limit = 4853 
WTRc_limit = 12098 
RTWc_limit = 12922 
CCDLc_limit = 7632 
rwq = 0 
CCDLc_limit_alone = 6033 
WTRc_limit_alone = 11329 
RTWc_limit_alone = 12092 

Commands details: 
total_CMD = 20196503 
n_nop = 20155267 
Read = 17794 
Write = 0 
L2_Alloc = 0 
L2_WB = 2859 
n_act = 10516 
n_pre = 10500 
n_ref = 0 
n_req = 18509 
total_req = 20653 

Dual Bus Interface Util: 
issued_total_row = 21016 
issued_total_col = 20653 
Row_Bus_Util =  0.001041 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.002042 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010501 
queue_avg = 0.053164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.053164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155359 n_act=10521 n_pre=10505 n_ref_event=0 n_req=18411 n_rd=17705 n_rd_L2_A=0 n_write=0 n_wr_bk=2811 bw_util=0.004063
n_activity=735805 dram_eff=0.1115
bk0: 1227a 20138579i bk1: 1232a 20138827i bk2: 1226a 20146139i bk3: 1261a 20142296i bk4: 1062a 20151879i bk5: 1062a 20151318i bk6: 1024a 20153675i bk7: 1051a 20153142i bk8: 1077a 20152385i bk9: 1006a 20156216i bk10: 1183a 20150550i bk11: 1169a 20153275i bk12: 999a 20157945i bk13: 1015a 20157983i bk14: 1060a 20147931i bk15: 1051a 20149749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428874
Row_Buffer_Locality_read = 0.432590
Row_Buffer_Locality_write = 0.335694
Bank_Level_Parallism = 1.779608
Bank_Level_Parallism_Col = 1.700088
Bank_Level_Parallism_Ready = 1.582659
write_to_read_ratio_blp_rw_average = 0.095302
GrpLevelPara = 1.312737 

BW Util details:
bwutil = 0.004063 
total_CMD = 20196503 
util_bw = 82064 
Wasted_Col = 206141 
Wasted_Row = 160699 
Idle = 19747599 

BW Util Bottlenecks: 
RCDc_limit = 211975 
RCDWRc_limit = 4854 
WTRc_limit = 10998 
RTWc_limit = 13209 
CCDLc_limit = 7485 
rwq = 0 
CCDLc_limit_alone = 6039 
WTRc_limit_alone = 10311 
RTWc_limit_alone = 12450 

Commands details: 
total_CMD = 20196503 
n_nop = 20155359 
Read = 17705 
Write = 0 
L2_Alloc = 0 
L2_WB = 2811 
n_act = 10521 
n_pre = 10505 
n_ref = 0 
n_req = 18411 
total_req = 20516 

Dual Bus Interface Util: 
issued_total_row = 21026 
issued_total_col = 20516 
Row_Bus_Util =  0.001041 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.002037 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009673 
queue_avg = 0.052381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0523808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155701 n_act=10370 n_pre=10354 n_ref_event=0 n_req=18333 n_rd=17609 n_rd_L2_A=0 n_write=0 n_wr_bk=2887 bw_util=0.004059
n_activity=727699 dram_eff=0.1127
bk0: 1216a 20140489i bk1: 1231a 20138787i bk2: 1216a 20145475i bk3: 1211a 20144432i bk4: 1071a 20150946i bk5: 1028a 20153371i bk6: 1022a 20153803i bk7: 1024a 20151372i bk8: 1038a 20154090i bk9: 1023a 20155457i bk10: 1193a 20152699i bk11: 1199a 20150650i bk12: 1006a 20158207i bk13: 1003a 20156228i bk14: 1054a 20148803i bk15: 1074a 20147098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434681
Row_Buffer_Locality_read = 0.439548
Row_Buffer_Locality_write = 0.316298
Bank_Level_Parallism = 1.810719
Bank_Level_Parallism_Col = 1.704893
Bank_Level_Parallism_Ready = 1.528346
write_to_read_ratio_blp_rw_average = 0.101649
GrpLevelPara = 1.334259 

BW Util details:
bwutil = 0.004059 
total_CMD = 20196503 
util_bw = 81984 
Wasted_Col = 201828 
Wasted_Row = 157496 
Idle = 19755195 

BW Util Bottlenecks: 
RCDc_limit = 207066 
RCDWRc_limit = 5024 
WTRc_limit = 12280 
RTWc_limit = 14825 
CCDLc_limit = 8181 
rwq = 0 
CCDLc_limit_alone = 6515 
WTRc_limit_alone = 11565 
RTWc_limit_alone = 13874 

Commands details: 
total_CMD = 20196503 
n_nop = 20155701 
Read = 17609 
Write = 0 
L2_Alloc = 0 
L2_WB = 2887 
n_act = 10370 
n_pre = 10354 
n_ref = 0 
n_req = 18333 
total_req = 20496 

Dual Bus Interface Util: 
issued_total_row = 20724 
issued_total_col = 20496 
Row_Bus_Util =  0.001026 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.002020 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010245 
queue_avg = 0.056144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0561441
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155547 n_act=10417 n_pre=10401 n_ref_event=0 n_req=18429 n_rd=17715 n_rd_L2_A=0 n_write=0 n_wr_bk=2841 bw_util=0.004071
n_activity=734206 dram_eff=0.112
bk0: 1244a 20138781i bk1: 1248a 20135987i bk2: 1250a 20142239i bk3: 1200a 20143034i bk4: 1069a 20151770i bk5: 1042a 20155448i bk6: 1016a 20154514i bk7: 969a 20155124i bk8: 1025a 20155951i bk9: 1040a 20156812i bk10: 1242a 20149976i bk11: 1168a 20155270i bk12: 1014a 20156840i bk13: 1005a 20155676i bk14: 1094a 20147451i bk15: 1089a 20148028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435075
Row_Buffer_Locality_read = 0.439119
Row_Buffer_Locality_write = 0.334734
Bank_Level_Parallism = 1.794442
Bank_Level_Parallism_Col = 1.677573
Bank_Level_Parallism_Ready = 1.493572
write_to_read_ratio_blp_rw_average = 0.099798
GrpLevelPara = 1.326909 

BW Util details:
bwutil = 0.004071 
total_CMD = 20196503 
util_bw = 82224 
Wasted_Col = 203115 
Wasted_Row = 159368 
Idle = 19751796 

BW Util Bottlenecks: 
RCDc_limit = 208653 
RCDWRc_limit = 4751 
WTRc_limit = 10549 
RTWc_limit = 14506 
CCDLc_limit = 7910 
rwq = 0 
CCDLc_limit_alone = 6432 
WTRc_limit_alone = 10004 
RTWc_limit_alone = 13573 

Commands details: 
total_CMD = 20196503 
n_nop = 20155547 
Read = 17715 
Write = 0 
L2_Alloc = 0 
L2_WB = 2841 
n_act = 10417 
n_pre = 10401 
n_ref = 0 
n_req = 18429 
total_req = 20556 

Dual Bus Interface Util: 
issued_total_row = 20818 
issued_total_col = 20556 
Row_Bus_Util =  0.001031 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.002028 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010206 
queue_avg = 0.054452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.054452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155897 n_act=10330 n_pre=10314 n_ref_event=0 n_req=18262 n_rd=17548 n_rd_L2_A=0 n_write=0 n_wr_bk=2851 bw_util=0.00404
n_activity=733369 dram_eff=0.1113
bk0: 1208a 20140528i bk1: 1223a 20140899i bk2: 1207a 20145182i bk3: 1224a 20144608i bk4: 1033a 20152919i bk5: 1067a 20152185i bk6: 987a 20156788i bk7: 959a 20156371i bk8: 1085a 20152215i bk9: 1077a 20154748i bk10: 1201a 20149892i bk11: 1156a 20150395i bk12: 1009a 20154884i bk13: 987a 20157316i bk14: 1055a 20150412i bk15: 1070a 20150121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.434673
Row_Buffer_Locality_read = 0.440050
Row_Buffer_Locality_write = 0.302521
Bank_Level_Parallism = 1.787675
Bank_Level_Parallism_Col = 1.718960
Bank_Level_Parallism_Ready = 1.579088
write_to_read_ratio_blp_rw_average = 0.096086
GrpLevelPara = 1.324766 

BW Util details:
bwutil = 0.004040 
total_CMD = 20196503 
util_bw = 81596 
Wasted_Col = 201768 
Wasted_Row = 159378 
Idle = 19753761 

BW Util Bottlenecks: 
RCDc_limit = 207257 
RCDWRc_limit = 4755 
WTRc_limit = 10677 
RTWc_limit = 13436 
CCDLc_limit = 7674 
rwq = 0 
CCDLc_limit_alone = 6132 
WTRc_limit_alone = 10076 
RTWc_limit_alone = 12495 

Commands details: 
total_CMD = 20196503 
n_nop = 20155897 
Read = 17548 
Write = 0 
L2_Alloc = 0 
L2_WB = 2851 
n_act = 10330 
n_pre = 10314 
n_ref = 0 
n_req = 18262 
total_req = 20399 

Dual Bus Interface Util: 
issued_total_row = 20644 
issued_total_col = 20399 
Row_Bus_Util =  0.001022 
CoL_Bus_Util = 0.001010 
Either_Row_CoL_Bus_Util = 0.002011 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010762 
queue_avg = 0.053853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0538533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155524 n_act=10443 n_pre=10427 n_ref_event=0 n_req=18407 n_rd=17693 n_rd_L2_A=0 n_write=0 n_wr_bk=2854 bw_util=0.004069
n_activity=739758 dram_eff=0.1111
bk0: 1235a 20140419i bk1: 1231a 20141025i bk2: 1225a 20146275i bk3: 1242a 20143908i bk4: 1061a 20151628i bk5: 1023a 20154620i bk6: 1018a 20154727i bk7: 992a 20154136i bk8: 1059a 20153803i bk9: 1067a 20152472i bk10: 1224a 20151555i bk11: 1206a 20150015i bk12: 999a 20157612i bk13: 1014a 20154656i bk14: 1053a 20148332i bk15: 1044a 20150661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.432987
Row_Buffer_Locality_read = 0.438309
Row_Buffer_Locality_write = 0.301120
Bank_Level_Parallism = 1.783097
Bank_Level_Parallism_Col = 1.686426
Bank_Level_Parallism_Ready = 1.508013
write_to_read_ratio_blp_rw_average = 0.096725
GrpLevelPara = 1.316577 

BW Util details:
bwutil = 0.004069 
total_CMD = 20196503 
util_bw = 82188 
Wasted_Col = 203769 
Wasted_Row = 160172 
Idle = 19750374 

BW Util Bottlenecks: 
RCDc_limit = 209417 
RCDWRc_limit = 4927 
WTRc_limit = 11765 
RTWc_limit = 13844 
CCDLc_limit = 7679 
rwq = 0 
CCDLc_limit_alone = 6274 
WTRc_limit_alone = 11048 
RTWc_limit_alone = 13156 

Commands details: 
total_CMD = 20196503 
n_nop = 20155524 
Read = 17693 
Write = 0 
L2_Alloc = 0 
L2_WB = 2854 
n_act = 10443 
n_pre = 10427 
n_ref = 0 
n_req = 18407 
total_req = 20547 

Dual Bus Interface Util: 
issued_total_row = 20870 
issued_total_col = 20547 
Row_Bus_Util =  0.001033 
CoL_Bus_Util = 0.001017 
Either_Row_CoL_Bus_Util = 0.002029 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.010688 
queue_avg = 0.049853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.049853
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155400 n_act=10406 n_pre=10390 n_ref_event=0 n_req=18488 n_rd=17760 n_rd_L2_A=0 n_write=0 n_wr_bk=2905 bw_util=0.004093
n_activity=739327 dram_eff=0.1118
bk0: 1229a 20140721i bk1: 1250a 20137590i bk2: 1257a 20144330i bk3: 1225a 20142410i bk4: 1087a 20152167i bk5: 1047a 20152783i bk6: 1010a 20152996i bk7: 990a 20154488i bk8: 1076a 20152905i bk9: 1063a 20152979i bk10: 1182a 20154310i bk11: 1191a 20151731i bk12: 1027a 20154160i bk13: 975a 20157387i bk14: 1061a 20151187i bk15: 1090a 20149799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437473
Row_Buffer_Locality_read = 0.441779
Row_Buffer_Locality_write = 0.332418
Bank_Level_Parallism = 1.795808
Bank_Level_Parallism_Col = 1.709629
Bank_Level_Parallism_Ready = 1.521183
write_to_read_ratio_blp_rw_average = 0.100163
GrpLevelPara = 1.322764 

BW Util details:
bwutil = 0.004093 
total_CMD = 20196503 
util_bw = 82660 
Wasted_Col = 203072 
Wasted_Row = 159733 
Idle = 19751038 

BW Util Bottlenecks: 
RCDc_limit = 207952 
RCDWRc_limit = 5005 
WTRc_limit = 11218 
RTWc_limit = 13595 
CCDLc_limit = 7653 
rwq = 0 
CCDLc_limit_alone = 6071 
WTRc_limit_alone = 10489 
RTWc_limit_alone = 12742 

Commands details: 
total_CMD = 20196503 
n_nop = 20155400 
Read = 17760 
Write = 0 
L2_Alloc = 0 
L2_WB = 2905 
n_act = 10406 
n_pre = 10390 
n_ref = 0 
n_req = 18488 
total_req = 20665 

Dual Bus Interface Util: 
issued_total_row = 20796 
issued_total_col = 20665 
Row_Bus_Util =  0.001030 
CoL_Bus_Util = 0.001023 
Either_Row_CoL_Bus_Util = 0.002035 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.008710 
queue_avg = 0.052503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0525028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20156188 n_act=10181 n_pre=10165 n_ref_event=0 n_req=18258 n_rd=17540 n_rd_L2_A=0 n_write=0 n_wr_bk=2860 bw_util=0.00404
n_activity=723799 dram_eff=0.1127
bk0: 1213a 20142544i bk1: 1234a 20138983i bk2: 1178a 20147414i bk3: 1208a 20144857i bk4: 1054a 20151732i bk5: 1044a 20155585i bk6: 984a 20153074i bk7: 999a 20154815i bk8: 1045a 20154378i bk9: 1054a 20152941i bk10: 1182a 20151991i bk11: 1210a 20150866i bk12: 1007a 20156246i bk13: 1021a 20154043i bk14: 1066a 20152469i bk15: 1041a 20150913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.442655
Row_Buffer_Locality_read = 0.446750
Row_Buffer_Locality_write = 0.342618
Bank_Level_Parallism = 1.806290
Bank_Level_Parallism_Col = 1.708932
Bank_Level_Parallism_Ready = 1.562861
write_to_read_ratio_blp_rw_average = 0.098627
GrpLevelPara = 1.325812 

BW Util details:
bwutil = 0.004040 
total_CMD = 20196503 
util_bw = 81600 
Wasted_Col = 198696 
Wasted_Row = 156335 
Idle = 19759872 

BW Util Bottlenecks: 
RCDc_limit = 203367 
RCDWRc_limit = 4769 
WTRc_limit = 11793 
RTWc_limit = 12936 
CCDLc_limit = 7818 
rwq = 0 
CCDLc_limit_alone = 6087 
WTRc_limit_alone = 10977 
RTWc_limit_alone = 12021 

Commands details: 
total_CMD = 20196503 
n_nop = 20156188 
Read = 17540 
Write = 0 
L2_Alloc = 0 
L2_WB = 2860 
n_act = 10181 
n_pre = 10165 
n_ref = 0 
n_req = 18258 
total_req = 20400 

Dual Bus Interface Util: 
issued_total_row = 20346 
issued_total_col = 20400 
Row_Bus_Util =  0.001007 
CoL_Bus_Util = 0.001010 
Either_Row_CoL_Bus_Util = 0.001996 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010691 
queue_avg = 0.053848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0538483
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155682 n_act=10365 n_pre=10349 n_ref_event=0 n_req=18359 n_rd=17639 n_rd_L2_A=0 n_write=0 n_wr_bk=2869 bw_util=0.004062
n_activity=727509 dram_eff=0.1128
bk0: 1232a 20138478i bk1: 1250a 20139308i bk2: 1226a 20146530i bk3: 1196a 20147763i bk4: 1042a 20153122i bk5: 1070a 20149124i bk6: 1001a 20155458i bk7: 1021a 20153314i bk8: 1054a 20154879i bk9: 1041a 20155371i bk10: 1199a 20149807i bk11: 1214a 20150553i bk12: 985a 20156087i bk13: 1001a 20156162i bk14: 1048a 20152380i bk15: 1059a 20150972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.435754
Row_Buffer_Locality_read = 0.440444
Row_Buffer_Locality_write = 0.320833
Bank_Level_Parallism = 1.799878
Bank_Level_Parallism_Col = 1.733702
Bank_Level_Parallism_Ready = 1.615592
write_to_read_ratio_blp_rw_average = 0.095733
GrpLevelPara = 1.331316 

BW Util details:
bwutil = 0.004062 
total_CMD = 20196503 
util_bw = 82032 
Wasted_Col = 200646 
Wasted_Row = 157288 
Idle = 19756537 

BW Util Bottlenecks: 
RCDc_limit = 206456 
RCDWRc_limit = 4980 
WTRc_limit = 11716 
RTWc_limit = 11759 
CCDLc_limit = 7166 
rwq = 0 
CCDLc_limit_alone = 5728 
WTRc_limit_alone = 10979 
RTWc_limit_alone = 11058 

Commands details: 
total_CMD = 20196503 
n_nop = 20155682 
Read = 17639 
Write = 0 
L2_Alloc = 0 
L2_WB = 2869 
n_act = 10365 
n_pre = 10349 
n_ref = 0 
n_req = 18359 
total_req = 20508 

Dual Bus Interface Util: 
issued_total_row = 20714 
issued_total_col = 20508 
Row_Bus_Util =  0.001026 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.002021 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009823 
queue_avg = 0.051909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0519094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155568 n_act=10385 n_pre=10369 n_ref_event=0 n_req=18437 n_rd=17722 n_rd_L2_A=0 n_write=0 n_wr_bk=2853 bw_util=0.004075
n_activity=730511 dram_eff=0.1127
bk0: 1222a 20140582i bk1: 1253a 20140110i bk2: 1237a 20146485i bk3: 1223a 20145433i bk4: 1058a 20153125i bk5: 1041a 20153713i bk6: 1030a 20152040i bk7: 1028a 20152245i bk8: 1065a 20155447i bk9: 1068a 20154607i bk10: 1193a 20153304i bk11: 1200a 20152031i bk12: 997a 20158269i bk13: 980a 20157587i bk14: 1054a 20151152i bk15: 1073a 20150102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.437056
Row_Buffer_Locality_read = 0.441203
Row_Buffer_Locality_write = 0.334266
Bank_Level_Parallism = 1.766856
Bank_Level_Parallism_Col = 1.664746
Bank_Level_Parallism_Ready = 1.482682
write_to_read_ratio_blp_rw_average = 0.100326
GrpLevelPara = 1.314970 

BW Util details:
bwutil = 0.004075 
total_CMD = 20196503 
util_bw = 82300 
Wasted_Col = 202862 
Wasted_Row = 158767 
Idle = 19752574 

BW Util Bottlenecks: 
RCDc_limit = 208487 
RCDWRc_limit = 4854 
WTRc_limit = 11630 
RTWc_limit = 13349 
CCDLc_limit = 8205 
rwq = 0 
CCDLc_limit_alone = 6414 
WTRc_limit_alone = 10808 
RTWc_limit_alone = 12380 

Commands details: 
total_CMD = 20196503 
n_nop = 20155568 
Read = 17722 
Write = 0 
L2_Alloc = 0 
L2_WB = 2853 
n_act = 10385 
n_pre = 10369 
n_ref = 0 
n_req = 18437 
total_req = 20575 

Dual Bus Interface Util: 
issued_total_row = 20754 
issued_total_col = 20575 
Row_Bus_Util =  0.001028 
CoL_Bus_Util = 0.001019 
Either_Row_CoL_Bus_Util = 0.002027 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009625 
queue_avg = 0.049521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0495213
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155996 n_act=10273 n_pre=10257 n_ref_event=0 n_req=18233 n_rd=17511 n_rd_L2_A=0 n_write=0 n_wr_bk=2871 bw_util=0.004037
n_activity=727120 dram_eff=0.1121
bk0: 1210a 20140147i bk1: 1242a 20141809i bk2: 1195a 20147551i bk3: 1202a 20144975i bk4: 1022a 20154208i bk5: 1006a 20153182i bk6: 987a 20153637i bk7: 1012a 20153591i bk8: 1045a 20155303i bk9: 1037a 20155028i bk10: 1231a 20149196i bk11: 1206a 20152589i bk12: 1010a 20156236i bk13: 1002a 20158207i bk14: 1072a 20150129i bk15: 1032a 20149257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.436900
Row_Buffer_Locality_read = 0.439838
Row_Buffer_Locality_write = 0.365651
Bank_Level_Parallism = 1.783327
Bank_Level_Parallism_Col = 1.718136
Bank_Level_Parallism_Ready = 1.608161
write_to_read_ratio_blp_rw_average = 0.096550
GrpLevelPara = 1.321748 

BW Util details:
bwutil = 0.004037 
total_CMD = 20196503 
util_bw = 81528 
Wasted_Col = 201347 
Wasted_Row = 157680 
Idle = 19755948 

BW Util Bottlenecks: 
RCDc_limit = 206356 
RCDWRc_limit = 4569 
WTRc_limit = 10873 
RTWc_limit = 13498 
CCDLc_limit = 7264 
rwq = 0 
CCDLc_limit_alone = 5808 
WTRc_limit_alone = 10201 
RTWc_limit_alone = 12714 

Commands details: 
total_CMD = 20196503 
n_nop = 20155996 
Read = 17511 
Write = 0 
L2_Alloc = 0 
L2_WB = 2871 
n_act = 10273 
n_pre = 10257 
n_ref = 0 
n_req = 18233 
total_req = 20382 

Dual Bus Interface Util: 
issued_total_row = 20530 
issued_total_col = 20382 
Row_Bus_Util =  0.001017 
CoL_Bus_Util = 0.001009 
Either_Row_CoL_Bus_Util = 0.002006 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.009998 
queue_avg = 0.052358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0523584
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=20196503 n_nop=20155854 n_act=10307 n_pre=10291 n_ref_event=0 n_req=18340 n_rd=17623 n_rd_L2_A=0 n_write=0 n_wr_bk=2857 bw_util=0.004056
n_activity=725719 dram_eff=0.1129
bk0: 1267a 20139363i bk1: 1247a 20138121i bk2: 1200a 20144491i bk3: 1223a 20141689i bk4: 1032a 20155933i bk5: 1053a 20154946i bk6: 1017a 20153568i bk7: 1017a 20151484i bk8: 1082a 20153950i bk9: 1035a 20153420i bk10: 1170a 20152697i bk11: 1175a 20151664i bk12: 979a 20156973i bk13: 1009a 20154969i bk14: 1048a 20149528i bk15: 1069a 20148604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438332
Row_Buffer_Locality_read = 0.443284
Row_Buffer_Locality_write = 0.316597
Bank_Level_Parallism = 1.815857
Bank_Level_Parallism_Col = 1.749935
Bank_Level_Parallism_Ready = 1.601983
write_to_read_ratio_blp_rw_average = 0.096455
GrpLevelPara = 1.329642 

BW Util details:
bwutil = 0.004056 
total_CMD = 20196503 
util_bw = 81920 
Wasted_Col = 200683 
Wasted_Row = 157738 
Idle = 19756162 

BW Util Bottlenecks: 
RCDc_limit = 205463 
RCDWRc_limit = 4583 
WTRc_limit = 10832 
RTWc_limit = 13604 
CCDLc_limit = 7323 
rwq = 0 
CCDLc_limit_alone = 5766 
WTRc_limit_alone = 10156 
RTWc_limit_alone = 12723 

Commands details: 
total_CMD = 20196503 
n_nop = 20155854 
Read = 17623 
Write = 0 
L2_Alloc = 0 
L2_WB = 2857 
n_act = 10307 
n_pre = 10291 
n_ref = 0 
n_req = 18340 
total_req = 20480 

Dual Bus Interface Util: 
issued_total_row = 20598 
issued_total_col = 20480 
Row_Bus_Util =  0.001020 
CoL_Bus_Util = 0.001014 
Either_Row_CoL_Bus_Util = 0.002013 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.010554 
queue_avg = 0.052434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.052434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130618, Miss = 10519, Miss_rate = 0.081, Pending_hits = 873, Reservation_fails = 284
L2_cache_bank[1]: Access = 125948, Miss = 10475, Miss_rate = 0.083, Pending_hits = 858, Reservation_fails = 545
L2_cache_bank[2]: Access = 129088, Miss = 10459, Miss_rate = 0.081, Pending_hits = 800, Reservation_fails = 267
L2_cache_bank[3]: Access = 131717, Miss = 10447, Miss_rate = 0.079, Pending_hits = 794, Reservation_fails = 460
L2_cache_bank[4]: Access = 131627, Miss = 10421, Miss_rate = 0.079, Pending_hits = 769, Reservation_fails = 849
L2_cache_bank[5]: Access = 128445, Miss = 10399, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 718
L2_cache_bank[6]: Access = 127296, Miss = 10561, Miss_rate = 0.083, Pending_hits = 724, Reservation_fails = 1191
L2_cache_bank[7]: Access = 128494, Miss = 10366, Miss_rate = 0.081, Pending_hits = 825, Reservation_fails = 558
L2_cache_bank[8]: Access = 132874, Miss = 10389, Miss_rate = 0.078, Pending_hits = 811, Reservation_fails = 181
L2_cache_bank[9]: Access = 130779, Miss = 10365, Miss_rate = 0.079, Pending_hits = 853, Reservation_fails = 310
L2_cache_bank[10]: Access = 181529, Miss = 10475, Miss_rate = 0.058, Pending_hits = 883, Reservation_fails = 784
L2_cache_bank[11]: Access = 128909, Miss = 10419, Miss_rate = 0.081, Pending_hits = 815, Reservation_fails = 1029
L2_cache_bank[12]: Access = 156401, Miss = 10530, Miss_rate = 0.067, Pending_hits = 792, Reservation_fails = 524
L2_cache_bank[13]: Access = 129044, Miss = 10431, Miss_rate = 0.081, Pending_hits = 827, Reservation_fails = 543
L2_cache_bank[14]: Access = 128018, Miss = 10330, Miss_rate = 0.081, Pending_hits = 822, Reservation_fails = 555
L2_cache_bank[15]: Access = 127896, Miss = 10410, Miss_rate = 0.081, Pending_hits = 780, Reservation_fails = 531
L2_cache_bank[16]: Access = 131654, Miss = 10397, Miss_rate = 0.079, Pending_hits = 787, Reservation_fails = 379
L2_cache_bank[17]: Access = 127521, Miss = 10458, Miss_rate = 0.082, Pending_hits = 747, Reservation_fails = 923
L2_cache_bank[18]: Access = 126646, Miss = 10467, Miss_rate = 0.083, Pending_hits = 791, Reservation_fails = 218
L2_cache_bank[19]: Access = 126790, Miss = 10473, Miss_rate = 0.083, Pending_hits = 720, Reservation_fails = 777
L2_cache_bank[20]: Access = 129057, Miss = 10381, Miss_rate = 0.080, Pending_hits = 818, Reservation_fails = 1030
L2_cache_bank[21]: Access = 132370, Miss = 10341, Miss_rate = 0.078, Pending_hits = 782, Reservation_fails = 538
L2_cache_bank[22]: Access = 129055, Miss = 10399, Miss_rate = 0.081, Pending_hits = 715, Reservation_fails = 1108
L2_cache_bank[23]: Access = 125635, Miss = 10430, Miss_rate = 0.083, Pending_hits = 771, Reservation_fails = 1117
L2_total_cache_accesses = 3177411
L2_total_cache_misses = 250342
L2_total_cache_miss_rate = 0.0788
L2_total_cache_pending_hits = 19172
L2_total_cache_reservation_fails = 15419
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2722124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 19153
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2953136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224275
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 25
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 15394
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3177411
icnt_total_pkts_simt_to_mem=3177411
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3177411
Req_Network_cycles = 7875532
Req_Network_injected_packets_per_cycle =       0.4035 
Req_Network_conflicts_per_cycle =       0.1319
Req_Network_conflicts_per_cycle_util =       1.2284
Req_Bank_Level_Parallism =       3.7573
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4096
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0468

Reply_Network_injected_packets_num = 3177411
Reply_Network_cycles = 7875532
Reply_Network_injected_packets_per_cycle =        0.4035
Reply_Network_conflicts_per_cycle =        0.2083
Reply_Network_conflicts_per_cycle_util =       1.9313
Reply_Bank_Level_Parallism =       3.7401
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0693
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0134
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 14 min, 34 sec (11674 sec)
gpgpu_simulation_rate = 2445 (inst/sec)
gpgpu_simulation_rate = 674 (cycle/sec)
gpgpu_silicon_slowdown = 2025222x
