Analysis & Synthesis Status : Successful - Thu Jul 11 14:19:27 2024
Quartus Prime Version : 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Revision Name : SDRAM_Test
Top-level Entity Name : SDRAM_Test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 82
Total pins : 87
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
