

================================================================
== Vitis HLS Report for 'linear_100_1_1_false_s'
================================================================
* Date:           Fri May  3 00:23:01 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      171|      171|  0.570 us|  0.570 us|  171|  171|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 172
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_read_100 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 173 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %p_read_100"   --->   Operation 174 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_0_load = load i16 %graph_pred_weights_V_0_0"   --->   Operation 175 'load' 'graph_pred_weights_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %graph_pred_weights_V_0_0_load"   --->   Operation 176 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [3/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i26 %sext_ln1245_1, i26 %sext_ln1245"   --->   Operation 177 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%p_read_99 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 178 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [2/3] (0.99ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i26 %sext_ln1245_1, i26 %sext_ln1245"   --->   Operation 179 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1245_2 = sext i16 %p_read_99"   --->   Operation 180 'sext' 'sext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_1_load = load i16 %graph_pred_weights_V_0_1"   --->   Operation 181 'load' 'graph_pred_weights_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1245_3 = sext i16 %graph_pred_weights_V_0_1_load"   --->   Operation 182 'sext' 'sext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [3/3] (0.99ns) (grouped into DSP with root node ret_V_800)   --->   "%mul_ln1245_800 = mul i26 %sext_ln1245_3, i26 %sext_ln1245_2"   --->   Operation 183 'mul' 'mul_ln1245_800' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_read_98 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 184 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%out_el_V_2 = load i16 %graph_pred_bias_V_0" [example-4/src/linear.cc:36]   --->   Operation 185 'load' 'out_el_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i26 %sext_ln1245_1, i26 %sext_ln1245"   --->   Operation 186 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_800 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %out_el_V_2, i10 0"   --->   Operation 187 'bitconcatenate' 'lhs_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i26 %mul_ln1245, i26 %lhs_800"   --->   Operation 188 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [2/3] (0.99ns) (grouped into DSP with root node ret_V_800)   --->   "%mul_ln1245_800 = mul i26 %sext_ln1245_3, i26 %sext_ln1245_2"   --->   Operation 189 'mul' 'mul_ln1245_800' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1245_4 = sext i16 %p_read_98"   --->   Operation 190 'sext' 'sext_ln1245_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_2_load = load i16 %graph_pred_weights_V_0_2"   --->   Operation 191 'load' 'graph_pred_weights_V_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1245_5 = sext i16 %graph_pred_weights_V_0_2_load"   --->   Operation 192 'sext' 'sext_ln1245_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node ret_V_801)   --->   "%mul_ln1245_801 = mul i26 %sext_ln1245_5, i26 %sext_ln1245_4"   --->   Operation 193 'mul' 'mul_ln1245_801' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%p_read_97 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 194 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V = add i26 %mul_ln1245, i26 %lhs_800"   --->   Operation 195 'add' 'ret_V' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V, i32 10, i32 25"   --->   Operation 196 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_801 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp, i10 0"   --->   Operation 197 'bitconcatenate' 'lhs_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node ret_V_800)   --->   "%mul_ln1245_800 = mul i26 %sext_ln1245_3, i26 %sext_ln1245_2"   --->   Operation 198 'mul' 'mul_ln1245_800' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_800 = add i26 %lhs_801, i26 %mul_ln1245_800"   --->   Operation 199 'add' 'ret_V_800' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [2/3] (0.99ns) (grouped into DSP with root node ret_V_801)   --->   "%mul_ln1245_801 = mul i26 %sext_ln1245_5, i26 %sext_ln1245_4"   --->   Operation 200 'mul' 'mul_ln1245_801' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1245_6 = sext i16 %p_read_97"   --->   Operation 201 'sext' 'sext_ln1245_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_3_load = load i16 %graph_pred_weights_V_0_3"   --->   Operation 202 'load' 'graph_pred_weights_V_0_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1245_7 = sext i16 %graph_pred_weights_V_0_3_load"   --->   Operation 203 'sext' 'sext_ln1245_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [3/3] (0.99ns) (grouped into DSP with root node ret_V_802)   --->   "%mul_ln1245_802 = mul i26 %sext_ln1245_7, i26 %sext_ln1245_6"   --->   Operation 204 'mul' 'mul_ln1245_802' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%p_read_96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 205 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_800 = add i26 %lhs_801, i26 %mul_ln1245_800"   --->   Operation 206 'add' 'ret_V_800' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_800, i32 10, i32 25"   --->   Operation 207 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%lhs_802 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0"   --->   Operation 208 'bitconcatenate' 'lhs_802' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node ret_V_801)   --->   "%mul_ln1245_801 = mul i26 %sext_ln1245_5, i26 %sext_ln1245_4"   --->   Operation 209 'mul' 'mul_ln1245_801' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_801 = add i26 %lhs_802, i26 %mul_ln1245_801"   --->   Operation 210 'add' 'ret_V_801' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [2/3] (0.99ns) (grouped into DSP with root node ret_V_802)   --->   "%mul_ln1245_802 = mul i26 %sext_ln1245_7, i26 %sext_ln1245_6"   --->   Operation 211 'mul' 'mul_ln1245_802' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1245_8 = sext i16 %p_read_96"   --->   Operation 212 'sext' 'sext_ln1245_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_4_load = load i16 %graph_pred_weights_V_0_4"   --->   Operation 213 'load' 'graph_pred_weights_V_0_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1245_9 = sext i16 %graph_pred_weights_V_0_4_load"   --->   Operation 214 'sext' 'sext_ln1245_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node ret_V_803)   --->   "%mul_ln1245_803 = mul i26 %sext_ln1245_9, i26 %sext_ln1245_8"   --->   Operation 215 'mul' 'mul_ln1245_803' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%p_read_95 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 216 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_801 = add i26 %lhs_802, i26 %mul_ln1245_801"   --->   Operation 217 'add' 'ret_V_801' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_838 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_801, i32 10, i32 25"   --->   Operation 218 'partselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_803 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_838, i10 0"   --->   Operation 219 'bitconcatenate' 'lhs_803' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node ret_V_802)   --->   "%mul_ln1245_802 = mul i26 %sext_ln1245_7, i26 %sext_ln1245_6"   --->   Operation 220 'mul' 'mul_ln1245_802' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_802 = add i26 %lhs_803, i26 %mul_ln1245_802"   --->   Operation 221 'add' 'ret_V_802' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node ret_V_803)   --->   "%mul_ln1245_803 = mul i26 %sext_ln1245_9, i26 %sext_ln1245_8"   --->   Operation 222 'mul' 'mul_ln1245_803' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1245_10 = sext i16 %p_read_95"   --->   Operation 223 'sext' 'sext_ln1245_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_5_load = load i16 %graph_pred_weights_V_0_5"   --->   Operation 224 'load' 'graph_pred_weights_V_0_5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1245_11 = sext i16 %graph_pred_weights_V_0_5_load"   --->   Operation 225 'sext' 'sext_ln1245_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [3/3] (0.99ns) (grouped into DSP with root node ret_V_804)   --->   "%mul_ln1245_804 = mul i26 %sext_ln1245_11, i26 %sext_ln1245_10"   --->   Operation 226 'mul' 'mul_ln1245_804' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%p_read_94 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 227 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_802 = add i26 %lhs_803, i26 %mul_ln1245_802"   --->   Operation 228 'add' 'ret_V_802' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_839 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_802, i32 10, i32 25"   --->   Operation 229 'partselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%lhs_804 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_839, i10 0"   --->   Operation 230 'bitconcatenate' 'lhs_804' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/3] (0.00ns) (grouped into DSP with root node ret_V_803)   --->   "%mul_ln1245_803 = mul i26 %sext_ln1245_9, i26 %sext_ln1245_8"   --->   Operation 231 'mul' 'mul_ln1245_803' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_803 = add i26 %lhs_804, i26 %mul_ln1245_803"   --->   Operation 232 'add' 'ret_V_803' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [2/3] (0.99ns) (grouped into DSP with root node ret_V_804)   --->   "%mul_ln1245_804 = mul i26 %sext_ln1245_11, i26 %sext_ln1245_10"   --->   Operation 233 'mul' 'mul_ln1245_804' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1245_12 = sext i16 %p_read_94"   --->   Operation 234 'sext' 'sext_ln1245_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_6_load = load i16 %graph_pred_weights_V_0_6"   --->   Operation 235 'load' 'graph_pred_weights_V_0_6_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1245_13 = sext i16 %graph_pred_weights_V_0_6_load"   --->   Operation 236 'sext' 'sext_ln1245_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node ret_V_805)   --->   "%mul_ln1245_805 = mul i26 %sext_ln1245_13, i26 %sext_ln1245_12"   --->   Operation 237 'mul' 'mul_ln1245_805' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%p_read_93 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 238 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_803 = add i26 %lhs_804, i26 %mul_ln1245_803"   --->   Operation 239 'add' 'ret_V_803' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_840 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_803, i32 10, i32 25"   --->   Operation 240 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%lhs_805 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_840, i10 0"   --->   Operation 241 'bitconcatenate' 'lhs_805' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node ret_V_804)   --->   "%mul_ln1245_804 = mul i26 %sext_ln1245_11, i26 %sext_ln1245_10"   --->   Operation 242 'mul' 'mul_ln1245_804' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 243 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_804 = add i26 %lhs_805, i26 %mul_ln1245_804"   --->   Operation 243 'add' 'ret_V_804' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 244 [2/3] (0.99ns) (grouped into DSP with root node ret_V_805)   --->   "%mul_ln1245_805 = mul i26 %sext_ln1245_13, i26 %sext_ln1245_12"   --->   Operation 244 'mul' 'mul_ln1245_805' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1245_14 = sext i16 %p_read_93"   --->   Operation 245 'sext' 'sext_ln1245_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_7_load = load i16 %graph_pred_weights_V_0_7"   --->   Operation 246 'load' 'graph_pred_weights_V_0_7_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1245_15 = sext i16 %graph_pred_weights_V_0_7_load"   --->   Operation 247 'sext' 'sext_ln1245_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [3/3] (0.99ns) (grouped into DSP with root node ret_V_806)   --->   "%mul_ln1245_806 = mul i26 %sext_ln1245_15, i26 %sext_ln1245_14"   --->   Operation 248 'mul' 'mul_ln1245_806' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%p_read_92 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 249 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_804 = add i26 %lhs_805, i26 %mul_ln1245_804"   --->   Operation 250 'add' 'ret_V_804' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_841 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_804, i32 10, i32 25"   --->   Operation 251 'partselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%lhs_806 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_841, i10 0"   --->   Operation 252 'bitconcatenate' 'lhs_806' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/3] (0.00ns) (grouped into DSP with root node ret_V_805)   --->   "%mul_ln1245_805 = mul i26 %sext_ln1245_13, i26 %sext_ln1245_12"   --->   Operation 253 'mul' 'mul_ln1245_805' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_805 = add i26 %lhs_806, i26 %mul_ln1245_805"   --->   Operation 254 'add' 'ret_V_805' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [2/3] (0.99ns) (grouped into DSP with root node ret_V_806)   --->   "%mul_ln1245_806 = mul i26 %sext_ln1245_15, i26 %sext_ln1245_14"   --->   Operation 255 'mul' 'mul_ln1245_806' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1245_16 = sext i16 %p_read_92"   --->   Operation 256 'sext' 'sext_ln1245_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_8_load = load i16 %graph_pred_weights_V_0_8"   --->   Operation 257 'load' 'graph_pred_weights_V_0_8_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1245_17 = sext i16 %graph_pred_weights_V_0_8_load"   --->   Operation 258 'sext' 'sext_ln1245_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [3/3] (0.99ns) (grouped into DSP with root node ret_V_807)   --->   "%mul_ln1245_807 = mul i26 %sext_ln1245_17, i26 %sext_ln1245_16"   --->   Operation 259 'mul' 'mul_ln1245_807' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%p_read_91 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 260 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_805 = add i26 %lhs_806, i26 %mul_ln1245_805"   --->   Operation 261 'add' 'ret_V_805' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_842 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_805, i32 10, i32 25"   --->   Operation 262 'partselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%lhs_807 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_842, i10 0"   --->   Operation 263 'bitconcatenate' 'lhs_807' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node ret_V_806)   --->   "%mul_ln1245_806 = mul i26 %sext_ln1245_15, i26 %sext_ln1245_14"   --->   Operation 264 'mul' 'mul_ln1245_806' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 265 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_806 = add i26 %lhs_807, i26 %mul_ln1245_806"   --->   Operation 265 'add' 'ret_V_806' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 266 [2/3] (0.99ns) (grouped into DSP with root node ret_V_807)   --->   "%mul_ln1245_807 = mul i26 %sext_ln1245_17, i26 %sext_ln1245_16"   --->   Operation 266 'mul' 'mul_ln1245_807' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1245_18 = sext i16 %p_read_91"   --->   Operation 267 'sext' 'sext_ln1245_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_9_load = load i16 %graph_pred_weights_V_0_9"   --->   Operation 268 'load' 'graph_pred_weights_V_0_9_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1245_19 = sext i16 %graph_pred_weights_V_0_9_load"   --->   Operation 269 'sext' 'sext_ln1245_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [3/3] (0.99ns) (grouped into DSP with root node ret_V_808)   --->   "%mul_ln1245_808 = mul i26 %sext_ln1245_19, i26 %sext_ln1245_18"   --->   Operation 270 'mul' 'mul_ln1245_808' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%p_read_90 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 271 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_806 = add i26 %lhs_807, i26 %mul_ln1245_806"   --->   Operation 272 'add' 'ret_V_806' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_843 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_806, i32 10, i32 25"   --->   Operation 273 'partselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%lhs_808 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_843, i10 0"   --->   Operation 274 'bitconcatenate' 'lhs_808' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node ret_V_807)   --->   "%mul_ln1245_807 = mul i26 %sext_ln1245_17, i26 %sext_ln1245_16"   --->   Operation 275 'mul' 'mul_ln1245_807' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_807 = add i26 %lhs_808, i26 %mul_ln1245_807"   --->   Operation 276 'add' 'ret_V_807' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 277 [2/3] (0.99ns) (grouped into DSP with root node ret_V_808)   --->   "%mul_ln1245_808 = mul i26 %sext_ln1245_19, i26 %sext_ln1245_18"   --->   Operation 277 'mul' 'mul_ln1245_808' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1245_20 = sext i16 %p_read_90"   --->   Operation 278 'sext' 'sext_ln1245_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_10_load = load i16 %graph_pred_weights_V_0_10"   --->   Operation 279 'load' 'graph_pred_weights_V_0_10_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1245_21 = sext i16 %graph_pred_weights_V_0_10_load"   --->   Operation 280 'sext' 'sext_ln1245_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [3/3] (0.99ns) (grouped into DSP with root node ret_V_809)   --->   "%mul_ln1245_809 = mul i26 %sext_ln1245_21, i26 %sext_ln1245_20"   --->   Operation 281 'mul' 'mul_ln1245_809' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%p_read_89 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 282 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_807 = add i26 %lhs_808, i26 %mul_ln1245_807"   --->   Operation 283 'add' 'ret_V_807' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_844 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_807, i32 10, i32 25"   --->   Operation 284 'partselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_809 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_844, i10 0"   --->   Operation 285 'bitconcatenate' 'lhs_809' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node ret_V_808)   --->   "%mul_ln1245_808 = mul i26 %sext_ln1245_19, i26 %sext_ln1245_18"   --->   Operation 286 'mul' 'mul_ln1245_808' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 287 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_808 = add i26 %lhs_809, i26 %mul_ln1245_808"   --->   Operation 287 'add' 'ret_V_808' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 288 [2/3] (0.99ns) (grouped into DSP with root node ret_V_809)   --->   "%mul_ln1245_809 = mul i26 %sext_ln1245_21, i26 %sext_ln1245_20"   --->   Operation 288 'mul' 'mul_ln1245_809' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1245_22 = sext i16 %p_read_89"   --->   Operation 289 'sext' 'sext_ln1245_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_11_load = load i16 %graph_pred_weights_V_0_11"   --->   Operation 290 'load' 'graph_pred_weights_V_0_11_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1245_23 = sext i16 %graph_pred_weights_V_0_11_load"   --->   Operation 291 'sext' 'sext_ln1245_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [3/3] (0.99ns) (grouped into DSP with root node ret_V_810)   --->   "%mul_ln1245_810 = mul i26 %sext_ln1245_23, i26 %sext_ln1245_22"   --->   Operation 292 'mul' 'mul_ln1245_810' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%p_read_88 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 293 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_808 = add i26 %lhs_809, i26 %mul_ln1245_808"   --->   Operation 294 'add' 'ret_V_808' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_845 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_808, i32 10, i32 25"   --->   Operation 295 'partselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%lhs_810 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_845, i10 0"   --->   Operation 296 'bitconcatenate' 'lhs_810' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/3] (0.00ns) (grouped into DSP with root node ret_V_809)   --->   "%mul_ln1245_809 = mul i26 %sext_ln1245_21, i26 %sext_ln1245_20"   --->   Operation 297 'mul' 'mul_ln1245_809' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 298 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_809 = add i26 %lhs_810, i26 %mul_ln1245_809"   --->   Operation 298 'add' 'ret_V_809' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 299 [2/3] (0.99ns) (grouped into DSP with root node ret_V_810)   --->   "%mul_ln1245_810 = mul i26 %sext_ln1245_23, i26 %sext_ln1245_22"   --->   Operation 299 'mul' 'mul_ln1245_810' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1245_24 = sext i16 %p_read_88"   --->   Operation 300 'sext' 'sext_ln1245_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_12_load = load i16 %graph_pred_weights_V_0_12"   --->   Operation 301 'load' 'graph_pred_weights_V_0_12_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1245_25 = sext i16 %graph_pred_weights_V_0_12_load"   --->   Operation 302 'sext' 'sext_ln1245_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [3/3] (0.99ns) (grouped into DSP with root node ret_V_811)   --->   "%mul_ln1245_811 = mul i26 %sext_ln1245_25, i26 %sext_ln1245_24"   --->   Operation 303 'mul' 'mul_ln1245_811' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%p_read_87 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 304 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_809 = add i26 %lhs_810, i26 %mul_ln1245_809"   --->   Operation 305 'add' 'ret_V_809' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_846 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_809, i32 10, i32 25"   --->   Operation 306 'partselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%lhs_811 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_846, i10 0"   --->   Operation 307 'bitconcatenate' 'lhs_811' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node ret_V_810)   --->   "%mul_ln1245_810 = mul i26 %sext_ln1245_23, i26 %sext_ln1245_22"   --->   Operation 308 'mul' 'mul_ln1245_810' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 309 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_810 = add i26 %lhs_811, i26 %mul_ln1245_810"   --->   Operation 309 'add' 'ret_V_810' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 310 [2/3] (0.99ns) (grouped into DSP with root node ret_V_811)   --->   "%mul_ln1245_811 = mul i26 %sext_ln1245_25, i26 %sext_ln1245_24"   --->   Operation 310 'mul' 'mul_ln1245_811' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1245_26 = sext i16 %p_read_87"   --->   Operation 311 'sext' 'sext_ln1245_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_13_load = load i16 %graph_pred_weights_V_0_13"   --->   Operation 312 'load' 'graph_pred_weights_V_0_13_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1245_27 = sext i16 %graph_pred_weights_V_0_13_load"   --->   Operation 313 'sext' 'sext_ln1245_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [3/3] (0.99ns) (grouped into DSP with root node ret_V_812)   --->   "%mul_ln1245_812 = mul i26 %sext_ln1245_27, i26 %sext_ln1245_26"   --->   Operation 314 'mul' 'mul_ln1245_812' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%p_read_86 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 315 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_810 = add i26 %lhs_811, i26 %mul_ln1245_810"   --->   Operation 316 'add' 'ret_V_810' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_847 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_810, i32 10, i32 25"   --->   Operation 317 'partselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%lhs_812 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_847, i10 0"   --->   Operation 318 'bitconcatenate' 'lhs_812' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node ret_V_811)   --->   "%mul_ln1245_811 = mul i26 %sext_ln1245_25, i26 %sext_ln1245_24"   --->   Operation 319 'mul' 'mul_ln1245_811' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 320 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_811 = add i26 %lhs_812, i26 %mul_ln1245_811"   --->   Operation 320 'add' 'ret_V_811' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 321 [2/3] (0.99ns) (grouped into DSP with root node ret_V_812)   --->   "%mul_ln1245_812 = mul i26 %sext_ln1245_27, i26 %sext_ln1245_26"   --->   Operation 321 'mul' 'mul_ln1245_812' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1245_28 = sext i16 %p_read_86"   --->   Operation 322 'sext' 'sext_ln1245_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_14_load = load i16 %graph_pred_weights_V_0_14"   --->   Operation 323 'load' 'graph_pred_weights_V_0_14_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1245_29 = sext i16 %graph_pred_weights_V_0_14_load"   --->   Operation 324 'sext' 'sext_ln1245_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [3/3] (0.99ns) (grouped into DSP with root node ret_V_813)   --->   "%mul_ln1245_813 = mul i26 %sext_ln1245_29, i26 %sext_ln1245_28"   --->   Operation 325 'mul' 'mul_ln1245_813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%p_read_85 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 326 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_811 = add i26 %lhs_812, i26 %mul_ln1245_811"   --->   Operation 327 'add' 'ret_V_811' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_848 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_811, i32 10, i32 25"   --->   Operation 328 'partselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%lhs_813 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_848, i10 0"   --->   Operation 329 'bitconcatenate' 'lhs_813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node ret_V_812)   --->   "%mul_ln1245_812 = mul i26 %sext_ln1245_27, i26 %sext_ln1245_26"   --->   Operation 330 'mul' 'mul_ln1245_812' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 331 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_812 = add i26 %lhs_813, i26 %mul_ln1245_812"   --->   Operation 331 'add' 'ret_V_812' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 332 [2/3] (0.99ns) (grouped into DSP with root node ret_V_813)   --->   "%mul_ln1245_813 = mul i26 %sext_ln1245_29, i26 %sext_ln1245_28"   --->   Operation 332 'mul' 'mul_ln1245_813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1245_30 = sext i16 %p_read_85"   --->   Operation 333 'sext' 'sext_ln1245_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_15_load = load i16 %graph_pred_weights_V_0_15"   --->   Operation 334 'load' 'graph_pred_weights_V_0_15_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1245_31 = sext i16 %graph_pred_weights_V_0_15_load"   --->   Operation 335 'sext' 'sext_ln1245_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [3/3] (0.99ns) (grouped into DSP with root node ret_V_814)   --->   "%mul_ln1245_814 = mul i26 %sext_ln1245_31, i26 %sext_ln1245_30"   --->   Operation 336 'mul' 'mul_ln1245_814' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%p_read_84 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 337 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_812 = add i26 %lhs_813, i26 %mul_ln1245_812"   --->   Operation 338 'add' 'ret_V_812' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_849 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_812, i32 10, i32 25"   --->   Operation 339 'partselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%lhs_814 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_849, i10 0"   --->   Operation 340 'bitconcatenate' 'lhs_814' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node ret_V_813)   --->   "%mul_ln1245_813 = mul i26 %sext_ln1245_29, i26 %sext_ln1245_28"   --->   Operation 341 'mul' 'mul_ln1245_813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 342 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_813 = add i26 %lhs_814, i26 %mul_ln1245_813"   --->   Operation 342 'add' 'ret_V_813' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 343 [2/3] (0.99ns) (grouped into DSP with root node ret_V_814)   --->   "%mul_ln1245_814 = mul i26 %sext_ln1245_31, i26 %sext_ln1245_30"   --->   Operation 343 'mul' 'mul_ln1245_814' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1245_32 = sext i16 %p_read_84"   --->   Operation 344 'sext' 'sext_ln1245_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_16_load = load i16 %graph_pred_weights_V_0_16"   --->   Operation 345 'load' 'graph_pred_weights_V_0_16_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1245_33 = sext i16 %graph_pred_weights_V_0_16_load"   --->   Operation 346 'sext' 'sext_ln1245_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [3/3] (0.99ns) (grouped into DSP with root node ret_V_815)   --->   "%mul_ln1245_815 = mul i26 %sext_ln1245_33, i26 %sext_ln1245_32"   --->   Operation 347 'mul' 'mul_ln1245_815' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%p_read_83 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 348 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 349 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_813 = add i26 %lhs_814, i26 %mul_ln1245_813"   --->   Operation 349 'add' 'ret_V_813' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_850 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_813, i32 10, i32 25"   --->   Operation 350 'partselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns)   --->   "%lhs_815 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_850, i10 0"   --->   Operation 351 'bitconcatenate' 'lhs_815' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/3] (0.00ns) (grouped into DSP with root node ret_V_814)   --->   "%mul_ln1245_814 = mul i26 %sext_ln1245_31, i26 %sext_ln1245_30"   --->   Operation 352 'mul' 'mul_ln1245_814' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 353 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_814 = add i26 %lhs_815, i26 %mul_ln1245_814"   --->   Operation 353 'add' 'ret_V_814' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 354 [2/3] (0.99ns) (grouped into DSP with root node ret_V_815)   --->   "%mul_ln1245_815 = mul i26 %sext_ln1245_33, i26 %sext_ln1245_32"   --->   Operation 354 'mul' 'mul_ln1245_815' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1245_34 = sext i16 %p_read_83"   --->   Operation 355 'sext' 'sext_ln1245_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_17_load = load i16 %graph_pred_weights_V_0_17"   --->   Operation 356 'load' 'graph_pred_weights_V_0_17_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1245_35 = sext i16 %graph_pred_weights_V_0_17_load"   --->   Operation 357 'sext' 'sext_ln1245_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 358 [3/3] (0.99ns) (grouped into DSP with root node ret_V_816)   --->   "%mul_ln1245_816 = mul i26 %sext_ln1245_35, i26 %sext_ln1245_34"   --->   Operation 358 'mul' 'mul_ln1245_816' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%p_read_82 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 359 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_814 = add i26 %lhs_815, i26 %mul_ln1245_814"   --->   Operation 360 'add' 'ret_V_814' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_851 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_814, i32 10, i32 25"   --->   Operation 361 'partselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%lhs_816 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_851, i10 0"   --->   Operation 362 'bitconcatenate' 'lhs_816' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node ret_V_815)   --->   "%mul_ln1245_815 = mul i26 %sext_ln1245_33, i26 %sext_ln1245_32"   --->   Operation 363 'mul' 'mul_ln1245_815' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 364 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_815 = add i26 %lhs_816, i26 %mul_ln1245_815"   --->   Operation 364 'add' 'ret_V_815' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 365 [2/3] (0.99ns) (grouped into DSP with root node ret_V_816)   --->   "%mul_ln1245_816 = mul i26 %sext_ln1245_35, i26 %sext_ln1245_34"   --->   Operation 365 'mul' 'mul_ln1245_816' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1245_36 = sext i16 %p_read_82"   --->   Operation 366 'sext' 'sext_ln1245_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_18_load = load i16 %graph_pred_weights_V_0_18"   --->   Operation 367 'load' 'graph_pred_weights_V_0_18_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1245_37 = sext i16 %graph_pred_weights_V_0_18_load"   --->   Operation 368 'sext' 'sext_ln1245_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [3/3] (0.99ns) (grouped into DSP with root node ret_V_817)   --->   "%mul_ln1245_817 = mul i26 %sext_ln1245_37, i26 %sext_ln1245_36"   --->   Operation 369 'mul' 'mul_ln1245_817' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 370 [1/1] (0.00ns)   --->   "%p_read_81 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 370 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 371 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_815 = add i26 %lhs_816, i26 %mul_ln1245_815"   --->   Operation 371 'add' 'ret_V_815' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_852 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_815, i32 10, i32 25"   --->   Operation 372 'partselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%lhs_817 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_852, i10 0"   --->   Operation 373 'bitconcatenate' 'lhs_817' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node ret_V_816)   --->   "%mul_ln1245_816 = mul i26 %sext_ln1245_35, i26 %sext_ln1245_34"   --->   Operation 374 'mul' 'mul_ln1245_816' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 375 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_816 = add i26 %lhs_817, i26 %mul_ln1245_816"   --->   Operation 375 'add' 'ret_V_816' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 376 [2/3] (0.99ns) (grouped into DSP with root node ret_V_817)   --->   "%mul_ln1245_817 = mul i26 %sext_ln1245_37, i26 %sext_ln1245_36"   --->   Operation 376 'mul' 'mul_ln1245_817' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1245_38 = sext i16 %p_read_81"   --->   Operation 377 'sext' 'sext_ln1245_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_19_load = load i16 %graph_pred_weights_V_0_19"   --->   Operation 378 'load' 'graph_pred_weights_V_0_19_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1245_39 = sext i16 %graph_pred_weights_V_0_19_load"   --->   Operation 379 'sext' 'sext_ln1245_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 380 [3/3] (0.99ns) (grouped into DSP with root node ret_V_818)   --->   "%mul_ln1245_818 = mul i26 %sext_ln1245_39, i26 %sext_ln1245_38"   --->   Operation 380 'mul' 'mul_ln1245_818' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%p_read_80 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 381 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 382 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_816 = add i26 %lhs_817, i26 %mul_ln1245_816"   --->   Operation 382 'add' 'ret_V_816' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_853 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_816, i32 10, i32 25"   --->   Operation 383 'partselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%lhs_818 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_853, i10 0"   --->   Operation 384 'bitconcatenate' 'lhs_818' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/3] (0.00ns) (grouped into DSP with root node ret_V_817)   --->   "%mul_ln1245_817 = mul i26 %sext_ln1245_37, i26 %sext_ln1245_36"   --->   Operation 385 'mul' 'mul_ln1245_817' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 386 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_817 = add i26 %lhs_818, i26 %mul_ln1245_817"   --->   Operation 386 'add' 'ret_V_817' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 387 [2/3] (0.99ns) (grouped into DSP with root node ret_V_818)   --->   "%mul_ln1245_818 = mul i26 %sext_ln1245_39, i26 %sext_ln1245_38"   --->   Operation 387 'mul' 'mul_ln1245_818' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1245_40 = sext i16 %p_read_80"   --->   Operation 388 'sext' 'sext_ln1245_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_20_load = load i16 %graph_pred_weights_V_0_20"   --->   Operation 389 'load' 'graph_pred_weights_V_0_20_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1245_41 = sext i16 %graph_pred_weights_V_0_20_load"   --->   Operation 390 'sext' 'sext_ln1245_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 391 [3/3] (0.99ns) (grouped into DSP with root node ret_V_819)   --->   "%mul_ln1245_819 = mul i26 %sext_ln1245_41, i26 %sext_ln1245_40"   --->   Operation 391 'mul' 'mul_ln1245_819' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.29>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%p_read_79 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 392 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 393 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_817 = add i26 %lhs_818, i26 %mul_ln1245_817"   --->   Operation 393 'add' 'ret_V_817' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_854 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_817, i32 10, i32 25"   --->   Operation 394 'partselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%lhs_819 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_854, i10 0"   --->   Operation 395 'bitconcatenate' 'lhs_819' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node ret_V_818)   --->   "%mul_ln1245_818 = mul i26 %sext_ln1245_39, i26 %sext_ln1245_38"   --->   Operation 396 'mul' 'mul_ln1245_818' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 397 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_818 = add i26 %lhs_819, i26 %mul_ln1245_818"   --->   Operation 397 'add' 'ret_V_818' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 398 [2/3] (0.99ns) (grouped into DSP with root node ret_V_819)   --->   "%mul_ln1245_819 = mul i26 %sext_ln1245_41, i26 %sext_ln1245_40"   --->   Operation 398 'mul' 'mul_ln1245_819' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1245_42 = sext i16 %p_read_79"   --->   Operation 399 'sext' 'sext_ln1245_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_21_load = load i16 %graph_pred_weights_V_0_21"   --->   Operation 400 'load' 'graph_pred_weights_V_0_21_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1245_43 = sext i16 %graph_pred_weights_V_0_21_load"   --->   Operation 401 'sext' 'sext_ln1245_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 402 [3/3] (0.99ns) (grouped into DSP with root node ret_V_820)   --->   "%mul_ln1245_820 = mul i26 %sext_ln1245_43, i26 %sext_ln1245_42"   --->   Operation 402 'mul' 'mul_ln1245_820' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%p_read_78 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 403 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_818 = add i26 %lhs_819, i26 %mul_ln1245_818"   --->   Operation 404 'add' 'ret_V_818' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_855 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_818, i32 10, i32 25"   --->   Operation 405 'partselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%lhs_820 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_855, i10 0"   --->   Operation 406 'bitconcatenate' 'lhs_820' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node ret_V_819)   --->   "%mul_ln1245_819 = mul i26 %sext_ln1245_41, i26 %sext_ln1245_40"   --->   Operation 407 'mul' 'mul_ln1245_819' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 408 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_819 = add i26 %lhs_820, i26 %mul_ln1245_819"   --->   Operation 408 'add' 'ret_V_819' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 409 [2/3] (0.99ns) (grouped into DSP with root node ret_V_820)   --->   "%mul_ln1245_820 = mul i26 %sext_ln1245_43, i26 %sext_ln1245_42"   --->   Operation 409 'mul' 'mul_ln1245_820' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1245_44 = sext i16 %p_read_78"   --->   Operation 410 'sext' 'sext_ln1245_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_22_load = load i16 %graph_pred_weights_V_0_22"   --->   Operation 411 'load' 'graph_pred_weights_V_0_22_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1245_45 = sext i16 %graph_pred_weights_V_0_22_load"   --->   Operation 412 'sext' 'sext_ln1245_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 413 [3/3] (0.99ns) (grouped into DSP with root node ret_V_821)   --->   "%mul_ln1245_821 = mul i26 %sext_ln1245_45, i26 %sext_ln1245_44"   --->   Operation 413 'mul' 'mul_ln1245_821' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 414 [1/1] (0.00ns)   --->   "%p_read_77 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 414 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 415 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_819 = add i26 %lhs_820, i26 %mul_ln1245_819"   --->   Operation 415 'add' 'ret_V_819' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_856 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_819, i32 10, i32 25"   --->   Operation 416 'partselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%lhs_821 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_856, i10 0"   --->   Operation 417 'bitconcatenate' 'lhs_821' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/3] (0.00ns) (grouped into DSP with root node ret_V_820)   --->   "%mul_ln1245_820 = mul i26 %sext_ln1245_43, i26 %sext_ln1245_42"   --->   Operation 418 'mul' 'mul_ln1245_820' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 419 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_820 = add i26 %lhs_821, i26 %mul_ln1245_820"   --->   Operation 419 'add' 'ret_V_820' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 420 [2/3] (0.99ns) (grouped into DSP with root node ret_V_821)   --->   "%mul_ln1245_821 = mul i26 %sext_ln1245_45, i26 %sext_ln1245_44"   --->   Operation 420 'mul' 'mul_ln1245_821' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1245_46 = sext i16 %p_read_77"   --->   Operation 421 'sext' 'sext_ln1245_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_23_load = load i16 %graph_pred_weights_V_0_23"   --->   Operation 422 'load' 'graph_pred_weights_V_0_23_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1245_47 = sext i16 %graph_pred_weights_V_0_23_load"   --->   Operation 423 'sext' 'sext_ln1245_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [3/3] (0.99ns) (grouped into DSP with root node ret_V_822)   --->   "%mul_ln1245_822 = mul i26 %sext_ln1245_47, i26 %sext_ln1245_46"   --->   Operation 424 'mul' 'mul_ln1245_822' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%p_read_76 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 425 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 426 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_820 = add i26 %lhs_821, i26 %mul_ln1245_820"   --->   Operation 426 'add' 'ret_V_820' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_857 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_820, i32 10, i32 25"   --->   Operation 427 'partselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (0.00ns)   --->   "%lhs_822 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_857, i10 0"   --->   Operation 428 'bitconcatenate' 'lhs_822' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 429 [1/3] (0.00ns) (grouped into DSP with root node ret_V_821)   --->   "%mul_ln1245_821 = mul i26 %sext_ln1245_45, i26 %sext_ln1245_44"   --->   Operation 429 'mul' 'mul_ln1245_821' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 430 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_821 = add i26 %lhs_822, i26 %mul_ln1245_821"   --->   Operation 430 'add' 'ret_V_821' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 431 [2/3] (0.99ns) (grouped into DSP with root node ret_V_822)   --->   "%mul_ln1245_822 = mul i26 %sext_ln1245_47, i26 %sext_ln1245_46"   --->   Operation 431 'mul' 'mul_ln1245_822' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1245_48 = sext i16 %p_read_76"   --->   Operation 432 'sext' 'sext_ln1245_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_24_load = load i16 %graph_pred_weights_V_0_24"   --->   Operation 433 'load' 'graph_pred_weights_V_0_24_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1245_49 = sext i16 %graph_pred_weights_V_0_24_load"   --->   Operation 434 'sext' 'sext_ln1245_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 435 [3/3] (0.99ns) (grouped into DSP with root node ret_V_823)   --->   "%mul_ln1245_823 = mul i26 %sext_ln1245_49, i26 %sext_ln1245_48"   --->   Operation 435 'mul' 'mul_ln1245_823' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%p_read_75 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 436 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 437 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_821 = add i26 %lhs_822, i26 %mul_ln1245_821"   --->   Operation 437 'add' 'ret_V_821' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_858 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_821, i32 10, i32 25"   --->   Operation 438 'partselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 439 [1/1] (0.00ns)   --->   "%lhs_823 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_858, i10 0"   --->   Operation 439 'bitconcatenate' 'lhs_823' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 440 [1/3] (0.00ns) (grouped into DSP with root node ret_V_822)   --->   "%mul_ln1245_822 = mul i26 %sext_ln1245_47, i26 %sext_ln1245_46"   --->   Operation 440 'mul' 'mul_ln1245_822' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 441 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_822 = add i26 %lhs_823, i26 %mul_ln1245_822"   --->   Operation 441 'add' 'ret_V_822' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 442 [2/3] (0.99ns) (grouped into DSP with root node ret_V_823)   --->   "%mul_ln1245_823 = mul i26 %sext_ln1245_49, i26 %sext_ln1245_48"   --->   Operation 442 'mul' 'mul_ln1245_823' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1245_50 = sext i16 %p_read_75"   --->   Operation 443 'sext' 'sext_ln1245_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 444 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_25_load = load i16 %graph_pred_weights_V_0_25"   --->   Operation 444 'load' 'graph_pred_weights_V_0_25_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln1245_51 = sext i16 %graph_pred_weights_V_0_25_load"   --->   Operation 445 'sext' 'sext_ln1245_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [3/3] (0.99ns) (grouped into DSP with root node ret_V_824)   --->   "%mul_ln1245_824 = mul i26 %sext_ln1245_51, i26 %sext_ln1245_50"   --->   Operation 446 'mul' 'mul_ln1245_824' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 447 [1/1] (0.00ns)   --->   "%p_read_74 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 447 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 448 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_822 = add i26 %lhs_823, i26 %mul_ln1245_822"   --->   Operation 448 'add' 'ret_V_822' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_859 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_822, i32 10, i32 25"   --->   Operation 449 'partselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 450 [1/1] (0.00ns)   --->   "%lhs_824 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_859, i10 0"   --->   Operation 450 'bitconcatenate' 'lhs_824' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 451 [1/3] (0.00ns) (grouped into DSP with root node ret_V_823)   --->   "%mul_ln1245_823 = mul i26 %sext_ln1245_49, i26 %sext_ln1245_48"   --->   Operation 451 'mul' 'mul_ln1245_823' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 452 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_823 = add i26 %lhs_824, i26 %mul_ln1245_823"   --->   Operation 452 'add' 'ret_V_823' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 453 [2/3] (0.99ns) (grouped into DSP with root node ret_V_824)   --->   "%mul_ln1245_824 = mul i26 %sext_ln1245_51, i26 %sext_ln1245_50"   --->   Operation 453 'mul' 'mul_ln1245_824' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1245_52 = sext i16 %p_read_74"   --->   Operation 454 'sext' 'sext_ln1245_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_26_load = load i16 %graph_pred_weights_V_0_26"   --->   Operation 455 'load' 'graph_pred_weights_V_0_26_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1245_53 = sext i16 %graph_pred_weights_V_0_26_load"   --->   Operation 456 'sext' 'sext_ln1245_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 457 [3/3] (0.99ns) (grouped into DSP with root node ret_V_825)   --->   "%mul_ln1245_825 = mul i26 %sext_ln1245_53, i26 %sext_ln1245_52"   --->   Operation 457 'mul' 'mul_ln1245_825' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%p_read_73 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 458 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 459 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_823 = add i26 %lhs_824, i26 %mul_ln1245_823"   --->   Operation 459 'add' 'ret_V_823' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_860 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_823, i32 10, i32 25"   --->   Operation 460 'partselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%lhs_825 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_860, i10 0"   --->   Operation 461 'bitconcatenate' 'lhs_825' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/3] (0.00ns) (grouped into DSP with root node ret_V_824)   --->   "%mul_ln1245_824 = mul i26 %sext_ln1245_51, i26 %sext_ln1245_50"   --->   Operation 462 'mul' 'mul_ln1245_824' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 463 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_824 = add i26 %lhs_825, i26 %mul_ln1245_824"   --->   Operation 463 'add' 'ret_V_824' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 464 [2/3] (0.99ns) (grouped into DSP with root node ret_V_825)   --->   "%mul_ln1245_825 = mul i26 %sext_ln1245_53, i26 %sext_ln1245_52"   --->   Operation 464 'mul' 'mul_ln1245_825' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1245_54 = sext i16 %p_read_73"   --->   Operation 465 'sext' 'sext_ln1245_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_27_load = load i16 %graph_pred_weights_V_0_27"   --->   Operation 466 'load' 'graph_pred_weights_V_0_27_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1245_55 = sext i16 %graph_pred_weights_V_0_27_load"   --->   Operation 467 'sext' 'sext_ln1245_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 468 [3/3] (0.99ns) (grouped into DSP with root node ret_V_826)   --->   "%mul_ln1245_826 = mul i26 %sext_ln1245_55, i26 %sext_ln1245_54"   --->   Operation 468 'mul' 'mul_ln1245_826' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%p_read_72 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28"   --->   Operation 469 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 470 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_824 = add i26 %lhs_825, i26 %mul_ln1245_824"   --->   Operation 470 'add' 'ret_V_824' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_861 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_824, i32 10, i32 25"   --->   Operation 471 'partselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 472 [1/1] (0.00ns)   --->   "%lhs_826 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_861, i10 0"   --->   Operation 472 'bitconcatenate' 'lhs_826' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 473 [1/3] (0.00ns) (grouped into DSP with root node ret_V_825)   --->   "%mul_ln1245_825 = mul i26 %sext_ln1245_53, i26 %sext_ln1245_52"   --->   Operation 473 'mul' 'mul_ln1245_825' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 474 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_825 = add i26 %lhs_826, i26 %mul_ln1245_825"   --->   Operation 474 'add' 'ret_V_825' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 475 [2/3] (0.99ns) (grouped into DSP with root node ret_V_826)   --->   "%mul_ln1245_826 = mul i26 %sext_ln1245_55, i26 %sext_ln1245_54"   --->   Operation 475 'mul' 'mul_ln1245_826' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1245_56 = sext i16 %p_read_72"   --->   Operation 476 'sext' 'sext_ln1245_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_28_load = load i16 %graph_pred_weights_V_0_28"   --->   Operation 477 'load' 'graph_pred_weights_V_0_28_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1245_57 = sext i16 %graph_pred_weights_V_0_28_load"   --->   Operation 478 'sext' 'sext_ln1245_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 479 [3/3] (0.99ns) (grouped into DSP with root node ret_V_827)   --->   "%mul_ln1245_827 = mul i26 %sext_ln1245_57, i26 %sext_ln1245_56"   --->   Operation 479 'mul' 'mul_ln1245_827' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%p_read_71 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29"   --->   Operation 480 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 481 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_825 = add i26 %lhs_826, i26 %mul_ln1245_825"   --->   Operation 481 'add' 'ret_V_825' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_862 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_825, i32 10, i32 25"   --->   Operation 482 'partselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%lhs_827 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_862, i10 0"   --->   Operation 483 'bitconcatenate' 'lhs_827' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 484 [1/3] (0.00ns) (grouped into DSP with root node ret_V_826)   --->   "%mul_ln1245_826 = mul i26 %sext_ln1245_55, i26 %sext_ln1245_54"   --->   Operation 484 'mul' 'mul_ln1245_826' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 485 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_826 = add i26 %lhs_827, i26 %mul_ln1245_826"   --->   Operation 485 'add' 'ret_V_826' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 486 [2/3] (0.99ns) (grouped into DSP with root node ret_V_827)   --->   "%mul_ln1245_827 = mul i26 %sext_ln1245_57, i26 %sext_ln1245_56"   --->   Operation 486 'mul' 'mul_ln1245_827' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1245_58 = sext i16 %p_read_71"   --->   Operation 487 'sext' 'sext_ln1245_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_29_load = load i16 %graph_pred_weights_V_0_29"   --->   Operation 488 'load' 'graph_pred_weights_V_0_29_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1245_59 = sext i16 %graph_pred_weights_V_0_29_load"   --->   Operation 489 'sext' 'sext_ln1245_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 490 [3/3] (0.99ns) (grouped into DSP with root node ret_V_828)   --->   "%mul_ln1245_828 = mul i26 %sext_ln1245_59, i26 %sext_ln1245_58"   --->   Operation 490 'mul' 'mul_ln1245_828' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 491 [1/1] (0.00ns)   --->   "%p_read_70 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 491 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 492 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_826 = add i26 %lhs_827, i26 %mul_ln1245_826"   --->   Operation 492 'add' 'ret_V_826' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_863 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_826, i32 10, i32 25"   --->   Operation 493 'partselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 494 [1/1] (0.00ns)   --->   "%lhs_828 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_863, i10 0"   --->   Operation 494 'bitconcatenate' 'lhs_828' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 495 [1/3] (0.00ns) (grouped into DSP with root node ret_V_827)   --->   "%mul_ln1245_827 = mul i26 %sext_ln1245_57, i26 %sext_ln1245_56"   --->   Operation 495 'mul' 'mul_ln1245_827' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 496 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_827 = add i26 %lhs_828, i26 %mul_ln1245_827"   --->   Operation 496 'add' 'ret_V_827' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 497 [2/3] (0.99ns) (grouped into DSP with root node ret_V_828)   --->   "%mul_ln1245_828 = mul i26 %sext_ln1245_59, i26 %sext_ln1245_58"   --->   Operation 497 'mul' 'mul_ln1245_828' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1245_60 = sext i16 %p_read_70"   --->   Operation 498 'sext' 'sext_ln1245_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 499 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_30_load = load i16 %graph_pred_weights_V_0_30"   --->   Operation 499 'load' 'graph_pred_weights_V_0_30_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1245_61 = sext i16 %graph_pred_weights_V_0_30_load"   --->   Operation 500 'sext' 'sext_ln1245_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 501 [3/3] (0.99ns) (grouped into DSP with root node ret_V_829)   --->   "%mul_ln1245_829 = mul i26 %sext_ln1245_61, i26 %sext_ln1245_60"   --->   Operation 501 'mul' 'mul_ln1245_829' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 502 [1/1] (0.00ns)   --->   "%p_read_69 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 502 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 503 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_827 = add i26 %lhs_828, i26 %mul_ln1245_827"   --->   Operation 503 'add' 'ret_V_827' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_864 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_827, i32 10, i32 25"   --->   Operation 504 'partselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 505 [1/1] (0.00ns)   --->   "%lhs_829 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_864, i10 0"   --->   Operation 505 'bitconcatenate' 'lhs_829' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 506 [1/3] (0.00ns) (grouped into DSP with root node ret_V_828)   --->   "%mul_ln1245_828 = mul i26 %sext_ln1245_59, i26 %sext_ln1245_58"   --->   Operation 506 'mul' 'mul_ln1245_828' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 507 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_828 = add i26 %lhs_829, i26 %mul_ln1245_828"   --->   Operation 507 'add' 'ret_V_828' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 508 [2/3] (0.99ns) (grouped into DSP with root node ret_V_829)   --->   "%mul_ln1245_829 = mul i26 %sext_ln1245_61, i26 %sext_ln1245_60"   --->   Operation 508 'mul' 'mul_ln1245_829' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1245_62 = sext i16 %p_read_69"   --->   Operation 509 'sext' 'sext_ln1245_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 510 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_31_load = load i16 %graph_pred_weights_V_0_31"   --->   Operation 510 'load' 'graph_pred_weights_V_0_31_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1245_63 = sext i16 %graph_pred_weights_V_0_31_load"   --->   Operation 511 'sext' 'sext_ln1245_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 512 [3/3] (0.99ns) (grouped into DSP with root node ret_V_830)   --->   "%mul_ln1245_830 = mul i26 %sext_ln1245_63, i26 %sext_ln1245_62"   --->   Operation 512 'mul' 'mul_ln1245_830' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%p_read_68 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 513 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 514 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_828 = add i26 %lhs_829, i26 %mul_ln1245_828"   --->   Operation 514 'add' 'ret_V_828' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_865 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_828, i32 10, i32 25"   --->   Operation 515 'partselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 516 [1/1] (0.00ns)   --->   "%lhs_830 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_865, i10 0"   --->   Operation 516 'bitconcatenate' 'lhs_830' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node ret_V_829)   --->   "%mul_ln1245_829 = mul i26 %sext_ln1245_61, i26 %sext_ln1245_60"   --->   Operation 517 'mul' 'mul_ln1245_829' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 518 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_829 = add i26 %lhs_830, i26 %mul_ln1245_829"   --->   Operation 518 'add' 'ret_V_829' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 519 [2/3] (0.99ns) (grouped into DSP with root node ret_V_830)   --->   "%mul_ln1245_830 = mul i26 %sext_ln1245_63, i26 %sext_ln1245_62"   --->   Operation 519 'mul' 'mul_ln1245_830' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1245_64 = sext i16 %p_read_68"   --->   Operation 520 'sext' 'sext_ln1245_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 521 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_32_load = load i16 %graph_pred_weights_V_0_32"   --->   Operation 521 'load' 'graph_pred_weights_V_0_32_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1245_65 = sext i16 %graph_pred_weights_V_0_32_load"   --->   Operation 522 'sext' 'sext_ln1245_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 523 [3/3] (0.99ns) (grouped into DSP with root node ret_V_831)   --->   "%mul_ln1245_831 = mul i26 %sext_ln1245_65, i26 %sext_ln1245_64"   --->   Operation 523 'mul' 'mul_ln1245_831' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 524 [1/1] (0.00ns)   --->   "%p_read_67 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33"   --->   Operation 524 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 525 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_829 = add i26 %lhs_830, i26 %mul_ln1245_829"   --->   Operation 525 'add' 'ret_V_829' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_866 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_829, i32 10, i32 25"   --->   Operation 526 'partselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 527 [1/1] (0.00ns)   --->   "%lhs_831 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_866, i10 0"   --->   Operation 527 'bitconcatenate' 'lhs_831' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 528 [1/3] (0.00ns) (grouped into DSP with root node ret_V_830)   --->   "%mul_ln1245_830 = mul i26 %sext_ln1245_63, i26 %sext_ln1245_62"   --->   Operation 528 'mul' 'mul_ln1245_830' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 529 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_830 = add i26 %lhs_831, i26 %mul_ln1245_830"   --->   Operation 529 'add' 'ret_V_830' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 530 [2/3] (0.99ns) (grouped into DSP with root node ret_V_831)   --->   "%mul_ln1245_831 = mul i26 %sext_ln1245_65, i26 %sext_ln1245_64"   --->   Operation 530 'mul' 'mul_ln1245_831' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1245_66 = sext i16 %p_read_67"   --->   Operation 531 'sext' 'sext_ln1245_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 532 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_33_load = load i16 %graph_pred_weights_V_0_33"   --->   Operation 532 'load' 'graph_pred_weights_V_0_33_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1245_67 = sext i16 %graph_pred_weights_V_0_33_load"   --->   Operation 533 'sext' 'sext_ln1245_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 534 [3/3] (0.99ns) (grouped into DSP with root node ret_V_832)   --->   "%mul_ln1245_832 = mul i26 %sext_ln1245_67, i26 %sext_ln1245_66"   --->   Operation 534 'mul' 'mul_ln1245_832' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 535 [1/1] (0.00ns)   --->   "%p_read_66 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34"   --->   Operation 535 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 536 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_830 = add i26 %lhs_831, i26 %mul_ln1245_830"   --->   Operation 536 'add' 'ret_V_830' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_867 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_830, i32 10, i32 25"   --->   Operation 537 'partselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "%lhs_832 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_867, i10 0"   --->   Operation 538 'bitconcatenate' 'lhs_832' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 539 [1/3] (0.00ns) (grouped into DSP with root node ret_V_831)   --->   "%mul_ln1245_831 = mul i26 %sext_ln1245_65, i26 %sext_ln1245_64"   --->   Operation 539 'mul' 'mul_ln1245_831' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 540 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_831 = add i26 %lhs_832, i26 %mul_ln1245_831"   --->   Operation 540 'add' 'ret_V_831' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 541 [2/3] (0.99ns) (grouped into DSP with root node ret_V_832)   --->   "%mul_ln1245_832 = mul i26 %sext_ln1245_67, i26 %sext_ln1245_66"   --->   Operation 541 'mul' 'mul_ln1245_832' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1245_68 = sext i16 %p_read_66"   --->   Operation 542 'sext' 'sext_ln1245_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 543 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_34_load = load i16 %graph_pred_weights_V_0_34"   --->   Operation 543 'load' 'graph_pred_weights_V_0_34_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1245_69 = sext i16 %graph_pred_weights_V_0_34_load"   --->   Operation 544 'sext' 'sext_ln1245_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 545 [3/3] (0.99ns) (grouped into DSP with root node ret_V_833)   --->   "%mul_ln1245_833 = mul i26 %sext_ln1245_69, i26 %sext_ln1245_68"   --->   Operation 545 'mul' 'mul_ln1245_833' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%p_read_65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35"   --->   Operation 546 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 547 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_831 = add i26 %lhs_832, i26 %mul_ln1245_831"   --->   Operation 547 'add' 'ret_V_831' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_868 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_831, i32 10, i32 25"   --->   Operation 548 'partselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 549 [1/1] (0.00ns)   --->   "%lhs_833 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_868, i10 0"   --->   Operation 549 'bitconcatenate' 'lhs_833' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 550 [1/3] (0.00ns) (grouped into DSP with root node ret_V_832)   --->   "%mul_ln1245_832 = mul i26 %sext_ln1245_67, i26 %sext_ln1245_66"   --->   Operation 550 'mul' 'mul_ln1245_832' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 551 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_832 = add i26 %lhs_833, i26 %mul_ln1245_832"   --->   Operation 551 'add' 'ret_V_832' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 552 [2/3] (0.99ns) (grouped into DSP with root node ret_V_833)   --->   "%mul_ln1245_833 = mul i26 %sext_ln1245_69, i26 %sext_ln1245_68"   --->   Operation 552 'mul' 'mul_ln1245_833' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1245_70 = sext i16 %p_read_65"   --->   Operation 553 'sext' 'sext_ln1245_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_35_load = load i16 %graph_pred_weights_V_0_35"   --->   Operation 554 'load' 'graph_pred_weights_V_0_35_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1245_71 = sext i16 %graph_pred_weights_V_0_35_load"   --->   Operation 555 'sext' 'sext_ln1245_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 556 [3/3] (0.99ns) (grouped into DSP with root node ret_V_834)   --->   "%mul_ln1245_834 = mul i26 %sext_ln1245_71, i26 %sext_ln1245_70"   --->   Operation 556 'mul' 'mul_ln1245_834' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 557 [1/1] (0.00ns)   --->   "%p_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 557 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 558 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_832 = add i26 %lhs_833, i26 %mul_ln1245_832"   --->   Operation 558 'add' 'ret_V_832' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_832, i32 10, i32 25"   --->   Operation 559 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 560 [1/1] (0.00ns)   --->   "%lhs_834 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_869, i10 0"   --->   Operation 560 'bitconcatenate' 'lhs_834' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 561 [1/3] (0.00ns) (grouped into DSP with root node ret_V_833)   --->   "%mul_ln1245_833 = mul i26 %sext_ln1245_69, i26 %sext_ln1245_68"   --->   Operation 561 'mul' 'mul_ln1245_833' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 562 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_833 = add i26 %lhs_834, i26 %mul_ln1245_833"   --->   Operation 562 'add' 'ret_V_833' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 563 [2/3] (0.99ns) (grouped into DSP with root node ret_V_834)   --->   "%mul_ln1245_834 = mul i26 %sext_ln1245_71, i26 %sext_ln1245_70"   --->   Operation 563 'mul' 'mul_ln1245_834' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1245_72 = sext i16 %p_read_64"   --->   Operation 564 'sext' 'sext_ln1245_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_36_load = load i16 %graph_pred_weights_V_0_36"   --->   Operation 565 'load' 'graph_pred_weights_V_0_36_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1245_73 = sext i16 %graph_pred_weights_V_0_36_load"   --->   Operation 566 'sext' 'sext_ln1245_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 567 [3/3] (0.99ns) (grouped into DSP with root node ret_V_835)   --->   "%mul_ln1245_835 = mul i26 %sext_ln1245_73, i26 %sext_ln1245_72"   --->   Operation 567 'mul' 'mul_ln1245_835' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "%p_read_63 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37"   --->   Operation 568 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 569 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_833 = add i26 %lhs_834, i26 %mul_ln1245_833"   --->   Operation 569 'add' 'ret_V_833' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_870 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_833, i32 10, i32 25"   --->   Operation 570 'partselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 571 [1/1] (0.00ns)   --->   "%lhs_835 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_870, i10 0"   --->   Operation 571 'bitconcatenate' 'lhs_835' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 572 [1/3] (0.00ns) (grouped into DSP with root node ret_V_834)   --->   "%mul_ln1245_834 = mul i26 %sext_ln1245_71, i26 %sext_ln1245_70"   --->   Operation 572 'mul' 'mul_ln1245_834' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 573 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_834 = add i26 %lhs_835, i26 %mul_ln1245_834"   --->   Operation 573 'add' 'ret_V_834' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 574 [2/3] (0.99ns) (grouped into DSP with root node ret_V_835)   --->   "%mul_ln1245_835 = mul i26 %sext_ln1245_73, i26 %sext_ln1245_72"   --->   Operation 574 'mul' 'mul_ln1245_835' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1245_74 = sext i16 %p_read_63"   --->   Operation 575 'sext' 'sext_ln1245_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 576 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_37_load = load i16 %graph_pred_weights_V_0_37"   --->   Operation 576 'load' 'graph_pred_weights_V_0_37_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1245_75 = sext i16 %graph_pred_weights_V_0_37_load"   --->   Operation 577 'sext' 'sext_ln1245_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 578 [3/3] (0.99ns) (grouped into DSP with root node ret_V_836)   --->   "%mul_ln1245_836 = mul i26 %sext_ln1245_75, i26 %sext_ln1245_74"   --->   Operation 578 'mul' 'mul_ln1245_836' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 579 [1/1] (0.00ns)   --->   "%p_read_62 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38"   --->   Operation 579 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 580 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_834 = add i26 %lhs_835, i26 %mul_ln1245_834"   --->   Operation 580 'add' 'ret_V_834' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_871 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_834, i32 10, i32 25"   --->   Operation 581 'partselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 582 [1/1] (0.00ns)   --->   "%lhs_836 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_871, i10 0"   --->   Operation 582 'bitconcatenate' 'lhs_836' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node ret_V_835)   --->   "%mul_ln1245_835 = mul i26 %sext_ln1245_73, i26 %sext_ln1245_72"   --->   Operation 583 'mul' 'mul_ln1245_835' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 584 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_835 = add i26 %lhs_836, i26 %mul_ln1245_835"   --->   Operation 584 'add' 'ret_V_835' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 585 [2/3] (0.99ns) (grouped into DSP with root node ret_V_836)   --->   "%mul_ln1245_836 = mul i26 %sext_ln1245_75, i26 %sext_ln1245_74"   --->   Operation 585 'mul' 'mul_ln1245_836' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1245_76 = sext i16 %p_read_62"   --->   Operation 586 'sext' 'sext_ln1245_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 587 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_38_load = load i16 %graph_pred_weights_V_0_38"   --->   Operation 587 'load' 'graph_pred_weights_V_0_38_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1245_77 = sext i16 %graph_pred_weights_V_0_38_load"   --->   Operation 588 'sext' 'sext_ln1245_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 589 [3/3] (0.99ns) (grouped into DSP with root node ret_V_837)   --->   "%mul_ln1245_837 = mul i26 %sext_ln1245_77, i26 %sext_ln1245_76"   --->   Operation 589 'mul' 'mul_ln1245_837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 590 [1/1] (0.00ns)   --->   "%p_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39"   --->   Operation 590 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 591 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_835 = add i26 %lhs_836, i26 %mul_ln1245_835"   --->   Operation 591 'add' 'ret_V_835' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_872 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_835, i32 10, i32 25"   --->   Operation 592 'partselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 593 [1/1] (0.00ns)   --->   "%lhs_837 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_872, i10 0"   --->   Operation 593 'bitconcatenate' 'lhs_837' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 594 [1/3] (0.00ns) (grouped into DSP with root node ret_V_836)   --->   "%mul_ln1245_836 = mul i26 %sext_ln1245_75, i26 %sext_ln1245_74"   --->   Operation 594 'mul' 'mul_ln1245_836' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 595 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_836 = add i26 %lhs_837, i26 %mul_ln1245_836"   --->   Operation 595 'add' 'ret_V_836' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 596 [2/3] (0.99ns) (grouped into DSP with root node ret_V_837)   --->   "%mul_ln1245_837 = mul i26 %sext_ln1245_77, i26 %sext_ln1245_76"   --->   Operation 596 'mul' 'mul_ln1245_837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1245_78 = sext i16 %p_read_61"   --->   Operation 597 'sext' 'sext_ln1245_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 598 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_39_load = load i16 %graph_pred_weights_V_0_39"   --->   Operation 598 'load' 'graph_pred_weights_V_0_39_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1245_79 = sext i16 %graph_pred_weights_V_0_39_load"   --->   Operation 599 'sext' 'sext_ln1245_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 600 [3/3] (0.99ns) (grouped into DSP with root node ret_V_838)   --->   "%mul_ln1245_838 = mul i26 %sext_ln1245_79, i26 %sext_ln1245_78"   --->   Operation 600 'mul' 'mul_ln1245_838' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 601 [1/1] (0.00ns)   --->   "%p_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40"   --->   Operation 601 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 602 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_836 = add i26 %lhs_837, i26 %mul_ln1245_836"   --->   Operation 602 'add' 'ret_V_836' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_873 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_836, i32 10, i32 25"   --->   Operation 603 'partselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 604 [1/1] (0.00ns)   --->   "%lhs_838 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_873, i10 0"   --->   Operation 604 'bitconcatenate' 'lhs_838' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 605 [1/3] (0.00ns) (grouped into DSP with root node ret_V_837)   --->   "%mul_ln1245_837 = mul i26 %sext_ln1245_77, i26 %sext_ln1245_76"   --->   Operation 605 'mul' 'mul_ln1245_837' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 606 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_837 = add i26 %lhs_838, i26 %mul_ln1245_837"   --->   Operation 606 'add' 'ret_V_837' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 607 [2/3] (0.99ns) (grouped into DSP with root node ret_V_838)   --->   "%mul_ln1245_838 = mul i26 %sext_ln1245_79, i26 %sext_ln1245_78"   --->   Operation 607 'mul' 'mul_ln1245_838' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1245_80 = sext i16 %p_read_60"   --->   Operation 608 'sext' 'sext_ln1245_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 609 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_40_load = load i16 %graph_pred_weights_V_0_40"   --->   Operation 609 'load' 'graph_pred_weights_V_0_40_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1245_81 = sext i16 %graph_pred_weights_V_0_40_load"   --->   Operation 610 'sext' 'sext_ln1245_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 611 [3/3] (0.99ns) (grouped into DSP with root node ret_V_839)   --->   "%mul_ln1245_839 = mul i26 %sext_ln1245_81, i26 %sext_ln1245_80"   --->   Operation 611 'mul' 'mul_ln1245_839' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 612 [1/1] (0.00ns)   --->   "%p_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41"   --->   Operation 612 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 613 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_837 = add i26 %lhs_838, i26 %mul_ln1245_837"   --->   Operation 613 'add' 'ret_V_837' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_874 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_837, i32 10, i32 25"   --->   Operation 614 'partselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%lhs_839 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_874, i10 0"   --->   Operation 615 'bitconcatenate' 'lhs_839' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node ret_V_838)   --->   "%mul_ln1245_838 = mul i26 %sext_ln1245_79, i26 %sext_ln1245_78"   --->   Operation 616 'mul' 'mul_ln1245_838' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 617 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_838 = add i26 %lhs_839, i26 %mul_ln1245_838"   --->   Operation 617 'add' 'ret_V_838' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 618 [2/3] (0.99ns) (grouped into DSP with root node ret_V_839)   --->   "%mul_ln1245_839 = mul i26 %sext_ln1245_81, i26 %sext_ln1245_80"   --->   Operation 618 'mul' 'mul_ln1245_839' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1245_82 = sext i16 %p_read_59"   --->   Operation 619 'sext' 'sext_ln1245_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 620 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_41_load = load i16 %graph_pred_weights_V_0_41"   --->   Operation 620 'load' 'graph_pred_weights_V_0_41_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1245_83 = sext i16 %graph_pred_weights_V_0_41_load"   --->   Operation 621 'sext' 'sext_ln1245_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 622 [3/3] (0.99ns) (grouped into DSP with root node ret_V_840)   --->   "%mul_ln1245_840 = mul i26 %sext_ln1245_83, i26 %sext_ln1245_82"   --->   Operation 622 'mul' 'mul_ln1245_840' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 623 [1/1] (0.00ns)   --->   "%p_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42"   --->   Operation 623 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 624 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_838 = add i26 %lhs_839, i26 %mul_ln1245_838"   --->   Operation 624 'add' 'ret_V_838' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_875 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_838, i32 10, i32 25"   --->   Operation 625 'partselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 626 [1/1] (0.00ns)   --->   "%lhs_840 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_875, i10 0"   --->   Operation 626 'bitconcatenate' 'lhs_840' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 627 [1/3] (0.00ns) (grouped into DSP with root node ret_V_839)   --->   "%mul_ln1245_839 = mul i26 %sext_ln1245_81, i26 %sext_ln1245_80"   --->   Operation 627 'mul' 'mul_ln1245_839' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 628 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_839 = add i26 %lhs_840, i26 %mul_ln1245_839"   --->   Operation 628 'add' 'ret_V_839' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 629 [2/3] (0.99ns) (grouped into DSP with root node ret_V_840)   --->   "%mul_ln1245_840 = mul i26 %sext_ln1245_83, i26 %sext_ln1245_82"   --->   Operation 629 'mul' 'mul_ln1245_840' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1245_84 = sext i16 %p_read_58"   --->   Operation 630 'sext' 'sext_ln1245_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 631 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_42_load = load i16 %graph_pred_weights_V_0_42"   --->   Operation 631 'load' 'graph_pred_weights_V_0_42_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln1245_85 = sext i16 %graph_pred_weights_V_0_42_load"   --->   Operation 632 'sext' 'sext_ln1245_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 633 [3/3] (0.99ns) (grouped into DSP with root node ret_V_841)   --->   "%mul_ln1245_841 = mul i26 %sext_ln1245_85, i26 %sext_ln1245_84"   --->   Operation 633 'mul' 'mul_ln1245_841' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 1.29>
ST_44 : Operation 634 [1/1] (0.00ns)   --->   "%p_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43"   --->   Operation 634 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 635 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_839 = add i26 %lhs_840, i26 %mul_ln1245_839"   --->   Operation 635 'add' 'ret_V_839' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_876 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_839, i32 10, i32 25"   --->   Operation 636 'partselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 637 [1/1] (0.00ns)   --->   "%lhs_841 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_876, i10 0"   --->   Operation 637 'bitconcatenate' 'lhs_841' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 638 [1/3] (0.00ns) (grouped into DSP with root node ret_V_840)   --->   "%mul_ln1245_840 = mul i26 %sext_ln1245_83, i26 %sext_ln1245_82"   --->   Operation 638 'mul' 'mul_ln1245_840' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 639 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_840 = add i26 %lhs_841, i26 %mul_ln1245_840"   --->   Operation 639 'add' 'ret_V_840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 640 [2/3] (0.99ns) (grouped into DSP with root node ret_V_841)   --->   "%mul_ln1245_841 = mul i26 %sext_ln1245_85, i26 %sext_ln1245_84"   --->   Operation 640 'mul' 'mul_ln1245_841' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1245_86 = sext i16 %p_read_57"   --->   Operation 641 'sext' 'sext_ln1245_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 642 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_43_load = load i16 %graph_pred_weights_V_0_43"   --->   Operation 642 'load' 'graph_pred_weights_V_0_43_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1245_87 = sext i16 %graph_pred_weights_V_0_43_load"   --->   Operation 643 'sext' 'sext_ln1245_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 644 [3/3] (0.99ns) (grouped into DSP with root node ret_V_842)   --->   "%mul_ln1245_842 = mul i26 %sext_ln1245_87, i26 %sext_ln1245_86"   --->   Operation 644 'mul' 'mul_ln1245_842' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 1.29>
ST_45 : Operation 645 [1/1] (0.00ns)   --->   "%p_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44"   --->   Operation 645 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 646 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_840 = add i26 %lhs_841, i26 %mul_ln1245_840"   --->   Operation 646 'add' 'ret_V_840' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_877 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_840, i32 10, i32 25"   --->   Operation 647 'partselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 648 [1/1] (0.00ns)   --->   "%lhs_842 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_877, i10 0"   --->   Operation 648 'bitconcatenate' 'lhs_842' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 649 [1/3] (0.00ns) (grouped into DSP with root node ret_V_841)   --->   "%mul_ln1245_841 = mul i26 %sext_ln1245_85, i26 %sext_ln1245_84"   --->   Operation 649 'mul' 'mul_ln1245_841' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 650 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_841 = add i26 %lhs_842, i26 %mul_ln1245_841"   --->   Operation 650 'add' 'ret_V_841' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 651 [2/3] (0.99ns) (grouped into DSP with root node ret_V_842)   --->   "%mul_ln1245_842 = mul i26 %sext_ln1245_87, i26 %sext_ln1245_86"   --->   Operation 651 'mul' 'mul_ln1245_842' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln1245_88 = sext i16 %p_read_56"   --->   Operation 652 'sext' 'sext_ln1245_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 653 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_44_load = load i16 %graph_pred_weights_V_0_44"   --->   Operation 653 'load' 'graph_pred_weights_V_0_44_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1245_89 = sext i16 %graph_pred_weights_V_0_44_load"   --->   Operation 654 'sext' 'sext_ln1245_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 655 [3/3] (0.99ns) (grouped into DSP with root node ret_V_843)   --->   "%mul_ln1245_843 = mul i26 %sext_ln1245_89, i26 %sext_ln1245_88"   --->   Operation 655 'mul' 'mul_ln1245_843' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 1.29>
ST_46 : Operation 656 [1/1] (0.00ns)   --->   "%p_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read45"   --->   Operation 656 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 657 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_841 = add i26 %lhs_842, i26 %mul_ln1245_841"   --->   Operation 657 'add' 'ret_V_841' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_878 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_841, i32 10, i32 25"   --->   Operation 658 'partselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 659 [1/1] (0.00ns)   --->   "%lhs_843 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_878, i10 0"   --->   Operation 659 'bitconcatenate' 'lhs_843' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 660 [1/3] (0.00ns) (grouped into DSP with root node ret_V_842)   --->   "%mul_ln1245_842 = mul i26 %sext_ln1245_87, i26 %sext_ln1245_86"   --->   Operation 660 'mul' 'mul_ln1245_842' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 661 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_842 = add i26 %lhs_843, i26 %mul_ln1245_842"   --->   Operation 661 'add' 'ret_V_842' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 662 [2/3] (0.99ns) (grouped into DSP with root node ret_V_843)   --->   "%mul_ln1245_843 = mul i26 %sext_ln1245_89, i26 %sext_ln1245_88"   --->   Operation 662 'mul' 'mul_ln1245_843' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1245_90 = sext i16 %p_read_55"   --->   Operation 663 'sext' 'sext_ln1245_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 664 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_45_load = load i16 %graph_pred_weights_V_0_45"   --->   Operation 664 'load' 'graph_pred_weights_V_0_45_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1245_91 = sext i16 %graph_pred_weights_V_0_45_load"   --->   Operation 665 'sext' 'sext_ln1245_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 666 [3/3] (0.99ns) (grouped into DSP with root node ret_V_844)   --->   "%mul_ln1245_844 = mul i26 %sext_ln1245_91, i26 %sext_ln1245_90"   --->   Operation 666 'mul' 'mul_ln1245_844' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 1.29>
ST_47 : Operation 667 [1/1] (0.00ns)   --->   "%p_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read46"   --->   Operation 667 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 668 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_842 = add i26 %lhs_843, i26 %mul_ln1245_842"   --->   Operation 668 'add' 'ret_V_842' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_879 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_842, i32 10, i32 25"   --->   Operation 669 'partselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 670 [1/1] (0.00ns)   --->   "%lhs_844 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_879, i10 0"   --->   Operation 670 'bitconcatenate' 'lhs_844' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 671 [1/3] (0.00ns) (grouped into DSP with root node ret_V_843)   --->   "%mul_ln1245_843 = mul i26 %sext_ln1245_89, i26 %sext_ln1245_88"   --->   Operation 671 'mul' 'mul_ln1245_843' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 672 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_843 = add i26 %lhs_844, i26 %mul_ln1245_843"   --->   Operation 672 'add' 'ret_V_843' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 673 [2/3] (0.99ns) (grouped into DSP with root node ret_V_844)   --->   "%mul_ln1245_844 = mul i26 %sext_ln1245_91, i26 %sext_ln1245_90"   --->   Operation 673 'mul' 'mul_ln1245_844' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1245_92 = sext i16 %p_read_54"   --->   Operation 674 'sext' 'sext_ln1245_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 675 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_46_load = load i16 %graph_pred_weights_V_0_46"   --->   Operation 675 'load' 'graph_pred_weights_V_0_46_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1245_93 = sext i16 %graph_pred_weights_V_0_46_load"   --->   Operation 676 'sext' 'sext_ln1245_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 677 [3/3] (0.99ns) (grouped into DSP with root node ret_V_845)   --->   "%mul_ln1245_845 = mul i26 %sext_ln1245_93, i26 %sext_ln1245_92"   --->   Operation 677 'mul' 'mul_ln1245_845' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 1.29>
ST_48 : Operation 678 [1/1] (0.00ns)   --->   "%p_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read47"   --->   Operation 678 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 679 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_843 = add i26 %lhs_844, i26 %mul_ln1245_843"   --->   Operation 679 'add' 'ret_V_843' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_880 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_843, i32 10, i32 25"   --->   Operation 680 'partselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 681 [1/1] (0.00ns)   --->   "%lhs_845 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_880, i10 0"   --->   Operation 681 'bitconcatenate' 'lhs_845' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 682 [1/3] (0.00ns) (grouped into DSP with root node ret_V_844)   --->   "%mul_ln1245_844 = mul i26 %sext_ln1245_91, i26 %sext_ln1245_90"   --->   Operation 682 'mul' 'mul_ln1245_844' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 683 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_844 = add i26 %lhs_845, i26 %mul_ln1245_844"   --->   Operation 683 'add' 'ret_V_844' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 684 [2/3] (0.99ns) (grouped into DSP with root node ret_V_845)   --->   "%mul_ln1245_845 = mul i26 %sext_ln1245_93, i26 %sext_ln1245_92"   --->   Operation 684 'mul' 'mul_ln1245_845' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1245_94 = sext i16 %p_read_53"   --->   Operation 685 'sext' 'sext_ln1245_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 686 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_47_load = load i16 %graph_pred_weights_V_0_47"   --->   Operation 686 'load' 'graph_pred_weights_V_0_47_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1245_95 = sext i16 %graph_pred_weights_V_0_47_load"   --->   Operation 687 'sext' 'sext_ln1245_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 688 [3/3] (0.99ns) (grouped into DSP with root node ret_V_846)   --->   "%mul_ln1245_846 = mul i26 %sext_ln1245_95, i26 %sext_ln1245_94"   --->   Operation 688 'mul' 'mul_ln1245_846' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 1.29>
ST_49 : Operation 689 [1/1] (0.00ns)   --->   "%p_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read48"   --->   Operation 689 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 690 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_844 = add i26 %lhs_845, i26 %mul_ln1245_844"   --->   Operation 690 'add' 'ret_V_844' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_881 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_844, i32 10, i32 25"   --->   Operation 691 'partselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 692 [1/1] (0.00ns)   --->   "%lhs_846 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_881, i10 0"   --->   Operation 692 'bitconcatenate' 'lhs_846' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 693 [1/3] (0.00ns) (grouped into DSP with root node ret_V_845)   --->   "%mul_ln1245_845 = mul i26 %sext_ln1245_93, i26 %sext_ln1245_92"   --->   Operation 693 'mul' 'mul_ln1245_845' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 694 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_845 = add i26 %lhs_846, i26 %mul_ln1245_845"   --->   Operation 694 'add' 'ret_V_845' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 695 [2/3] (0.99ns) (grouped into DSP with root node ret_V_846)   --->   "%mul_ln1245_846 = mul i26 %sext_ln1245_95, i26 %sext_ln1245_94"   --->   Operation 695 'mul' 'mul_ln1245_846' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1245_96 = sext i16 %p_read_52"   --->   Operation 696 'sext' 'sext_ln1245_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 697 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_48_load = load i16 %graph_pred_weights_V_0_48"   --->   Operation 697 'load' 'graph_pred_weights_V_0_48_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1245_97 = sext i16 %graph_pred_weights_V_0_48_load"   --->   Operation 698 'sext' 'sext_ln1245_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 699 [3/3] (0.99ns) (grouped into DSP with root node ret_V_847)   --->   "%mul_ln1245_847 = mul i26 %sext_ln1245_97, i26 %sext_ln1245_96"   --->   Operation 699 'mul' 'mul_ln1245_847' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 1.29>
ST_50 : Operation 700 [1/1] (0.00ns)   --->   "%p_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read49"   --->   Operation 700 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 701 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_845 = add i26 %lhs_846, i26 %mul_ln1245_845"   --->   Operation 701 'add' 'ret_V_845' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_882 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_845, i32 10, i32 25"   --->   Operation 702 'partselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 703 [1/1] (0.00ns)   --->   "%lhs_847 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_882, i10 0"   --->   Operation 703 'bitconcatenate' 'lhs_847' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 704 [1/3] (0.00ns) (grouped into DSP with root node ret_V_846)   --->   "%mul_ln1245_846 = mul i26 %sext_ln1245_95, i26 %sext_ln1245_94"   --->   Operation 704 'mul' 'mul_ln1245_846' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 705 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_846 = add i26 %lhs_847, i26 %mul_ln1245_846"   --->   Operation 705 'add' 'ret_V_846' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 706 [2/3] (0.99ns) (grouped into DSP with root node ret_V_847)   --->   "%mul_ln1245_847 = mul i26 %sext_ln1245_97, i26 %sext_ln1245_96"   --->   Operation 706 'mul' 'mul_ln1245_847' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln1245_98 = sext i16 %p_read_51"   --->   Operation 707 'sext' 'sext_ln1245_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 708 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_49_load = load i16 %graph_pred_weights_V_0_49"   --->   Operation 708 'load' 'graph_pred_weights_V_0_49_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1245_99 = sext i16 %graph_pred_weights_V_0_49_load"   --->   Operation 709 'sext' 'sext_ln1245_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 710 [3/3] (0.99ns) (grouped into DSP with root node ret_V_848)   --->   "%mul_ln1245_848 = mul i26 %sext_ln1245_99, i26 %sext_ln1245_98"   --->   Operation 710 'mul' 'mul_ln1245_848' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 1.29>
ST_51 : Operation 711 [1/1] (0.00ns)   --->   "%p_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read50"   --->   Operation 711 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 712 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_846 = add i26 %lhs_847, i26 %mul_ln1245_846"   --->   Operation 712 'add' 'ret_V_846' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_883 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_846, i32 10, i32 25"   --->   Operation 713 'partselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 714 [1/1] (0.00ns)   --->   "%lhs_848 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_883, i10 0"   --->   Operation 714 'bitconcatenate' 'lhs_848' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node ret_V_847)   --->   "%mul_ln1245_847 = mul i26 %sext_ln1245_97, i26 %sext_ln1245_96"   --->   Operation 715 'mul' 'mul_ln1245_847' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 716 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_847 = add i26 %lhs_848, i26 %mul_ln1245_847"   --->   Operation 716 'add' 'ret_V_847' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 717 [2/3] (0.99ns) (grouped into DSP with root node ret_V_848)   --->   "%mul_ln1245_848 = mul i26 %sext_ln1245_99, i26 %sext_ln1245_98"   --->   Operation 717 'mul' 'mul_ln1245_848' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1245_100 = sext i16 %p_read_50"   --->   Operation 718 'sext' 'sext_ln1245_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 719 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_50_load = load i16 %graph_pred_weights_V_0_50"   --->   Operation 719 'load' 'graph_pred_weights_V_0_50_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1245_101 = sext i16 %graph_pred_weights_V_0_50_load"   --->   Operation 720 'sext' 'sext_ln1245_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 721 [3/3] (0.99ns) (grouped into DSP with root node ret_V_849)   --->   "%mul_ln1245_849 = mul i26 %sext_ln1245_101, i26 %sext_ln1245_100"   --->   Operation 721 'mul' 'mul_ln1245_849' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 1.29>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%p_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read51"   --->   Operation 722 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 723 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_847 = add i26 %lhs_848, i26 %mul_ln1245_847"   --->   Operation 723 'add' 'ret_V_847' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_884 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_847, i32 10, i32 25"   --->   Operation 724 'partselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 725 [1/1] (0.00ns)   --->   "%lhs_849 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_884, i10 0"   --->   Operation 725 'bitconcatenate' 'lhs_849' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 726 [1/3] (0.00ns) (grouped into DSP with root node ret_V_848)   --->   "%mul_ln1245_848 = mul i26 %sext_ln1245_99, i26 %sext_ln1245_98"   --->   Operation 726 'mul' 'mul_ln1245_848' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 727 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_848 = add i26 %lhs_849, i26 %mul_ln1245_848"   --->   Operation 727 'add' 'ret_V_848' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 728 [2/3] (0.99ns) (grouped into DSP with root node ret_V_849)   --->   "%mul_ln1245_849 = mul i26 %sext_ln1245_101, i26 %sext_ln1245_100"   --->   Operation 728 'mul' 'mul_ln1245_849' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1245_102 = sext i16 %p_read_49"   --->   Operation 729 'sext' 'sext_ln1245_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 730 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_51_load = load i16 %graph_pred_weights_V_0_51"   --->   Operation 730 'load' 'graph_pred_weights_V_0_51_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1245_103 = sext i16 %graph_pred_weights_V_0_51_load"   --->   Operation 731 'sext' 'sext_ln1245_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 732 [3/3] (0.99ns) (grouped into DSP with root node ret_V_850)   --->   "%mul_ln1245_850 = mul i26 %sext_ln1245_103, i26 %sext_ln1245_102"   --->   Operation 732 'mul' 'mul_ln1245_850' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 1.29>
ST_53 : Operation 733 [1/1] (0.00ns)   --->   "%p_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read52"   --->   Operation 733 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 734 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_848 = add i26 %lhs_849, i26 %mul_ln1245_848"   --->   Operation 734 'add' 'ret_V_848' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_848, i32 10, i32 25"   --->   Operation 735 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 736 [1/1] (0.00ns)   --->   "%lhs_850 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_885, i10 0"   --->   Operation 736 'bitconcatenate' 'lhs_850' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 737 [1/3] (0.00ns) (grouped into DSP with root node ret_V_849)   --->   "%mul_ln1245_849 = mul i26 %sext_ln1245_101, i26 %sext_ln1245_100"   --->   Operation 737 'mul' 'mul_ln1245_849' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 738 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_849 = add i26 %lhs_850, i26 %mul_ln1245_849"   --->   Operation 738 'add' 'ret_V_849' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 739 [2/3] (0.99ns) (grouped into DSP with root node ret_V_850)   --->   "%mul_ln1245_850 = mul i26 %sext_ln1245_103, i26 %sext_ln1245_102"   --->   Operation 739 'mul' 'mul_ln1245_850' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1245_104 = sext i16 %p_read_48"   --->   Operation 740 'sext' 'sext_ln1245_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 741 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_52_load = load i16 %graph_pred_weights_V_0_52"   --->   Operation 741 'load' 'graph_pred_weights_V_0_52_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1245_105 = sext i16 %graph_pred_weights_V_0_52_load"   --->   Operation 742 'sext' 'sext_ln1245_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 743 [3/3] (0.99ns) (grouped into DSP with root node ret_V_851)   --->   "%mul_ln1245_851 = mul i26 %sext_ln1245_105, i26 %sext_ln1245_104"   --->   Operation 743 'mul' 'mul_ln1245_851' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 1.29>
ST_54 : Operation 744 [1/1] (0.00ns)   --->   "%p_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read53"   --->   Operation 744 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 745 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_849 = add i26 %lhs_850, i26 %mul_ln1245_849"   --->   Operation 745 'add' 'ret_V_849' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_849, i32 10, i32 25"   --->   Operation 746 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 747 [1/1] (0.00ns)   --->   "%lhs_851 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_886, i10 0"   --->   Operation 747 'bitconcatenate' 'lhs_851' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 748 [1/3] (0.00ns) (grouped into DSP with root node ret_V_850)   --->   "%mul_ln1245_850 = mul i26 %sext_ln1245_103, i26 %sext_ln1245_102"   --->   Operation 748 'mul' 'mul_ln1245_850' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 749 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_850 = add i26 %lhs_851, i26 %mul_ln1245_850"   --->   Operation 749 'add' 'ret_V_850' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 750 [2/3] (0.99ns) (grouped into DSP with root node ret_V_851)   --->   "%mul_ln1245_851 = mul i26 %sext_ln1245_105, i26 %sext_ln1245_104"   --->   Operation 750 'mul' 'mul_ln1245_851' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln1245_106 = sext i16 %p_read_47"   --->   Operation 751 'sext' 'sext_ln1245_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 752 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_53_load = load i16 %graph_pred_weights_V_0_53"   --->   Operation 752 'load' 'graph_pred_weights_V_0_53_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1245_107 = sext i16 %graph_pred_weights_V_0_53_load"   --->   Operation 753 'sext' 'sext_ln1245_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 754 [3/3] (0.99ns) (grouped into DSP with root node ret_V_852)   --->   "%mul_ln1245_852 = mul i26 %sext_ln1245_107, i26 %sext_ln1245_106"   --->   Operation 754 'mul' 'mul_ln1245_852' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 55 <SV = 54> <Delay = 1.29>
ST_55 : Operation 755 [1/1] (0.00ns)   --->   "%p_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read54"   --->   Operation 755 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 756 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_850 = add i26 %lhs_851, i26 %mul_ln1245_850"   --->   Operation 756 'add' 'ret_V_850' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_850, i32 10, i32 25"   --->   Operation 757 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 758 [1/1] (0.00ns)   --->   "%lhs_852 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_887, i10 0"   --->   Operation 758 'bitconcatenate' 'lhs_852' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 759 [1/3] (0.00ns) (grouped into DSP with root node ret_V_851)   --->   "%mul_ln1245_851 = mul i26 %sext_ln1245_105, i26 %sext_ln1245_104"   --->   Operation 759 'mul' 'mul_ln1245_851' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 760 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_851 = add i26 %lhs_852, i26 %mul_ln1245_851"   --->   Operation 760 'add' 'ret_V_851' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 761 [2/3] (0.99ns) (grouped into DSP with root node ret_V_852)   --->   "%mul_ln1245_852 = mul i26 %sext_ln1245_107, i26 %sext_ln1245_106"   --->   Operation 761 'mul' 'mul_ln1245_852' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1245_108 = sext i16 %p_read_46"   --->   Operation 762 'sext' 'sext_ln1245_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 763 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_54_load = load i16 %graph_pred_weights_V_0_54"   --->   Operation 763 'load' 'graph_pred_weights_V_0_54_load' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1245_109 = sext i16 %graph_pred_weights_V_0_54_load"   --->   Operation 764 'sext' 'sext_ln1245_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 765 [3/3] (0.99ns) (grouped into DSP with root node ret_V_853)   --->   "%mul_ln1245_853 = mul i26 %sext_ln1245_109, i26 %sext_ln1245_108"   --->   Operation 765 'mul' 'mul_ln1245_853' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 1.29>
ST_56 : Operation 766 [1/1] (0.00ns)   --->   "%p_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read55"   --->   Operation 766 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 767 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_851 = add i26 %lhs_852, i26 %mul_ln1245_851"   --->   Operation 767 'add' 'ret_V_851' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_888 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_851, i32 10, i32 25"   --->   Operation 768 'partselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 769 [1/1] (0.00ns)   --->   "%lhs_853 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_888, i10 0"   --->   Operation 769 'bitconcatenate' 'lhs_853' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 770 [1/3] (0.00ns) (grouped into DSP with root node ret_V_852)   --->   "%mul_ln1245_852 = mul i26 %sext_ln1245_107, i26 %sext_ln1245_106"   --->   Operation 770 'mul' 'mul_ln1245_852' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 771 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_852 = add i26 %lhs_853, i26 %mul_ln1245_852"   --->   Operation 771 'add' 'ret_V_852' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 772 [2/3] (0.99ns) (grouped into DSP with root node ret_V_853)   --->   "%mul_ln1245_853 = mul i26 %sext_ln1245_109, i26 %sext_ln1245_108"   --->   Operation 772 'mul' 'mul_ln1245_853' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1245_110 = sext i16 %p_read_45"   --->   Operation 773 'sext' 'sext_ln1245_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 774 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_55_load = load i16 %graph_pred_weights_V_0_55"   --->   Operation 774 'load' 'graph_pred_weights_V_0_55_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1245_111 = sext i16 %graph_pred_weights_V_0_55_load"   --->   Operation 775 'sext' 'sext_ln1245_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 776 [3/3] (0.99ns) (grouped into DSP with root node ret_V_854)   --->   "%mul_ln1245_854 = mul i26 %sext_ln1245_111, i26 %sext_ln1245_110"   --->   Operation 776 'mul' 'mul_ln1245_854' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 57 <SV = 56> <Delay = 1.29>
ST_57 : Operation 777 [1/1] (0.00ns)   --->   "%p_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read56"   --->   Operation 777 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 778 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_852 = add i26 %lhs_853, i26 %mul_ln1245_852"   --->   Operation 778 'add' 'ret_V_852' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_852, i32 10, i32 25"   --->   Operation 779 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 780 [1/1] (0.00ns)   --->   "%lhs_854 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_889, i10 0"   --->   Operation 780 'bitconcatenate' 'lhs_854' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 781 [1/3] (0.00ns) (grouped into DSP with root node ret_V_853)   --->   "%mul_ln1245_853 = mul i26 %sext_ln1245_109, i26 %sext_ln1245_108"   --->   Operation 781 'mul' 'mul_ln1245_853' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 782 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_853 = add i26 %lhs_854, i26 %mul_ln1245_853"   --->   Operation 782 'add' 'ret_V_853' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 783 [2/3] (0.99ns) (grouped into DSP with root node ret_V_854)   --->   "%mul_ln1245_854 = mul i26 %sext_ln1245_111, i26 %sext_ln1245_110"   --->   Operation 783 'mul' 'mul_ln1245_854' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1245_112 = sext i16 %p_read_44"   --->   Operation 784 'sext' 'sext_ln1245_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 785 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_56_load = load i16 %graph_pred_weights_V_0_56"   --->   Operation 785 'load' 'graph_pred_weights_V_0_56_load' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1245_113 = sext i16 %graph_pred_weights_V_0_56_load"   --->   Operation 786 'sext' 'sext_ln1245_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 787 [3/3] (0.99ns) (grouped into DSP with root node ret_V_855)   --->   "%mul_ln1245_855 = mul i26 %sext_ln1245_113, i26 %sext_ln1245_112"   --->   Operation 787 'mul' 'mul_ln1245_855' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 1.29>
ST_58 : Operation 788 [1/1] (0.00ns)   --->   "%p_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read57"   --->   Operation 788 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 789 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_853 = add i26 %lhs_854, i26 %mul_ln1245_853"   --->   Operation 789 'add' 'ret_V_853' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_890 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_853, i32 10, i32 25"   --->   Operation 790 'partselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 791 [1/1] (0.00ns)   --->   "%lhs_855 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_890, i10 0"   --->   Operation 791 'bitconcatenate' 'lhs_855' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 792 [1/3] (0.00ns) (grouped into DSP with root node ret_V_854)   --->   "%mul_ln1245_854 = mul i26 %sext_ln1245_111, i26 %sext_ln1245_110"   --->   Operation 792 'mul' 'mul_ln1245_854' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 793 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_854 = add i26 %lhs_855, i26 %mul_ln1245_854"   --->   Operation 793 'add' 'ret_V_854' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 794 [2/3] (0.99ns) (grouped into DSP with root node ret_V_855)   --->   "%mul_ln1245_855 = mul i26 %sext_ln1245_113, i26 %sext_ln1245_112"   --->   Operation 794 'mul' 'mul_ln1245_855' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1245_114 = sext i16 %p_read_43"   --->   Operation 795 'sext' 'sext_ln1245_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 796 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_57_load = load i16 %graph_pred_weights_V_0_57"   --->   Operation 796 'load' 'graph_pred_weights_V_0_57_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1245_115 = sext i16 %graph_pred_weights_V_0_57_load"   --->   Operation 797 'sext' 'sext_ln1245_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 798 [3/3] (0.99ns) (grouped into DSP with root node ret_V_856)   --->   "%mul_ln1245_856 = mul i26 %sext_ln1245_115, i26 %sext_ln1245_114"   --->   Operation 798 'mul' 'mul_ln1245_856' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 1.29>
ST_59 : Operation 799 [1/1] (0.00ns)   --->   "%p_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read58"   --->   Operation 799 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 800 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_854 = add i26 %lhs_855, i26 %mul_ln1245_854"   --->   Operation 800 'add' 'ret_V_854' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_891 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_854, i32 10, i32 25"   --->   Operation 801 'partselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 802 [1/1] (0.00ns)   --->   "%lhs_856 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_891, i10 0"   --->   Operation 802 'bitconcatenate' 'lhs_856' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 803 [1/3] (0.00ns) (grouped into DSP with root node ret_V_855)   --->   "%mul_ln1245_855 = mul i26 %sext_ln1245_113, i26 %sext_ln1245_112"   --->   Operation 803 'mul' 'mul_ln1245_855' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 804 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_855 = add i26 %lhs_856, i26 %mul_ln1245_855"   --->   Operation 804 'add' 'ret_V_855' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 805 [2/3] (0.99ns) (grouped into DSP with root node ret_V_856)   --->   "%mul_ln1245_856 = mul i26 %sext_ln1245_115, i26 %sext_ln1245_114"   --->   Operation 805 'mul' 'mul_ln1245_856' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1245_116 = sext i16 %p_read_42"   --->   Operation 806 'sext' 'sext_ln1245_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 807 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_58_load = load i16 %graph_pred_weights_V_0_58"   --->   Operation 807 'load' 'graph_pred_weights_V_0_58_load' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1245_117 = sext i16 %graph_pred_weights_V_0_58_load"   --->   Operation 808 'sext' 'sext_ln1245_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 809 [3/3] (0.99ns) (grouped into DSP with root node ret_V_857)   --->   "%mul_ln1245_857 = mul i26 %sext_ln1245_117, i26 %sext_ln1245_116"   --->   Operation 809 'mul' 'mul_ln1245_857' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 1.29>
ST_60 : Operation 810 [1/1] (0.00ns)   --->   "%p_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read59"   --->   Operation 810 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 811 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_855 = add i26 %lhs_856, i26 %mul_ln1245_855"   --->   Operation 811 'add' 'ret_V_855' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_892 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_855, i32 10, i32 25"   --->   Operation 812 'partselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 813 [1/1] (0.00ns)   --->   "%lhs_857 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_892, i10 0"   --->   Operation 813 'bitconcatenate' 'lhs_857' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 814 [1/3] (0.00ns) (grouped into DSP with root node ret_V_856)   --->   "%mul_ln1245_856 = mul i26 %sext_ln1245_115, i26 %sext_ln1245_114"   --->   Operation 814 'mul' 'mul_ln1245_856' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 815 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_856 = add i26 %lhs_857, i26 %mul_ln1245_856"   --->   Operation 815 'add' 'ret_V_856' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 816 [2/3] (0.99ns) (grouped into DSP with root node ret_V_857)   --->   "%mul_ln1245_857 = mul i26 %sext_ln1245_117, i26 %sext_ln1245_116"   --->   Operation 816 'mul' 'mul_ln1245_857' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1245_118 = sext i16 %p_read_41"   --->   Operation 817 'sext' 'sext_ln1245_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 818 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_59_load = load i16 %graph_pred_weights_V_0_59"   --->   Operation 818 'load' 'graph_pred_weights_V_0_59_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln1245_119 = sext i16 %graph_pred_weights_V_0_59_load"   --->   Operation 819 'sext' 'sext_ln1245_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 820 [3/3] (0.99ns) (grouped into DSP with root node ret_V_858)   --->   "%mul_ln1245_858 = mul i26 %sext_ln1245_119, i26 %sext_ln1245_118"   --->   Operation 820 'mul' 'mul_ln1245_858' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 1.29>
ST_61 : Operation 821 [1/1] (0.00ns)   --->   "%p_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read60"   --->   Operation 821 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 822 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_856 = add i26 %lhs_857, i26 %mul_ln1245_856"   --->   Operation 822 'add' 'ret_V_856' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_856, i32 10, i32 25"   --->   Operation 823 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 824 [1/1] (0.00ns)   --->   "%lhs_858 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_893, i10 0"   --->   Operation 824 'bitconcatenate' 'lhs_858' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 825 [1/3] (0.00ns) (grouped into DSP with root node ret_V_857)   --->   "%mul_ln1245_857 = mul i26 %sext_ln1245_117, i26 %sext_ln1245_116"   --->   Operation 825 'mul' 'mul_ln1245_857' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 826 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_857 = add i26 %lhs_858, i26 %mul_ln1245_857"   --->   Operation 826 'add' 'ret_V_857' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 827 [2/3] (0.99ns) (grouped into DSP with root node ret_V_858)   --->   "%mul_ln1245_858 = mul i26 %sext_ln1245_119, i26 %sext_ln1245_118"   --->   Operation 827 'mul' 'mul_ln1245_858' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln1245_120 = sext i16 %p_read_40"   --->   Operation 828 'sext' 'sext_ln1245_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 829 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_60_load = load i16 %graph_pred_weights_V_0_60"   --->   Operation 829 'load' 'graph_pred_weights_V_0_60_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1245_121 = sext i16 %graph_pred_weights_V_0_60_load"   --->   Operation 830 'sext' 'sext_ln1245_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 831 [3/3] (0.99ns) (grouped into DSP with root node ret_V_859)   --->   "%mul_ln1245_859 = mul i26 %sext_ln1245_121, i26 %sext_ln1245_120"   --->   Operation 831 'mul' 'mul_ln1245_859' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 1.29>
ST_62 : Operation 832 [1/1] (0.00ns)   --->   "%p_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read61"   --->   Operation 832 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 833 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_857 = add i26 %lhs_858, i26 %mul_ln1245_857"   --->   Operation 833 'add' 'ret_V_857' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_857, i32 10, i32 25"   --->   Operation 834 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 835 [1/1] (0.00ns)   --->   "%lhs_859 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_894, i10 0"   --->   Operation 835 'bitconcatenate' 'lhs_859' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 836 [1/3] (0.00ns) (grouped into DSP with root node ret_V_858)   --->   "%mul_ln1245_858 = mul i26 %sext_ln1245_119, i26 %sext_ln1245_118"   --->   Operation 836 'mul' 'mul_ln1245_858' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 837 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_858 = add i26 %lhs_859, i26 %mul_ln1245_858"   --->   Operation 837 'add' 'ret_V_858' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 838 [2/3] (0.99ns) (grouped into DSP with root node ret_V_859)   --->   "%mul_ln1245_859 = mul i26 %sext_ln1245_121, i26 %sext_ln1245_120"   --->   Operation 838 'mul' 'mul_ln1245_859' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1245_122 = sext i16 %p_read_39"   --->   Operation 839 'sext' 'sext_ln1245_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 840 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_61_load = load i16 %graph_pred_weights_V_0_61"   --->   Operation 840 'load' 'graph_pred_weights_V_0_61_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln1245_123 = sext i16 %graph_pred_weights_V_0_61_load"   --->   Operation 841 'sext' 'sext_ln1245_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 842 [3/3] (0.99ns) (grouped into DSP with root node ret_V_860)   --->   "%mul_ln1245_860 = mul i26 %sext_ln1245_123, i26 %sext_ln1245_122"   --->   Operation 842 'mul' 'mul_ln1245_860' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 62> <Delay = 1.29>
ST_63 : Operation 843 [1/1] (0.00ns)   --->   "%p_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read62"   --->   Operation 843 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 844 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_858 = add i26 %lhs_859, i26 %mul_ln1245_858"   --->   Operation 844 'add' 'ret_V_858' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_895 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_858, i32 10, i32 25"   --->   Operation 845 'partselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 846 [1/1] (0.00ns)   --->   "%lhs_860 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_895, i10 0"   --->   Operation 846 'bitconcatenate' 'lhs_860' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 847 [1/3] (0.00ns) (grouped into DSP with root node ret_V_859)   --->   "%mul_ln1245_859 = mul i26 %sext_ln1245_121, i26 %sext_ln1245_120"   --->   Operation 847 'mul' 'mul_ln1245_859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 848 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_859 = add i26 %lhs_860, i26 %mul_ln1245_859"   --->   Operation 848 'add' 'ret_V_859' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 849 [2/3] (0.99ns) (grouped into DSP with root node ret_V_860)   --->   "%mul_ln1245_860 = mul i26 %sext_ln1245_123, i26 %sext_ln1245_122"   --->   Operation 849 'mul' 'mul_ln1245_860' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1245_124 = sext i16 %p_read_38"   --->   Operation 850 'sext' 'sext_ln1245_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 851 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_62_load = load i16 %graph_pred_weights_V_0_62"   --->   Operation 851 'load' 'graph_pred_weights_V_0_62_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1245_125 = sext i16 %graph_pred_weights_V_0_62_load"   --->   Operation 852 'sext' 'sext_ln1245_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 853 [3/3] (0.99ns) (grouped into DSP with root node ret_V_861)   --->   "%mul_ln1245_861 = mul i26 %sext_ln1245_125, i26 %sext_ln1245_124"   --->   Operation 853 'mul' 'mul_ln1245_861' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 63> <Delay = 1.29>
ST_64 : Operation 854 [1/1] (0.00ns)   --->   "%p_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read63"   --->   Operation 854 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 855 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_859 = add i26 %lhs_860, i26 %mul_ln1245_859"   --->   Operation 855 'add' 'ret_V_859' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_859, i32 10, i32 25"   --->   Operation 856 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 857 [1/1] (0.00ns)   --->   "%lhs_861 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_896, i10 0"   --->   Operation 857 'bitconcatenate' 'lhs_861' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 858 [1/3] (0.00ns) (grouped into DSP with root node ret_V_860)   --->   "%mul_ln1245_860 = mul i26 %sext_ln1245_123, i26 %sext_ln1245_122"   --->   Operation 858 'mul' 'mul_ln1245_860' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 859 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_860 = add i26 %lhs_861, i26 %mul_ln1245_860"   --->   Operation 859 'add' 'ret_V_860' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 860 [2/3] (0.99ns) (grouped into DSP with root node ret_V_861)   --->   "%mul_ln1245_861 = mul i26 %sext_ln1245_125, i26 %sext_ln1245_124"   --->   Operation 860 'mul' 'mul_ln1245_861' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1245_126 = sext i16 %p_read_37"   --->   Operation 861 'sext' 'sext_ln1245_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 862 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_63_load = load i16 %graph_pred_weights_V_0_63"   --->   Operation 862 'load' 'graph_pred_weights_V_0_63_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln1245_127 = sext i16 %graph_pred_weights_V_0_63_load"   --->   Operation 863 'sext' 'sext_ln1245_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 864 [3/3] (0.99ns) (grouped into DSP with root node ret_V_862)   --->   "%mul_ln1245_862 = mul i26 %sext_ln1245_127, i26 %sext_ln1245_126"   --->   Operation 864 'mul' 'mul_ln1245_862' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 64> <Delay = 1.29>
ST_65 : Operation 865 [1/1] (0.00ns)   --->   "%p_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read64"   --->   Operation 865 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 866 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_860 = add i26 %lhs_861, i26 %mul_ln1245_860"   --->   Operation 866 'add' 'ret_V_860' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_860, i32 10, i32 25"   --->   Operation 867 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 868 [1/1] (0.00ns)   --->   "%lhs_862 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_897, i10 0"   --->   Operation 868 'bitconcatenate' 'lhs_862' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 869 [1/3] (0.00ns) (grouped into DSP with root node ret_V_861)   --->   "%mul_ln1245_861 = mul i26 %sext_ln1245_125, i26 %sext_ln1245_124"   --->   Operation 869 'mul' 'mul_ln1245_861' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 870 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_861 = add i26 %lhs_862, i26 %mul_ln1245_861"   --->   Operation 870 'add' 'ret_V_861' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 871 [2/3] (0.99ns) (grouped into DSP with root node ret_V_862)   --->   "%mul_ln1245_862 = mul i26 %sext_ln1245_127, i26 %sext_ln1245_126"   --->   Operation 871 'mul' 'mul_ln1245_862' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1245_128 = sext i16 %p_read_36"   --->   Operation 872 'sext' 'sext_ln1245_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 873 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_64_load = load i16 %graph_pred_weights_V_0_64"   --->   Operation 873 'load' 'graph_pred_weights_V_0_64_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1245_129 = sext i16 %graph_pred_weights_V_0_64_load"   --->   Operation 874 'sext' 'sext_ln1245_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 875 [3/3] (0.99ns) (grouped into DSP with root node ret_V_863)   --->   "%mul_ln1245_863 = mul i26 %sext_ln1245_129, i26 %sext_ln1245_128"   --->   Operation 875 'mul' 'mul_ln1245_863' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 1.29>
ST_66 : Operation 876 [1/1] (0.00ns)   --->   "%p_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read65"   --->   Operation 876 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 877 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_861 = add i26 %lhs_862, i26 %mul_ln1245_861"   --->   Operation 877 'add' 'ret_V_861' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_898 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_861, i32 10, i32 25"   --->   Operation 878 'partselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 879 [1/1] (0.00ns)   --->   "%lhs_863 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_898, i10 0"   --->   Operation 879 'bitconcatenate' 'lhs_863' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 880 [1/3] (0.00ns) (grouped into DSP with root node ret_V_862)   --->   "%mul_ln1245_862 = mul i26 %sext_ln1245_127, i26 %sext_ln1245_126"   --->   Operation 880 'mul' 'mul_ln1245_862' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 881 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_862 = add i26 %lhs_863, i26 %mul_ln1245_862"   --->   Operation 881 'add' 'ret_V_862' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 882 [2/3] (0.99ns) (grouped into DSP with root node ret_V_863)   --->   "%mul_ln1245_863 = mul i26 %sext_ln1245_129, i26 %sext_ln1245_128"   --->   Operation 882 'mul' 'mul_ln1245_863' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1245_130 = sext i16 %p_read_35"   --->   Operation 883 'sext' 'sext_ln1245_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 884 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_65_load = load i16 %graph_pred_weights_V_0_65"   --->   Operation 884 'load' 'graph_pred_weights_V_0_65_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1245_131 = sext i16 %graph_pred_weights_V_0_65_load"   --->   Operation 885 'sext' 'sext_ln1245_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 886 [3/3] (0.99ns) (grouped into DSP with root node ret_V_864)   --->   "%mul_ln1245_864 = mul i26 %sext_ln1245_131, i26 %sext_ln1245_130"   --->   Operation 886 'mul' 'mul_ln1245_864' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 66> <Delay = 1.29>
ST_67 : Operation 887 [1/1] (0.00ns)   --->   "%p_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read66"   --->   Operation 887 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 888 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_862 = add i26 %lhs_863, i26 %mul_ln1245_862"   --->   Operation 888 'add' 'ret_V_862' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_862, i32 10, i32 25"   --->   Operation 889 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 890 [1/1] (0.00ns)   --->   "%lhs_864 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_899, i10 0"   --->   Operation 890 'bitconcatenate' 'lhs_864' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 891 [1/3] (0.00ns) (grouped into DSP with root node ret_V_863)   --->   "%mul_ln1245_863 = mul i26 %sext_ln1245_129, i26 %sext_ln1245_128"   --->   Operation 891 'mul' 'mul_ln1245_863' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 892 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_863 = add i26 %lhs_864, i26 %mul_ln1245_863"   --->   Operation 892 'add' 'ret_V_863' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 893 [2/3] (0.99ns) (grouped into DSP with root node ret_V_864)   --->   "%mul_ln1245_864 = mul i26 %sext_ln1245_131, i26 %sext_ln1245_130"   --->   Operation 893 'mul' 'mul_ln1245_864' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1245_132 = sext i16 %p_read_34"   --->   Operation 894 'sext' 'sext_ln1245_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 895 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_66_load = load i16 %graph_pred_weights_V_0_66"   --->   Operation 895 'load' 'graph_pred_weights_V_0_66_load' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1245_133 = sext i16 %graph_pred_weights_V_0_66_load"   --->   Operation 896 'sext' 'sext_ln1245_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 897 [3/3] (0.99ns) (grouped into DSP with root node ret_V_865)   --->   "%mul_ln1245_865 = mul i26 %sext_ln1245_133, i26 %sext_ln1245_132"   --->   Operation 897 'mul' 'mul_ln1245_865' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 68 <SV = 67> <Delay = 1.29>
ST_68 : Operation 898 [1/1] (0.00ns)   --->   "%p_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read67"   --->   Operation 898 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 899 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_863 = add i26 %lhs_864, i26 %mul_ln1245_863"   --->   Operation 899 'add' 'ret_V_863' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_900 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_863, i32 10, i32 25"   --->   Operation 900 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 901 [1/1] (0.00ns)   --->   "%lhs_865 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_900, i10 0"   --->   Operation 901 'bitconcatenate' 'lhs_865' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 902 [1/3] (0.00ns) (grouped into DSP with root node ret_V_864)   --->   "%mul_ln1245_864 = mul i26 %sext_ln1245_131, i26 %sext_ln1245_130"   --->   Operation 902 'mul' 'mul_ln1245_864' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 903 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_864 = add i26 %lhs_865, i26 %mul_ln1245_864"   --->   Operation 903 'add' 'ret_V_864' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 904 [2/3] (0.99ns) (grouped into DSP with root node ret_V_865)   --->   "%mul_ln1245_865 = mul i26 %sext_ln1245_133, i26 %sext_ln1245_132"   --->   Operation 904 'mul' 'mul_ln1245_865' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1245_134 = sext i16 %p_read_33"   --->   Operation 905 'sext' 'sext_ln1245_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 906 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_67_load = load i16 %graph_pred_weights_V_0_67"   --->   Operation 906 'load' 'graph_pred_weights_V_0_67_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1245_135 = sext i16 %graph_pred_weights_V_0_67_load"   --->   Operation 907 'sext' 'sext_ln1245_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 908 [3/3] (0.99ns) (grouped into DSP with root node ret_V_866)   --->   "%mul_ln1245_866 = mul i26 %sext_ln1245_135, i26 %sext_ln1245_134"   --->   Operation 908 'mul' 'mul_ln1245_866' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 69 <SV = 68> <Delay = 1.29>
ST_69 : Operation 909 [1/1] (0.00ns)   --->   "%p_read_32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read68"   --->   Operation 909 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 910 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_864 = add i26 %lhs_865, i26 %mul_ln1245_864"   --->   Operation 910 'add' 'ret_V_864' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_864, i32 10, i32 25"   --->   Operation 911 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 912 [1/1] (0.00ns)   --->   "%lhs_866 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_901, i10 0"   --->   Operation 912 'bitconcatenate' 'lhs_866' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node ret_V_865)   --->   "%mul_ln1245_865 = mul i26 %sext_ln1245_133, i26 %sext_ln1245_132"   --->   Operation 913 'mul' 'mul_ln1245_865' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 914 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_865 = add i26 %lhs_866, i26 %mul_ln1245_865"   --->   Operation 914 'add' 'ret_V_865' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 915 [2/3] (0.99ns) (grouped into DSP with root node ret_V_866)   --->   "%mul_ln1245_866 = mul i26 %sext_ln1245_135, i26 %sext_ln1245_134"   --->   Operation 915 'mul' 'mul_ln1245_866' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1245_136 = sext i16 %p_read_32"   --->   Operation 916 'sext' 'sext_ln1245_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 917 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_68_load = load i16 %graph_pred_weights_V_0_68"   --->   Operation 917 'load' 'graph_pred_weights_V_0_68_load' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1245_137 = sext i16 %graph_pred_weights_V_0_68_load"   --->   Operation 918 'sext' 'sext_ln1245_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 919 [3/3] (0.99ns) (grouped into DSP with root node ret_V_867)   --->   "%mul_ln1245_867 = mul i26 %sext_ln1245_137, i26 %sext_ln1245_136"   --->   Operation 919 'mul' 'mul_ln1245_867' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 1.29>
ST_70 : Operation 920 [1/1] (0.00ns)   --->   "%p_read_31 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read69"   --->   Operation 920 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 921 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_865 = add i26 %lhs_866, i26 %mul_ln1245_865"   --->   Operation 921 'add' 'ret_V_865' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_865, i32 10, i32 25"   --->   Operation 922 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 923 [1/1] (0.00ns)   --->   "%lhs_867 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_902, i10 0"   --->   Operation 923 'bitconcatenate' 'lhs_867' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 924 [1/3] (0.00ns) (grouped into DSP with root node ret_V_866)   --->   "%mul_ln1245_866 = mul i26 %sext_ln1245_135, i26 %sext_ln1245_134"   --->   Operation 924 'mul' 'mul_ln1245_866' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 925 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_866 = add i26 %lhs_867, i26 %mul_ln1245_866"   --->   Operation 925 'add' 'ret_V_866' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 926 [2/3] (0.99ns) (grouped into DSP with root node ret_V_867)   --->   "%mul_ln1245_867 = mul i26 %sext_ln1245_137, i26 %sext_ln1245_136"   --->   Operation 926 'mul' 'mul_ln1245_867' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1245_138 = sext i16 %p_read_31"   --->   Operation 927 'sext' 'sext_ln1245_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 928 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_69_load = load i16 %graph_pred_weights_V_0_69"   --->   Operation 928 'load' 'graph_pred_weights_V_0_69_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1245_139 = sext i16 %graph_pred_weights_V_0_69_load"   --->   Operation 929 'sext' 'sext_ln1245_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 930 [3/3] (0.99ns) (grouped into DSP with root node ret_V_868)   --->   "%mul_ln1245_868 = mul i26 %sext_ln1245_139, i26 %sext_ln1245_138"   --->   Operation 930 'mul' 'mul_ln1245_868' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 70> <Delay = 1.29>
ST_71 : Operation 931 [1/1] (0.00ns)   --->   "%p_read_30 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read70"   --->   Operation 931 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 932 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_866 = add i26 %lhs_867, i26 %mul_ln1245_866"   --->   Operation 932 'add' 'ret_V_866' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_866, i32 10, i32 25"   --->   Operation 933 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 934 [1/1] (0.00ns)   --->   "%lhs_868 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_903, i10 0"   --->   Operation 934 'bitconcatenate' 'lhs_868' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 935 [1/3] (0.00ns) (grouped into DSP with root node ret_V_867)   --->   "%mul_ln1245_867 = mul i26 %sext_ln1245_137, i26 %sext_ln1245_136"   --->   Operation 935 'mul' 'mul_ln1245_867' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 936 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_867 = add i26 %lhs_868, i26 %mul_ln1245_867"   --->   Operation 936 'add' 'ret_V_867' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 937 [2/3] (0.99ns) (grouped into DSP with root node ret_V_868)   --->   "%mul_ln1245_868 = mul i26 %sext_ln1245_139, i26 %sext_ln1245_138"   --->   Operation 937 'mul' 'mul_ln1245_868' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1245_140 = sext i16 %p_read_30"   --->   Operation 938 'sext' 'sext_ln1245_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 939 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_70_load = load i16 %graph_pred_weights_V_0_70"   --->   Operation 939 'load' 'graph_pred_weights_V_0_70_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1245_141 = sext i16 %graph_pred_weights_V_0_70_load"   --->   Operation 940 'sext' 'sext_ln1245_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 941 [3/3] (0.99ns) (grouped into DSP with root node ret_V_869)   --->   "%mul_ln1245_869 = mul i26 %sext_ln1245_141, i26 %sext_ln1245_140"   --->   Operation 941 'mul' 'mul_ln1245_869' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 71> <Delay = 1.29>
ST_72 : Operation 942 [1/1] (0.00ns)   --->   "%p_read_29 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read71"   --->   Operation 942 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 943 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_867 = add i26 %lhs_868, i26 %mul_ln1245_867"   --->   Operation 943 'add' 'ret_V_867' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_904 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_867, i32 10, i32 25"   --->   Operation 944 'partselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 945 [1/1] (0.00ns)   --->   "%lhs_869 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_904, i10 0"   --->   Operation 945 'bitconcatenate' 'lhs_869' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 946 [1/3] (0.00ns) (grouped into DSP with root node ret_V_868)   --->   "%mul_ln1245_868 = mul i26 %sext_ln1245_139, i26 %sext_ln1245_138"   --->   Operation 946 'mul' 'mul_ln1245_868' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 947 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_868 = add i26 %lhs_869, i26 %mul_ln1245_868"   --->   Operation 947 'add' 'ret_V_868' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 948 [2/3] (0.99ns) (grouped into DSP with root node ret_V_869)   --->   "%mul_ln1245_869 = mul i26 %sext_ln1245_141, i26 %sext_ln1245_140"   --->   Operation 948 'mul' 'mul_ln1245_869' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1245_142 = sext i16 %p_read_29"   --->   Operation 949 'sext' 'sext_ln1245_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 950 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_71_load = load i16 %graph_pred_weights_V_0_71"   --->   Operation 950 'load' 'graph_pred_weights_V_0_71_load' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln1245_143 = sext i16 %graph_pred_weights_V_0_71_load"   --->   Operation 951 'sext' 'sext_ln1245_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 952 [3/3] (0.99ns) (grouped into DSP with root node ret_V_870)   --->   "%mul_ln1245_870 = mul i26 %sext_ln1245_143, i26 %sext_ln1245_142"   --->   Operation 952 'mul' 'mul_ln1245_870' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 72> <Delay = 1.29>
ST_73 : Operation 953 [1/1] (0.00ns)   --->   "%p_read_28 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read72"   --->   Operation 953 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 954 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_868 = add i26 %lhs_869, i26 %mul_ln1245_868"   --->   Operation 954 'add' 'ret_V_868' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_905 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_868, i32 10, i32 25"   --->   Operation 955 'partselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 956 [1/1] (0.00ns)   --->   "%lhs_870 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_905, i10 0"   --->   Operation 956 'bitconcatenate' 'lhs_870' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 957 [1/3] (0.00ns) (grouped into DSP with root node ret_V_869)   --->   "%mul_ln1245_869 = mul i26 %sext_ln1245_141, i26 %sext_ln1245_140"   --->   Operation 957 'mul' 'mul_ln1245_869' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 958 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_869 = add i26 %lhs_870, i26 %mul_ln1245_869"   --->   Operation 958 'add' 'ret_V_869' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 959 [2/3] (0.99ns) (grouped into DSP with root node ret_V_870)   --->   "%mul_ln1245_870 = mul i26 %sext_ln1245_143, i26 %sext_ln1245_142"   --->   Operation 959 'mul' 'mul_ln1245_870' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1245_144 = sext i16 %p_read_28"   --->   Operation 960 'sext' 'sext_ln1245_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 961 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_72_load = load i16 %graph_pred_weights_V_0_72"   --->   Operation 961 'load' 'graph_pred_weights_V_0_72_load' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1245_145 = sext i16 %graph_pred_weights_V_0_72_load"   --->   Operation 962 'sext' 'sext_ln1245_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 963 [3/3] (0.99ns) (grouped into DSP with root node ret_V_871)   --->   "%mul_ln1245_871 = mul i26 %sext_ln1245_145, i26 %sext_ln1245_144"   --->   Operation 963 'mul' 'mul_ln1245_871' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 73> <Delay = 1.29>
ST_74 : Operation 964 [1/1] (0.00ns)   --->   "%p_read_27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read73"   --->   Operation 964 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 965 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_869 = add i26 %lhs_870, i26 %mul_ln1245_869"   --->   Operation 965 'add' 'ret_V_869' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_906 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_869, i32 10, i32 25"   --->   Operation 966 'partselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 967 [1/1] (0.00ns)   --->   "%lhs_871 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_906, i10 0"   --->   Operation 967 'bitconcatenate' 'lhs_871' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 968 [1/3] (0.00ns) (grouped into DSP with root node ret_V_870)   --->   "%mul_ln1245_870 = mul i26 %sext_ln1245_143, i26 %sext_ln1245_142"   --->   Operation 968 'mul' 'mul_ln1245_870' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 969 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_870 = add i26 %lhs_871, i26 %mul_ln1245_870"   --->   Operation 969 'add' 'ret_V_870' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 970 [2/3] (0.99ns) (grouped into DSP with root node ret_V_871)   --->   "%mul_ln1245_871 = mul i26 %sext_ln1245_145, i26 %sext_ln1245_144"   --->   Operation 970 'mul' 'mul_ln1245_871' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1245_146 = sext i16 %p_read_27"   --->   Operation 971 'sext' 'sext_ln1245_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 972 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_73_load = load i16 %graph_pred_weights_V_0_73"   --->   Operation 972 'load' 'graph_pred_weights_V_0_73_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1245_147 = sext i16 %graph_pred_weights_V_0_73_load"   --->   Operation 973 'sext' 'sext_ln1245_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 974 [3/3] (0.99ns) (grouped into DSP with root node ret_V_872)   --->   "%mul_ln1245_872 = mul i26 %sext_ln1245_147, i26 %sext_ln1245_146"   --->   Operation 974 'mul' 'mul_ln1245_872' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 75 <SV = 74> <Delay = 1.29>
ST_75 : Operation 975 [1/1] (0.00ns)   --->   "%p_read_26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read74"   --->   Operation 975 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 976 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_870 = add i26 %lhs_871, i26 %mul_ln1245_870"   --->   Operation 976 'add' 'ret_V_870' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_907 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_870, i32 10, i32 25"   --->   Operation 977 'partselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 978 [1/1] (0.00ns)   --->   "%lhs_872 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_907, i10 0"   --->   Operation 978 'bitconcatenate' 'lhs_872' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 979 [1/3] (0.00ns) (grouped into DSP with root node ret_V_871)   --->   "%mul_ln1245_871 = mul i26 %sext_ln1245_145, i26 %sext_ln1245_144"   --->   Operation 979 'mul' 'mul_ln1245_871' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 980 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_871 = add i26 %lhs_872, i26 %mul_ln1245_871"   --->   Operation 980 'add' 'ret_V_871' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 981 [2/3] (0.99ns) (grouped into DSP with root node ret_V_872)   --->   "%mul_ln1245_872 = mul i26 %sext_ln1245_147, i26 %sext_ln1245_146"   --->   Operation 981 'mul' 'mul_ln1245_872' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1245_148 = sext i16 %p_read_26"   --->   Operation 982 'sext' 'sext_ln1245_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 983 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_74_load = load i16 %graph_pred_weights_V_0_74"   --->   Operation 983 'load' 'graph_pred_weights_V_0_74_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1245_149 = sext i16 %graph_pred_weights_V_0_74_load"   --->   Operation 984 'sext' 'sext_ln1245_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 985 [3/3] (0.99ns) (grouped into DSP with root node ret_V_873)   --->   "%mul_ln1245_873 = mul i26 %sext_ln1245_149, i26 %sext_ln1245_148"   --->   Operation 985 'mul' 'mul_ln1245_873' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 1.29>
ST_76 : Operation 986 [1/1] (0.00ns)   --->   "%p_read_25 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read75"   --->   Operation 986 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 987 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_871 = add i26 %lhs_872, i26 %mul_ln1245_871"   --->   Operation 987 'add' 'ret_V_871' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_908 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_871, i32 10, i32 25"   --->   Operation 988 'partselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 989 [1/1] (0.00ns)   --->   "%lhs_873 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_908, i10 0"   --->   Operation 989 'bitconcatenate' 'lhs_873' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 990 [1/3] (0.00ns) (grouped into DSP with root node ret_V_872)   --->   "%mul_ln1245_872 = mul i26 %sext_ln1245_147, i26 %sext_ln1245_146"   --->   Operation 990 'mul' 'mul_ln1245_872' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 991 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_872 = add i26 %lhs_873, i26 %mul_ln1245_872"   --->   Operation 991 'add' 'ret_V_872' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 992 [2/3] (0.99ns) (grouped into DSP with root node ret_V_873)   --->   "%mul_ln1245_873 = mul i26 %sext_ln1245_149, i26 %sext_ln1245_148"   --->   Operation 992 'mul' 'mul_ln1245_873' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1245_150 = sext i16 %p_read_25"   --->   Operation 993 'sext' 'sext_ln1245_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 994 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_75_load = load i16 %graph_pred_weights_V_0_75"   --->   Operation 994 'load' 'graph_pred_weights_V_0_75_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1245_151 = sext i16 %graph_pred_weights_V_0_75_load"   --->   Operation 995 'sext' 'sext_ln1245_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 996 [3/3] (0.99ns) (grouped into DSP with root node ret_V_874)   --->   "%mul_ln1245_874 = mul i26 %sext_ln1245_151, i26 %sext_ln1245_150"   --->   Operation 996 'mul' 'mul_ln1245_874' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 1.29>
ST_77 : Operation 997 [1/1] (0.00ns)   --->   "%p_read_24 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read76"   --->   Operation 997 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 998 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_872 = add i26 %lhs_873, i26 %mul_ln1245_872"   --->   Operation 998 'add' 'ret_V_872' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_909 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_872, i32 10, i32 25"   --->   Operation 999 'partselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1000 [1/1] (0.00ns)   --->   "%lhs_874 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_909, i10 0"   --->   Operation 1000 'bitconcatenate' 'lhs_874' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1001 [1/3] (0.00ns) (grouped into DSP with root node ret_V_873)   --->   "%mul_ln1245_873 = mul i26 %sext_ln1245_149, i26 %sext_ln1245_148"   --->   Operation 1001 'mul' 'mul_ln1245_873' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1002 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_873 = add i26 %lhs_874, i26 %mul_ln1245_873"   --->   Operation 1002 'add' 'ret_V_873' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1003 [2/3] (0.99ns) (grouped into DSP with root node ret_V_874)   --->   "%mul_ln1245_874 = mul i26 %sext_ln1245_151, i26 %sext_ln1245_150"   --->   Operation 1003 'mul' 'mul_ln1245_874' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1245_152 = sext i16 %p_read_24"   --->   Operation 1004 'sext' 'sext_ln1245_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1005 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_76_load = load i16 %graph_pred_weights_V_0_76"   --->   Operation 1005 'load' 'graph_pred_weights_V_0_76_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1245_153 = sext i16 %graph_pred_weights_V_0_76_load"   --->   Operation 1006 'sext' 'sext_ln1245_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1007 [3/3] (0.99ns) (grouped into DSP with root node ret_V_875)   --->   "%mul_ln1245_875 = mul i26 %sext_ln1245_153, i26 %sext_ln1245_152"   --->   Operation 1007 'mul' 'mul_ln1245_875' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 1.29>
ST_78 : Operation 1008 [1/1] (0.00ns)   --->   "%p_read_23 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read77"   --->   Operation 1008 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1009 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_873 = add i26 %lhs_874, i26 %mul_ln1245_873"   --->   Operation 1009 'add' 'ret_V_873' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_910 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_873, i32 10, i32 25"   --->   Operation 1010 'partselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1011 [1/1] (0.00ns)   --->   "%lhs_875 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_910, i10 0"   --->   Operation 1011 'bitconcatenate' 'lhs_875' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1012 [1/3] (0.00ns) (grouped into DSP with root node ret_V_874)   --->   "%mul_ln1245_874 = mul i26 %sext_ln1245_151, i26 %sext_ln1245_150"   --->   Operation 1012 'mul' 'mul_ln1245_874' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1013 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_874 = add i26 %lhs_875, i26 %mul_ln1245_874"   --->   Operation 1013 'add' 'ret_V_874' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1014 [2/3] (0.99ns) (grouped into DSP with root node ret_V_875)   --->   "%mul_ln1245_875 = mul i26 %sext_ln1245_153, i26 %sext_ln1245_152"   --->   Operation 1014 'mul' 'mul_ln1245_875' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1245_154 = sext i16 %p_read_23"   --->   Operation 1015 'sext' 'sext_ln1245_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1016 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_77_load = load i16 %graph_pred_weights_V_0_77"   --->   Operation 1016 'load' 'graph_pred_weights_V_0_77_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1245_155 = sext i16 %graph_pred_weights_V_0_77_load"   --->   Operation 1017 'sext' 'sext_ln1245_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1018 [3/3] (0.99ns) (grouped into DSP with root node ret_V_876)   --->   "%mul_ln1245_876 = mul i26 %sext_ln1245_155, i26 %sext_ln1245_154"   --->   Operation 1018 'mul' 'mul_ln1245_876' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 1.29>
ST_79 : Operation 1019 [1/1] (0.00ns)   --->   "%p_read_22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read78"   --->   Operation 1019 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1020 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_874 = add i26 %lhs_875, i26 %mul_ln1245_874"   --->   Operation 1020 'add' 'ret_V_874' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_911 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_874, i32 10, i32 25"   --->   Operation 1021 'partselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1022 [1/1] (0.00ns)   --->   "%lhs_876 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_911, i10 0"   --->   Operation 1022 'bitconcatenate' 'lhs_876' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1023 [1/3] (0.00ns) (grouped into DSP with root node ret_V_875)   --->   "%mul_ln1245_875 = mul i26 %sext_ln1245_153, i26 %sext_ln1245_152"   --->   Operation 1023 'mul' 'mul_ln1245_875' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1024 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_875 = add i26 %lhs_876, i26 %mul_ln1245_875"   --->   Operation 1024 'add' 'ret_V_875' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1025 [2/3] (0.99ns) (grouped into DSP with root node ret_V_876)   --->   "%mul_ln1245_876 = mul i26 %sext_ln1245_155, i26 %sext_ln1245_154"   --->   Operation 1025 'mul' 'mul_ln1245_876' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln1245_156 = sext i16 %p_read_22"   --->   Operation 1026 'sext' 'sext_ln1245_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1027 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_78_load = load i16 %graph_pred_weights_V_0_78"   --->   Operation 1027 'load' 'graph_pred_weights_V_0_78_load' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1245_157 = sext i16 %graph_pred_weights_V_0_78_load"   --->   Operation 1028 'sext' 'sext_ln1245_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1029 [3/3] (0.99ns) (grouped into DSP with root node ret_V_877)   --->   "%mul_ln1245_877 = mul i26 %sext_ln1245_157, i26 %sext_ln1245_156"   --->   Operation 1029 'mul' 'mul_ln1245_877' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 79> <Delay = 1.29>
ST_80 : Operation 1030 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read79"   --->   Operation 1030 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1031 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_875 = add i26 %lhs_876, i26 %mul_ln1245_875"   --->   Operation 1031 'add' 'ret_V_875' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_912 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_875, i32 10, i32 25"   --->   Operation 1032 'partselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1033 [1/1] (0.00ns)   --->   "%lhs_877 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_912, i10 0"   --->   Operation 1033 'bitconcatenate' 'lhs_877' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1034 [1/3] (0.00ns) (grouped into DSP with root node ret_V_876)   --->   "%mul_ln1245_876 = mul i26 %sext_ln1245_155, i26 %sext_ln1245_154"   --->   Operation 1034 'mul' 'mul_ln1245_876' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1035 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_876 = add i26 %lhs_877, i26 %mul_ln1245_876"   --->   Operation 1035 'add' 'ret_V_876' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1036 [2/3] (0.99ns) (grouped into DSP with root node ret_V_877)   --->   "%mul_ln1245_877 = mul i26 %sext_ln1245_157, i26 %sext_ln1245_156"   --->   Operation 1036 'mul' 'mul_ln1245_877' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1245_158 = sext i16 %p_read_21"   --->   Operation 1037 'sext' 'sext_ln1245_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1038 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_79_load = load i16 %graph_pred_weights_V_0_79"   --->   Operation 1038 'load' 'graph_pred_weights_V_0_79_load' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1245_159 = sext i16 %graph_pred_weights_V_0_79_load"   --->   Operation 1039 'sext' 'sext_ln1245_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1040 [3/3] (0.99ns) (grouped into DSP with root node ret_V_878)   --->   "%mul_ln1245_878 = mul i26 %sext_ln1245_159, i26 %sext_ln1245_158"   --->   Operation 1040 'mul' 'mul_ln1245_878' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 1.29>
ST_81 : Operation 1041 [1/1] (0.00ns)   --->   "%p_read_20 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read80"   --->   Operation 1041 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1042 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_876 = add i26 %lhs_877, i26 %mul_ln1245_876"   --->   Operation 1042 'add' 'ret_V_876' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_913 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_876, i32 10, i32 25"   --->   Operation 1043 'partselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1044 [1/1] (0.00ns)   --->   "%lhs_878 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_913, i10 0"   --->   Operation 1044 'bitconcatenate' 'lhs_878' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1045 [1/3] (0.00ns) (grouped into DSP with root node ret_V_877)   --->   "%mul_ln1245_877 = mul i26 %sext_ln1245_157, i26 %sext_ln1245_156"   --->   Operation 1045 'mul' 'mul_ln1245_877' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1046 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_877 = add i26 %lhs_878, i26 %mul_ln1245_877"   --->   Operation 1046 'add' 'ret_V_877' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1047 [2/3] (0.99ns) (grouped into DSP with root node ret_V_878)   --->   "%mul_ln1245_878 = mul i26 %sext_ln1245_159, i26 %sext_ln1245_158"   --->   Operation 1047 'mul' 'mul_ln1245_878' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1245_160 = sext i16 %p_read_20"   --->   Operation 1048 'sext' 'sext_ln1245_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1049 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_80_load = load i16 %graph_pred_weights_V_0_80"   --->   Operation 1049 'load' 'graph_pred_weights_V_0_80_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln1245_161 = sext i16 %graph_pred_weights_V_0_80_load"   --->   Operation 1050 'sext' 'sext_ln1245_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1051 [3/3] (0.99ns) (grouped into DSP with root node ret_V_879)   --->   "%mul_ln1245_879 = mul i26 %sext_ln1245_161, i26 %sext_ln1245_160"   --->   Operation 1051 'mul' 'mul_ln1245_879' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 1.29>
ST_82 : Operation 1052 [1/1] (0.00ns)   --->   "%p_read_19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read81"   --->   Operation 1052 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1053 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_877 = add i26 %lhs_878, i26 %mul_ln1245_877"   --->   Operation 1053 'add' 'ret_V_877' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_914 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_877, i32 10, i32 25"   --->   Operation 1054 'partselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1055 [1/1] (0.00ns)   --->   "%lhs_879 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_914, i10 0"   --->   Operation 1055 'bitconcatenate' 'lhs_879' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1056 [1/3] (0.00ns) (grouped into DSP with root node ret_V_878)   --->   "%mul_ln1245_878 = mul i26 %sext_ln1245_159, i26 %sext_ln1245_158"   --->   Operation 1056 'mul' 'mul_ln1245_878' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1057 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_878 = add i26 %lhs_879, i26 %mul_ln1245_878"   --->   Operation 1057 'add' 'ret_V_878' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1058 [2/3] (0.99ns) (grouped into DSP with root node ret_V_879)   --->   "%mul_ln1245_879 = mul i26 %sext_ln1245_161, i26 %sext_ln1245_160"   --->   Operation 1058 'mul' 'mul_ln1245_879' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln1245_162 = sext i16 %p_read_19"   --->   Operation 1059 'sext' 'sext_ln1245_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1060 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_81_load = load i16 %graph_pred_weights_V_0_81"   --->   Operation 1060 'load' 'graph_pred_weights_V_0_81_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln1245_163 = sext i16 %graph_pred_weights_V_0_81_load"   --->   Operation 1061 'sext' 'sext_ln1245_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1062 [3/3] (0.99ns) (grouped into DSP with root node ret_V_880)   --->   "%mul_ln1245_880 = mul i26 %sext_ln1245_163, i26 %sext_ln1245_162"   --->   Operation 1062 'mul' 'mul_ln1245_880' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 82> <Delay = 1.29>
ST_83 : Operation 1063 [1/1] (0.00ns)   --->   "%p_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read82"   --->   Operation 1063 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1064 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_878 = add i26 %lhs_879, i26 %mul_ln1245_878"   --->   Operation 1064 'add' 'ret_V_878' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_915 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_878, i32 10, i32 25"   --->   Operation 1065 'partselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1066 [1/1] (0.00ns)   --->   "%lhs_880 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_915, i10 0"   --->   Operation 1066 'bitconcatenate' 'lhs_880' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1067 [1/3] (0.00ns) (grouped into DSP with root node ret_V_879)   --->   "%mul_ln1245_879 = mul i26 %sext_ln1245_161, i26 %sext_ln1245_160"   --->   Operation 1067 'mul' 'mul_ln1245_879' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1068 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_879 = add i26 %lhs_880, i26 %mul_ln1245_879"   --->   Operation 1068 'add' 'ret_V_879' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1069 [2/3] (0.99ns) (grouped into DSP with root node ret_V_880)   --->   "%mul_ln1245_880 = mul i26 %sext_ln1245_163, i26 %sext_ln1245_162"   --->   Operation 1069 'mul' 'mul_ln1245_880' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln1245_164 = sext i16 %p_read_18"   --->   Operation 1070 'sext' 'sext_ln1245_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1071 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_82_load = load i16 %graph_pred_weights_V_0_82"   --->   Operation 1071 'load' 'graph_pred_weights_V_0_82_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln1245_165 = sext i16 %graph_pred_weights_V_0_82_load"   --->   Operation 1072 'sext' 'sext_ln1245_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1073 [3/3] (0.99ns) (grouped into DSP with root node ret_V_881)   --->   "%mul_ln1245_881 = mul i26 %sext_ln1245_165, i26 %sext_ln1245_164"   --->   Operation 1073 'mul' 'mul_ln1245_881' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 83> <Delay = 1.29>
ST_84 : Operation 1074 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read83"   --->   Operation 1074 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1075 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_879 = add i26 %lhs_880, i26 %mul_ln1245_879"   --->   Operation 1075 'add' 'ret_V_879' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_916 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_879, i32 10, i32 25"   --->   Operation 1076 'partselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1077 [1/1] (0.00ns)   --->   "%lhs_881 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_916, i10 0"   --->   Operation 1077 'bitconcatenate' 'lhs_881' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1078 [1/3] (0.00ns) (grouped into DSP with root node ret_V_880)   --->   "%mul_ln1245_880 = mul i26 %sext_ln1245_163, i26 %sext_ln1245_162"   --->   Operation 1078 'mul' 'mul_ln1245_880' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1079 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_880 = add i26 %lhs_881, i26 %mul_ln1245_880"   --->   Operation 1079 'add' 'ret_V_880' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1080 [2/3] (0.99ns) (grouped into DSP with root node ret_V_881)   --->   "%mul_ln1245_881 = mul i26 %sext_ln1245_165, i26 %sext_ln1245_164"   --->   Operation 1080 'mul' 'mul_ln1245_881' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln1245_166 = sext i16 %p_read_17"   --->   Operation 1081 'sext' 'sext_ln1245_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1082 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_83_load = load i16 %graph_pred_weights_V_0_83"   --->   Operation 1082 'load' 'graph_pred_weights_V_0_83_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1245_167 = sext i16 %graph_pred_weights_V_0_83_load"   --->   Operation 1083 'sext' 'sext_ln1245_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1084 [3/3] (0.99ns) (grouped into DSP with root node ret_V_882)   --->   "%mul_ln1245_882 = mul i26 %sext_ln1245_167, i26 %sext_ln1245_166"   --->   Operation 1084 'mul' 'mul_ln1245_882' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 84> <Delay = 1.29>
ST_85 : Operation 1085 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read84"   --->   Operation 1085 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1086 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_880 = add i26 %lhs_881, i26 %mul_ln1245_880"   --->   Operation 1086 'add' 'ret_V_880' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_880, i32 10, i32 25"   --->   Operation 1087 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1088 [1/1] (0.00ns)   --->   "%lhs_882 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_917, i10 0"   --->   Operation 1088 'bitconcatenate' 'lhs_882' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1089 [1/3] (0.00ns) (grouped into DSP with root node ret_V_881)   --->   "%mul_ln1245_881 = mul i26 %sext_ln1245_165, i26 %sext_ln1245_164"   --->   Operation 1089 'mul' 'mul_ln1245_881' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1090 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_881 = add i26 %lhs_882, i26 %mul_ln1245_881"   --->   Operation 1090 'add' 'ret_V_881' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1091 [2/3] (0.99ns) (grouped into DSP with root node ret_V_882)   --->   "%mul_ln1245_882 = mul i26 %sext_ln1245_167, i26 %sext_ln1245_166"   --->   Operation 1091 'mul' 'mul_ln1245_882' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1245_168 = sext i16 %p_read_16"   --->   Operation 1092 'sext' 'sext_ln1245_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1093 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_84_load = load i16 %graph_pred_weights_V_0_84"   --->   Operation 1093 'load' 'graph_pred_weights_V_0_84_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln1245_169 = sext i16 %graph_pred_weights_V_0_84_load"   --->   Operation 1094 'sext' 'sext_ln1245_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1095 [3/3] (0.99ns) (grouped into DSP with root node ret_V_883)   --->   "%mul_ln1245_883 = mul i26 %sext_ln1245_169, i26 %sext_ln1245_168"   --->   Operation 1095 'mul' 'mul_ln1245_883' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 1.29>
ST_86 : Operation 1096 [1/1] (0.00ns)   --->   "%p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read85"   --->   Operation 1096 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1097 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_881 = add i26 %lhs_882, i26 %mul_ln1245_881"   --->   Operation 1097 'add' 'ret_V_881' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_881, i32 10, i32 25"   --->   Operation 1098 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1099 [1/1] (0.00ns)   --->   "%lhs_883 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_918, i10 0"   --->   Operation 1099 'bitconcatenate' 'lhs_883' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1100 [1/3] (0.00ns) (grouped into DSP with root node ret_V_882)   --->   "%mul_ln1245_882 = mul i26 %sext_ln1245_167, i26 %sext_ln1245_166"   --->   Operation 1100 'mul' 'mul_ln1245_882' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1101 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_882 = add i26 %lhs_883, i26 %mul_ln1245_882"   --->   Operation 1101 'add' 'ret_V_882' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1102 [2/3] (0.99ns) (grouped into DSP with root node ret_V_883)   --->   "%mul_ln1245_883 = mul i26 %sext_ln1245_169, i26 %sext_ln1245_168"   --->   Operation 1102 'mul' 'mul_ln1245_883' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln1245_170 = sext i16 %p_read_15"   --->   Operation 1103 'sext' 'sext_ln1245_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1104 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_85_load = load i16 %graph_pred_weights_V_0_85"   --->   Operation 1104 'load' 'graph_pred_weights_V_0_85_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln1245_171 = sext i16 %graph_pred_weights_V_0_85_load"   --->   Operation 1105 'sext' 'sext_ln1245_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1106 [3/3] (0.99ns) (grouped into DSP with root node ret_V_884)   --->   "%mul_ln1245_884 = mul i26 %sext_ln1245_171, i26 %sext_ln1245_170"   --->   Operation 1106 'mul' 'mul_ln1245_884' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 87 <SV = 86> <Delay = 1.29>
ST_87 : Operation 1107 [1/1] (0.00ns)   --->   "%p_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read86"   --->   Operation 1107 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1108 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_882 = add i26 %lhs_883, i26 %mul_ln1245_882"   --->   Operation 1108 'add' 'ret_V_882' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_919 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_882, i32 10, i32 25"   --->   Operation 1109 'partselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1110 [1/1] (0.00ns)   --->   "%lhs_884 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_919, i10 0"   --->   Operation 1110 'bitconcatenate' 'lhs_884' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1111 [1/3] (0.00ns) (grouped into DSP with root node ret_V_883)   --->   "%mul_ln1245_883 = mul i26 %sext_ln1245_169, i26 %sext_ln1245_168"   --->   Operation 1111 'mul' 'mul_ln1245_883' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1112 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_883 = add i26 %lhs_884, i26 %mul_ln1245_883"   --->   Operation 1112 'add' 'ret_V_883' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1113 [2/3] (0.99ns) (grouped into DSP with root node ret_V_884)   --->   "%mul_ln1245_884 = mul i26 %sext_ln1245_171, i26 %sext_ln1245_170"   --->   Operation 1113 'mul' 'mul_ln1245_884' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1245_172 = sext i16 %p_read_14"   --->   Operation 1114 'sext' 'sext_ln1245_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1115 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_86_load = load i16 %graph_pred_weights_V_0_86"   --->   Operation 1115 'load' 'graph_pred_weights_V_0_86_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1245_173 = sext i16 %graph_pred_weights_V_0_86_load"   --->   Operation 1116 'sext' 'sext_ln1245_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1117 [3/3] (0.99ns) (grouped into DSP with root node ret_V_885)   --->   "%mul_ln1245_885 = mul i26 %sext_ln1245_173, i26 %sext_ln1245_172"   --->   Operation 1117 'mul' 'mul_ln1245_885' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 88 <SV = 87> <Delay = 1.29>
ST_88 : Operation 1118 [1/1] (0.00ns)   --->   "%p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read87"   --->   Operation 1118 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1119 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_883 = add i26 %lhs_884, i26 %mul_ln1245_883"   --->   Operation 1119 'add' 'ret_V_883' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_920 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_883, i32 10, i32 25"   --->   Operation 1120 'partselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1121 [1/1] (0.00ns)   --->   "%lhs_885 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_920, i10 0"   --->   Operation 1121 'bitconcatenate' 'lhs_885' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1122 [1/3] (0.00ns) (grouped into DSP with root node ret_V_884)   --->   "%mul_ln1245_884 = mul i26 %sext_ln1245_171, i26 %sext_ln1245_170"   --->   Operation 1122 'mul' 'mul_ln1245_884' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1123 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_884 = add i26 %lhs_885, i26 %mul_ln1245_884"   --->   Operation 1123 'add' 'ret_V_884' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1124 [2/3] (0.99ns) (grouped into DSP with root node ret_V_885)   --->   "%mul_ln1245_885 = mul i26 %sext_ln1245_173, i26 %sext_ln1245_172"   --->   Operation 1124 'mul' 'mul_ln1245_885' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1245_174 = sext i16 %p_read_13"   --->   Operation 1125 'sext' 'sext_ln1245_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1126 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_87_load = load i16 %graph_pred_weights_V_0_87"   --->   Operation 1126 'load' 'graph_pred_weights_V_0_87_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1245_175 = sext i16 %graph_pred_weights_V_0_87_load"   --->   Operation 1127 'sext' 'sext_ln1245_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1128 [3/3] (0.99ns) (grouped into DSP with root node ret_V_886)   --->   "%mul_ln1245_886 = mul i26 %sext_ln1245_175, i26 %sext_ln1245_174"   --->   Operation 1128 'mul' 'mul_ln1245_886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 89 <SV = 88> <Delay = 1.29>
ST_89 : Operation 1129 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read88"   --->   Operation 1129 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1130 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_884 = add i26 %lhs_885, i26 %mul_ln1245_884"   --->   Operation 1130 'add' 'ret_V_884' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_921 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_884, i32 10, i32 25"   --->   Operation 1131 'partselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1132 [1/1] (0.00ns)   --->   "%lhs_886 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_921, i10 0"   --->   Operation 1132 'bitconcatenate' 'lhs_886' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1133 [1/3] (0.00ns) (grouped into DSP with root node ret_V_885)   --->   "%mul_ln1245_885 = mul i26 %sext_ln1245_173, i26 %sext_ln1245_172"   --->   Operation 1133 'mul' 'mul_ln1245_885' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1134 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_885 = add i26 %lhs_886, i26 %mul_ln1245_885"   --->   Operation 1134 'add' 'ret_V_885' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1135 [2/3] (0.99ns) (grouped into DSP with root node ret_V_886)   --->   "%mul_ln1245_886 = mul i26 %sext_ln1245_175, i26 %sext_ln1245_174"   --->   Operation 1135 'mul' 'mul_ln1245_886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1245_176 = sext i16 %p_read_12"   --->   Operation 1136 'sext' 'sext_ln1245_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1137 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_88_load = load i16 %graph_pred_weights_V_0_88"   --->   Operation 1137 'load' 'graph_pred_weights_V_0_88_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln1245_177 = sext i16 %graph_pred_weights_V_0_88_load"   --->   Operation 1138 'sext' 'sext_ln1245_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1139 [3/3] (0.99ns) (grouped into DSP with root node ret_V_887)   --->   "%mul_ln1245_887 = mul i26 %sext_ln1245_177, i26 %sext_ln1245_176"   --->   Operation 1139 'mul' 'mul_ln1245_887' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 89> <Delay = 1.29>
ST_90 : Operation 1140 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read89"   --->   Operation 1140 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1141 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_885 = add i26 %lhs_886, i26 %mul_ln1245_885"   --->   Operation 1141 'add' 'ret_V_885' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_922 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_885, i32 10, i32 25"   --->   Operation 1142 'partselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1143 [1/1] (0.00ns)   --->   "%lhs_887 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_922, i10 0"   --->   Operation 1143 'bitconcatenate' 'lhs_887' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1144 [1/3] (0.00ns) (grouped into DSP with root node ret_V_886)   --->   "%mul_ln1245_886 = mul i26 %sext_ln1245_175, i26 %sext_ln1245_174"   --->   Operation 1144 'mul' 'mul_ln1245_886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1145 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_886 = add i26 %lhs_887, i26 %mul_ln1245_886"   --->   Operation 1145 'add' 'ret_V_886' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1146 [2/3] (0.99ns) (grouped into DSP with root node ret_V_887)   --->   "%mul_ln1245_887 = mul i26 %sext_ln1245_177, i26 %sext_ln1245_176"   --->   Operation 1146 'mul' 'mul_ln1245_887' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1245_178 = sext i16 %p_read_11"   --->   Operation 1147 'sext' 'sext_ln1245_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1148 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_89_load = load i16 %graph_pred_weights_V_0_89"   --->   Operation 1148 'load' 'graph_pred_weights_V_0_89_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1245_179 = sext i16 %graph_pred_weights_V_0_89_load"   --->   Operation 1149 'sext' 'sext_ln1245_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1150 [3/3] (0.99ns) (grouped into DSP with root node ret_V_888)   --->   "%mul_ln1245_888 = mul i26 %sext_ln1245_179, i26 %sext_ln1245_178"   --->   Operation 1150 'mul' 'mul_ln1245_888' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 91 <SV = 90> <Delay = 1.29>
ST_91 : Operation 1151 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read90"   --->   Operation 1151 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1152 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_886 = add i26 %lhs_887, i26 %mul_ln1245_886"   --->   Operation 1152 'add' 'ret_V_886' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_923 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_886, i32 10, i32 25"   --->   Operation 1153 'partselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1154 [1/1] (0.00ns)   --->   "%lhs_888 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_923, i10 0"   --->   Operation 1154 'bitconcatenate' 'lhs_888' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1155 [1/3] (0.00ns) (grouped into DSP with root node ret_V_887)   --->   "%mul_ln1245_887 = mul i26 %sext_ln1245_177, i26 %sext_ln1245_176"   --->   Operation 1155 'mul' 'mul_ln1245_887' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1156 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_887 = add i26 %lhs_888, i26 %mul_ln1245_887"   --->   Operation 1156 'add' 'ret_V_887' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1157 [2/3] (0.99ns) (grouped into DSP with root node ret_V_888)   --->   "%mul_ln1245_888 = mul i26 %sext_ln1245_179, i26 %sext_ln1245_178"   --->   Operation 1157 'mul' 'mul_ln1245_888' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1245_180 = sext i16 %p_read_10"   --->   Operation 1158 'sext' 'sext_ln1245_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1159 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_90_load = load i16 %graph_pred_weights_V_0_90"   --->   Operation 1159 'load' 'graph_pred_weights_V_0_90_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1245_181 = sext i16 %graph_pred_weights_V_0_90_load"   --->   Operation 1160 'sext' 'sext_ln1245_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1161 [3/3] (0.99ns) (grouped into DSP with root node ret_V_889)   --->   "%mul_ln1245_889 = mul i26 %sext_ln1245_181, i26 %sext_ln1245_180"   --->   Operation 1161 'mul' 'mul_ln1245_889' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 91> <Delay = 1.29>
ST_92 : Operation 1162 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read91"   --->   Operation 1162 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1163 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_887 = add i26 %lhs_888, i26 %mul_ln1245_887"   --->   Operation 1163 'add' 'ret_V_887' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_924 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_887, i32 10, i32 25"   --->   Operation 1164 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1165 [1/1] (0.00ns)   --->   "%lhs_889 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_924, i10 0"   --->   Operation 1165 'bitconcatenate' 'lhs_889' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1166 [1/3] (0.00ns) (grouped into DSP with root node ret_V_888)   --->   "%mul_ln1245_888 = mul i26 %sext_ln1245_179, i26 %sext_ln1245_178"   --->   Operation 1166 'mul' 'mul_ln1245_888' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1167 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_888 = add i26 %lhs_889, i26 %mul_ln1245_888"   --->   Operation 1167 'add' 'ret_V_888' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1168 [2/3] (0.99ns) (grouped into DSP with root node ret_V_889)   --->   "%mul_ln1245_889 = mul i26 %sext_ln1245_181, i26 %sext_ln1245_180"   --->   Operation 1168 'mul' 'mul_ln1245_889' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1245_182 = sext i16 %p_read_9"   --->   Operation 1169 'sext' 'sext_ln1245_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1170 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_91_load = load i16 %graph_pred_weights_V_0_91"   --->   Operation 1170 'load' 'graph_pred_weights_V_0_91_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1245_183 = sext i16 %graph_pred_weights_V_0_91_load"   --->   Operation 1171 'sext' 'sext_ln1245_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1172 [3/3] (0.99ns) (grouped into DSP with root node ret_V_890)   --->   "%mul_ln1245_890 = mul i26 %sext_ln1245_183, i26 %sext_ln1245_182"   --->   Operation 1172 'mul' 'mul_ln1245_890' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 93 <SV = 92> <Delay = 1.29>
ST_93 : Operation 1173 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read92"   --->   Operation 1173 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1174 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_888 = add i26 %lhs_889, i26 %mul_ln1245_888"   --->   Operation 1174 'add' 'ret_V_888' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_888, i32 10, i32 25"   --->   Operation 1175 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1176 [1/1] (0.00ns)   --->   "%lhs_890 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_925, i10 0"   --->   Operation 1176 'bitconcatenate' 'lhs_890' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node ret_V_889)   --->   "%mul_ln1245_889 = mul i26 %sext_ln1245_181, i26 %sext_ln1245_180"   --->   Operation 1177 'mul' 'mul_ln1245_889' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1178 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_889 = add i26 %lhs_890, i26 %mul_ln1245_889"   --->   Operation 1178 'add' 'ret_V_889' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1179 [2/3] (0.99ns) (grouped into DSP with root node ret_V_890)   --->   "%mul_ln1245_890 = mul i26 %sext_ln1245_183, i26 %sext_ln1245_182"   --->   Operation 1179 'mul' 'mul_ln1245_890' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln1245_184 = sext i16 %p_read_8"   --->   Operation 1180 'sext' 'sext_ln1245_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1181 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_92_load = load i16 %graph_pred_weights_V_0_92"   --->   Operation 1181 'load' 'graph_pred_weights_V_0_92_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1245_185 = sext i16 %graph_pred_weights_V_0_92_load"   --->   Operation 1182 'sext' 'sext_ln1245_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1183 [3/3] (0.99ns) (grouped into DSP with root node ret_V_891)   --->   "%mul_ln1245_891 = mul i26 %sext_ln1245_185, i26 %sext_ln1245_184"   --->   Operation 1183 'mul' 'mul_ln1245_891' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 1.29>
ST_94 : Operation 1184 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read93"   --->   Operation 1184 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1185 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_889 = add i26 %lhs_890, i26 %mul_ln1245_889"   --->   Operation 1185 'add' 'ret_V_889' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_889, i32 10, i32 25"   --->   Operation 1186 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1187 [1/1] (0.00ns)   --->   "%lhs_891 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_926, i10 0"   --->   Operation 1187 'bitconcatenate' 'lhs_891' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1188 [1/3] (0.00ns) (grouped into DSP with root node ret_V_890)   --->   "%mul_ln1245_890 = mul i26 %sext_ln1245_183, i26 %sext_ln1245_182"   --->   Operation 1188 'mul' 'mul_ln1245_890' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1189 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_890 = add i26 %lhs_891, i26 %mul_ln1245_890"   --->   Operation 1189 'add' 'ret_V_890' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1190 [2/3] (0.99ns) (grouped into DSP with root node ret_V_891)   --->   "%mul_ln1245_891 = mul i26 %sext_ln1245_185, i26 %sext_ln1245_184"   --->   Operation 1190 'mul' 'mul_ln1245_891' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1245_186 = sext i16 %p_read_7"   --->   Operation 1191 'sext' 'sext_ln1245_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1192 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_93_load = load i16 %graph_pred_weights_V_0_93"   --->   Operation 1192 'load' 'graph_pred_weights_V_0_93_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1245_187 = sext i16 %graph_pred_weights_V_0_93_load"   --->   Operation 1193 'sext' 'sext_ln1245_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1194 [3/3] (0.99ns) (grouped into DSP with root node ret_V_892)   --->   "%mul_ln1245_892 = mul i26 %sext_ln1245_187, i26 %sext_ln1245_186"   --->   Operation 1194 'mul' 'mul_ln1245_892' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 94> <Delay = 1.29>
ST_95 : Operation 1195 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read94"   --->   Operation 1195 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1196 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_890 = add i26 %lhs_891, i26 %mul_ln1245_890"   --->   Operation 1196 'add' 'ret_V_890' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_890, i32 10, i32 25"   --->   Operation 1197 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1198 [1/1] (0.00ns)   --->   "%lhs_892 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_927, i10 0"   --->   Operation 1198 'bitconcatenate' 'lhs_892' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1199 [1/3] (0.00ns) (grouped into DSP with root node ret_V_891)   --->   "%mul_ln1245_891 = mul i26 %sext_ln1245_185, i26 %sext_ln1245_184"   --->   Operation 1199 'mul' 'mul_ln1245_891' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1200 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_891 = add i26 %lhs_892, i26 %mul_ln1245_891"   --->   Operation 1200 'add' 'ret_V_891' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1201 [2/3] (0.99ns) (grouped into DSP with root node ret_V_892)   --->   "%mul_ln1245_892 = mul i26 %sext_ln1245_187, i26 %sext_ln1245_186"   --->   Operation 1201 'mul' 'mul_ln1245_892' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1245_188 = sext i16 %p_read_6"   --->   Operation 1202 'sext' 'sext_ln1245_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1203 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_94_load = load i16 %graph_pred_weights_V_0_94"   --->   Operation 1203 'load' 'graph_pred_weights_V_0_94_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1245_189 = sext i16 %graph_pred_weights_V_0_94_load"   --->   Operation 1204 'sext' 'sext_ln1245_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1205 [3/3] (0.99ns) (grouped into DSP with root node ret_V_893)   --->   "%mul_ln1245_893 = mul i26 %sext_ln1245_189, i26 %sext_ln1245_188"   --->   Operation 1205 'mul' 'mul_ln1245_893' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 95> <Delay = 1.29>
ST_96 : Operation 1206 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read95"   --->   Operation 1206 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1207 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_891 = add i26 %lhs_892, i26 %mul_ln1245_891"   --->   Operation 1207 'add' 'ret_V_891' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_928 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_891, i32 10, i32 25"   --->   Operation 1208 'partselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1209 [1/1] (0.00ns)   --->   "%lhs_893 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_928, i10 0"   --->   Operation 1209 'bitconcatenate' 'lhs_893' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1210 [1/3] (0.00ns) (grouped into DSP with root node ret_V_892)   --->   "%mul_ln1245_892 = mul i26 %sext_ln1245_187, i26 %sext_ln1245_186"   --->   Operation 1210 'mul' 'mul_ln1245_892' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1211 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_892 = add i26 %lhs_893, i26 %mul_ln1245_892"   --->   Operation 1211 'add' 'ret_V_892' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1212 [2/3] (0.99ns) (grouped into DSP with root node ret_V_893)   --->   "%mul_ln1245_893 = mul i26 %sext_ln1245_189, i26 %sext_ln1245_188"   --->   Operation 1212 'mul' 'mul_ln1245_893' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1245_190 = sext i16 %p_read_5"   --->   Operation 1213 'sext' 'sext_ln1245_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1214 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_95_load = load i16 %graph_pred_weights_V_0_95"   --->   Operation 1214 'load' 'graph_pred_weights_V_0_95_load' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln1245_191 = sext i16 %graph_pred_weights_V_0_95_load"   --->   Operation 1215 'sext' 'sext_ln1245_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1216 [3/3] (0.99ns) (grouped into DSP with root node ret_V_894)   --->   "%mul_ln1245_894 = mul i26 %sext_ln1245_191, i26 %sext_ln1245_190"   --->   Operation 1216 'mul' 'mul_ln1245_894' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 96> <Delay = 1.29>
ST_97 : Operation 1217 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read96"   --->   Operation 1217 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1218 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_892 = add i26 %lhs_893, i26 %mul_ln1245_892"   --->   Operation 1218 'add' 'ret_V_892' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_929 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_892, i32 10, i32 25"   --->   Operation 1219 'partselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1220 [1/1] (0.00ns)   --->   "%lhs_894 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_929, i10 0"   --->   Operation 1220 'bitconcatenate' 'lhs_894' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1221 [1/3] (0.00ns) (grouped into DSP with root node ret_V_893)   --->   "%mul_ln1245_893 = mul i26 %sext_ln1245_189, i26 %sext_ln1245_188"   --->   Operation 1221 'mul' 'mul_ln1245_893' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1222 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_893 = add i26 %lhs_894, i26 %mul_ln1245_893"   --->   Operation 1222 'add' 'ret_V_893' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1223 [2/3] (0.99ns) (grouped into DSP with root node ret_V_894)   --->   "%mul_ln1245_894 = mul i26 %sext_ln1245_191, i26 %sext_ln1245_190"   --->   Operation 1223 'mul' 'mul_ln1245_894' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln1245_192 = sext i16 %p_read_4"   --->   Operation 1224 'sext' 'sext_ln1245_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1225 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_96_load = load i16 %graph_pred_weights_V_0_96"   --->   Operation 1225 'load' 'graph_pred_weights_V_0_96_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1245_193 = sext i16 %graph_pred_weights_V_0_96_load"   --->   Operation 1226 'sext' 'sext_ln1245_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1227 [3/3] (0.99ns) (grouped into DSP with root node ret_V_895)   --->   "%mul_ln1245_895 = mul i26 %sext_ln1245_193, i26 %sext_ln1245_192"   --->   Operation 1227 'mul' 'mul_ln1245_895' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 97> <Delay = 1.29>
ST_98 : Operation 1228 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read97"   --->   Operation 1228 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1229 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_893 = add i26 %lhs_894, i26 %mul_ln1245_893"   --->   Operation 1229 'add' 'ret_V_893' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_930 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_893, i32 10, i32 25"   --->   Operation 1230 'partselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1231 [1/1] (0.00ns)   --->   "%lhs_895 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_930, i10 0"   --->   Operation 1231 'bitconcatenate' 'lhs_895' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1232 [1/3] (0.00ns) (grouped into DSP with root node ret_V_894)   --->   "%mul_ln1245_894 = mul i26 %sext_ln1245_191, i26 %sext_ln1245_190"   --->   Operation 1232 'mul' 'mul_ln1245_894' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1233 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_894 = add i26 %lhs_895, i26 %mul_ln1245_894"   --->   Operation 1233 'add' 'ret_V_894' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1234 [2/3] (0.99ns) (grouped into DSP with root node ret_V_895)   --->   "%mul_ln1245_895 = mul i26 %sext_ln1245_193, i26 %sext_ln1245_192"   --->   Operation 1234 'mul' 'mul_ln1245_895' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1245_194 = sext i16 %p_read_3"   --->   Operation 1235 'sext' 'sext_ln1245_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1236 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_97_load = load i16 %graph_pred_weights_V_0_97"   --->   Operation 1236 'load' 'graph_pred_weights_V_0_97_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1245_195 = sext i16 %graph_pred_weights_V_0_97_load"   --->   Operation 1237 'sext' 'sext_ln1245_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1238 [3/3] (0.99ns) (grouped into DSP with root node ret_V_896)   --->   "%mul_ln1245_896 = mul i26 %sext_ln1245_195, i26 %sext_ln1245_194"   --->   Operation 1238 'mul' 'mul_ln1245_896' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 98> <Delay = 1.29>
ST_99 : Operation 1239 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read98"   --->   Operation 1239 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1240 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_894 = add i26 %lhs_895, i26 %mul_ln1245_894"   --->   Operation 1240 'add' 'ret_V_894' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_931 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_894, i32 10, i32 25"   --->   Operation 1241 'partselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1242 [1/1] (0.00ns)   --->   "%lhs_896 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_931, i10 0"   --->   Operation 1242 'bitconcatenate' 'lhs_896' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1243 [1/3] (0.00ns) (grouped into DSP with root node ret_V_895)   --->   "%mul_ln1245_895 = mul i26 %sext_ln1245_193, i26 %sext_ln1245_192"   --->   Operation 1243 'mul' 'mul_ln1245_895' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1244 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_895 = add i26 %lhs_896, i26 %mul_ln1245_895"   --->   Operation 1244 'add' 'ret_V_895' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1245 [2/3] (0.99ns) (grouped into DSP with root node ret_V_896)   --->   "%mul_ln1245_896 = mul i26 %sext_ln1245_195, i26 %sext_ln1245_194"   --->   Operation 1245 'mul' 'mul_ln1245_896' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1245_196 = sext i16 %p_read_2"   --->   Operation 1246 'sext' 'sext_ln1245_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1247 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_98_load = load i16 %graph_pred_weights_V_0_98"   --->   Operation 1247 'load' 'graph_pred_weights_V_0_98_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1245_197 = sext i16 %graph_pred_weights_V_0_98_load"   --->   Operation 1248 'sext' 'sext_ln1245_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1249 [3/3] (0.99ns) (grouped into DSP with root node ret_V_897)   --->   "%mul_ln1245_897 = mul i26 %sext_ln1245_197, i26 %sext_ln1245_196"   --->   Operation 1249 'mul' 'mul_ln1245_897' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 1.29>
ST_100 : Operation 1250 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read99"   --->   Operation 1250 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1251 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_895 = add i26 %lhs_896, i26 %mul_ln1245_895"   --->   Operation 1251 'add' 'ret_V_895' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_932 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_895, i32 10, i32 25"   --->   Operation 1252 'partselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1253 [1/1] (0.00ns)   --->   "%lhs_897 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_932, i10 0"   --->   Operation 1253 'bitconcatenate' 'lhs_897' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1254 [1/3] (0.00ns) (grouped into DSP with root node ret_V_896)   --->   "%mul_ln1245_896 = mul i26 %sext_ln1245_195, i26 %sext_ln1245_194"   --->   Operation 1254 'mul' 'mul_ln1245_896' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1255 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_896 = add i26 %lhs_897, i26 %mul_ln1245_896"   --->   Operation 1255 'add' 'ret_V_896' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1256 [2/3] (0.99ns) (grouped into DSP with root node ret_V_897)   --->   "%mul_ln1245_897 = mul i26 %sext_ln1245_197, i26 %sext_ln1245_196"   --->   Operation 1256 'mul' 'mul_ln1245_897' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln1245_198 = sext i16 %p_read_1"   --->   Operation 1257 'sext' 'sext_ln1245_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1258 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_0_99_load = load i16 %graph_pred_weights_V_0_99"   --->   Operation 1258 'load' 'graph_pred_weights_V_0_99_load' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1245_199 = sext i16 %graph_pred_weights_V_0_99_load"   --->   Operation 1259 'sext' 'sext_ln1245_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1260 [3/3] (0.99ns) (grouped into DSP with root node ret_V_898)   --->   "%mul_ln1245_898 = mul i26 %sext_ln1245_199, i26 %sext_ln1245_198"   --->   Operation 1260 'mul' 'mul_ln1245_898' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 101 <SV = 100> <Delay = 1.29>
ST_101 : Operation 1261 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_896 = add i26 %lhs_897, i26 %mul_ln1245_896"   --->   Operation 1261 'add' 'ret_V_896' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_896, i32 10, i32 25"   --->   Operation 1262 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1263 [1/1] (0.00ns)   --->   "%lhs_898 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_933, i10 0"   --->   Operation 1263 'bitconcatenate' 'lhs_898' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1264 [1/3] (0.00ns) (grouped into DSP with root node ret_V_897)   --->   "%mul_ln1245_897 = mul i26 %sext_ln1245_197, i26 %sext_ln1245_196"   --->   Operation 1264 'mul' 'mul_ln1245_897' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1265 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_897 = add i26 %lhs_898, i26 %mul_ln1245_897"   --->   Operation 1265 'add' 'ret_V_897' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1266 [2/3] (0.99ns) (grouped into DSP with root node ret_V_898)   --->   "%mul_ln1245_898 = mul i26 %sext_ln1245_199, i26 %sext_ln1245_198"   --->   Operation 1266 'mul' 'mul_ln1245_898' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 1.29>
ST_102 : Operation 1267 [1/1] (1.21ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_r"   --->   Operation 1267 'read' 'output_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_102 : Operation 1268 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_897 = add i26 %lhs_898, i26 %mul_ln1245_897"   --->   Operation 1268 'add' 'ret_V_897' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_934 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_897, i32 10, i32 25"   --->   Operation 1269 'partselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1270 [1/1] (0.00ns)   --->   "%lhs_899 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_934, i10 0"   --->   Operation 1270 'bitconcatenate' 'lhs_899' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1271 [1/3] (0.00ns) (grouped into DSP with root node ret_V_898)   --->   "%mul_ln1245_898 = mul i26 %sext_ln1245_199, i26 %sext_ln1245_198"   --->   Operation 1271 'mul' 'mul_ln1245_898' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1272 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_898 = add i26 %lhs_899, i26 %mul_ln1245_898"   --->   Operation 1272 'add' 'ret_V_898' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %output_read" [example-4/src/linear.cc:45]   --->   Operation 1273 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %output_read, i32 7, i32 63" [example-4/src/linear.cc:45]   --->   Operation 1274 'partselect' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 1275 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_898 = add i26 %lhs_899, i26 %mul_ln1245_898"   --->   Operation 1275 'add' 'ret_V_898' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1276 [1/1] (0.00ns)   --->   "%out_el_V = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %ret_V_898, i32 10, i32 25"   --->   Operation 1276 'partselect' 'out_el_V' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %out_el_V" [example-4/src/linear.cc:45]   --->   Operation 1277 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %trunc_ln45" [example-4/src/linear.cc:45]   --->   Operation 1278 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1279 [1/1] (0.66ns)   --->   "%shl_ln45 = shl i128 3, i128 %zext_ln45_1" [example-4/src/linear.cc:45]   --->   Operation 1279 'shl' 'shl_ln45' <Predicate = true> <Delay = 0.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln45_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln45, i3 0" [example-4/src/linear.cc:45]   --->   Operation 1280 'bitconcatenate' 'shl_ln45_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i10 %shl_ln45_1" [example-4/src/linear.cc:45]   --->   Operation 1281 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1282 [1/1] (0.84ns)   --->   "%shl_ln45_2 = shl i1024 %zext_ln45, i1024 %zext_ln45_3" [example-4/src/linear.cc:45]   --->   Operation 1282 'shl' 'shl_ln45_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i57 %trunc_ln45_1" [example-4/src/linear.cc:45]   --->   Operation 1283 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1284 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i1024 %mem, i64 %sext_ln45" [example-4/src/linear.cc:45]   --->   Operation 1284 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1285 [1/1] (2.43ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i1024, i1024 %mem_addr, i32 1" [example-4/src/linear.cc:45]   --->   Operation 1285 'writereq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 1286 [1/1] (2.43ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.p1i1024, i1024 %mem_addr, i1024 %shl_ln45_2, i128 %shl_ln45" [example-4/src/linear.cc:45]   --->   Operation 1286 'write' 'write_ln45' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 1287 [68/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1287 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 1288 [67/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1288 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 1289 [66/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1289 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 1290 [65/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1290 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 1291 [64/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1291 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 1292 [63/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1292 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.43>
ST_111 : Operation 1293 [62/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1293 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 1294 [61/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1294 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.43>
ST_113 : Operation 1295 [60/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1295 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 1296 [59/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1296 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 1297 [58/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1297 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 1298 [57/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1298 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 1299 [56/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1299 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 1300 [55/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1300 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 1301 [54/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1301 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 1302 [53/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1302 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 1303 [52/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1303 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 1304 [51/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1304 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 1305 [50/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1305 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 1306 [49/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1306 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 1307 [48/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1307 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 1308 [47/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1308 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 1309 [46/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1309 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 2.43>
ST_128 : Operation 1310 [45/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1310 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 2.43>
ST_129 : Operation 1311 [44/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1311 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 2.43>
ST_130 : Operation 1312 [43/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1312 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 2.43>
ST_131 : Operation 1313 [42/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1313 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 2.43>
ST_132 : Operation 1314 [41/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1314 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 2.43>
ST_133 : Operation 1315 [40/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1315 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 2.43>
ST_134 : Operation 1316 [39/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1316 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 2.43>
ST_135 : Operation 1317 [38/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1317 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 135> <Delay = 2.43>
ST_136 : Operation 1318 [37/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1318 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 2.43>
ST_137 : Operation 1319 [36/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1319 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 2.43>
ST_138 : Operation 1320 [35/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1320 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 2.43>
ST_139 : Operation 1321 [34/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1321 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 2.43>
ST_140 : Operation 1322 [33/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1322 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 2.43>
ST_141 : Operation 1323 [32/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1323 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 141> <Delay = 2.43>
ST_142 : Operation 1324 [31/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1324 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 2.43>
ST_143 : Operation 1325 [30/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1325 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 2.43>
ST_144 : Operation 1326 [29/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1326 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 2.43>
ST_145 : Operation 1327 [28/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1327 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 2.43>
ST_146 : Operation 1328 [27/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1328 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 2.43>
ST_147 : Operation 1329 [26/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1329 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 147> <Delay = 2.43>
ST_148 : Operation 1330 [25/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1330 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 2.43>
ST_149 : Operation 1331 [24/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1331 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 2.43>
ST_150 : Operation 1332 [23/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1332 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 2.43>
ST_151 : Operation 1333 [22/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1333 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 2.43>
ST_152 : Operation 1334 [21/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1334 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 2.43>
ST_153 : Operation 1335 [20/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1335 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 153> <Delay = 2.43>
ST_154 : Operation 1336 [19/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1336 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 2.43>
ST_155 : Operation 1337 [18/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1337 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 2.43>
ST_156 : Operation 1338 [17/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1338 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 2.43>
ST_157 : Operation 1339 [16/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1339 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 2.43>
ST_158 : Operation 1340 [15/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1340 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 2.43>
ST_159 : Operation 1341 [14/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1341 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 159> <Delay = 2.43>
ST_160 : Operation 1342 [13/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1342 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 2.43>
ST_161 : Operation 1343 [12/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1343 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 2.43>
ST_162 : Operation 1344 [11/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1344 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 2.43>
ST_163 : Operation 1345 [10/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1345 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 2.43>
ST_164 : Operation 1346 [9/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1346 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 2.43>
ST_165 : Operation 1347 [8/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1347 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 165> <Delay = 2.43>
ST_166 : Operation 1348 [7/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1348 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 2.43>
ST_167 : Operation 1349 [6/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1349 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 2.43>
ST_168 : Operation 1350 [5/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1350 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 2.43>
ST_169 : Operation 1351 [4/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1351 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 2.43>
ST_170 : Operation 1352 [3/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1352 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 2.43>
ST_171 : Operation 1353 [2/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1353 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 171> <Delay = 2.43>
ST_172 : Operation 1354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 1354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 1355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1356 [1/68] (2.43ns)   --->   "%empty_367 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %mem_addr" [example-4/src/linear.cc:45]   --->   Operation 1356 'writeresp' 'empty_367' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 1357 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [example-4/src/linear.cc:48]   --->   Operation 1357 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('p_read_100') on port 'p_read' [304]  (0 ns)
	'mul' operation of DSP[313] ('mul_ln1245') [311]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[313] ('mul_ln1245') [311]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[320] ('mul_ln1245_800') [319]  (0.996 ns)

 <State 4>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[313] ('ret.V') [313]  (0.645 ns)
	'add' operation of DSP[320] ('ret.V') [320]  (0.645 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[320] ('ret.V') [320]  (0.645 ns)
	'add' operation of DSP[327] ('ret.V') [327]  (0.645 ns)

 <State 6>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[327] ('ret.V') [327]  (0.645 ns)
	'add' operation of DSP[334] ('ret.V') [334]  (0.645 ns)

 <State 7>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[334] ('ret.V') [334]  (0.645 ns)
	'add' operation of DSP[341] ('ret.V') [341]  (0.645 ns)

 <State 8>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[341] ('ret.V') [341]  (0.645 ns)
	'add' operation of DSP[348] ('ret.V') [348]  (0.645 ns)

 <State 9>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[348] ('ret.V') [348]  (0.645 ns)
	'add' operation of DSP[355] ('ret.V') [355]  (0.645 ns)

 <State 10>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[355] ('ret.V') [355]  (0.645 ns)
	'add' operation of DSP[362] ('ret.V') [362]  (0.645 ns)

 <State 11>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[362] ('ret.V') [362]  (0.645 ns)
	'add' operation of DSP[369] ('ret.V') [369]  (0.645 ns)

 <State 12>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[369] ('ret.V') [369]  (0.645 ns)
	'add' operation of DSP[376] ('ret.V') [376]  (0.645 ns)

 <State 13>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[376] ('ret.V') [376]  (0.645 ns)
	'add' operation of DSP[383] ('ret.V') [383]  (0.645 ns)

 <State 14>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[383] ('ret.V') [383]  (0.645 ns)
	'add' operation of DSP[390] ('ret.V') [390]  (0.645 ns)

 <State 15>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[390] ('ret.V') [390]  (0.645 ns)
	'add' operation of DSP[397] ('ret.V') [397]  (0.645 ns)

 <State 16>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[397] ('ret.V') [397]  (0.645 ns)
	'add' operation of DSP[404] ('ret.V') [404]  (0.645 ns)

 <State 17>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[404] ('ret.V') [404]  (0.645 ns)
	'add' operation of DSP[411] ('ret.V') [411]  (0.645 ns)

 <State 18>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[411] ('ret.V') [411]  (0.645 ns)
	'add' operation of DSP[418] ('ret.V') [418]  (0.645 ns)

 <State 19>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[418] ('ret.V') [418]  (0.645 ns)
	'add' operation of DSP[425] ('ret.V') [425]  (0.645 ns)

 <State 20>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[425] ('ret.V') [425]  (0.645 ns)
	'add' operation of DSP[432] ('ret.V') [432]  (0.645 ns)

 <State 21>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[432] ('ret.V') [432]  (0.645 ns)
	'add' operation of DSP[439] ('ret.V') [439]  (0.645 ns)

 <State 22>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[439] ('ret.V') [439]  (0.645 ns)
	'add' operation of DSP[446] ('ret.V') [446]  (0.645 ns)

 <State 23>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[446] ('ret.V') [446]  (0.645 ns)
	'add' operation of DSP[453] ('ret.V') [453]  (0.645 ns)

 <State 24>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[453] ('ret.V') [453]  (0.645 ns)
	'add' operation of DSP[460] ('ret.V') [460]  (0.645 ns)

 <State 25>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[460] ('ret.V') [460]  (0.645 ns)
	'add' operation of DSP[467] ('ret.V') [467]  (0.645 ns)

 <State 26>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[467] ('ret.V') [467]  (0.645 ns)
	'add' operation of DSP[474] ('ret.V') [474]  (0.645 ns)

 <State 27>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[474] ('ret.V') [474]  (0.645 ns)
	'add' operation of DSP[481] ('ret.V') [481]  (0.645 ns)

 <State 28>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[481] ('ret.V') [481]  (0.645 ns)
	'add' operation of DSP[488] ('ret.V') [488]  (0.645 ns)

 <State 29>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[488] ('ret.V') [488]  (0.645 ns)
	'add' operation of DSP[495] ('ret.V') [495]  (0.645 ns)

 <State 30>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[495] ('ret.V') [495]  (0.645 ns)
	'add' operation of DSP[502] ('ret.V') [502]  (0.645 ns)

 <State 31>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[502] ('ret.V') [502]  (0.645 ns)
	'add' operation of DSP[509] ('ret.V') [509]  (0.645 ns)

 <State 32>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[509] ('ret.V') [509]  (0.645 ns)
	'add' operation of DSP[516] ('ret.V') [516]  (0.645 ns)

 <State 33>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[516] ('ret.V') [516]  (0.645 ns)
	'add' operation of DSP[523] ('ret.V') [523]  (0.645 ns)

 <State 34>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[523] ('ret.V') [523]  (0.645 ns)
	'add' operation of DSP[530] ('ret.V') [530]  (0.645 ns)

 <State 35>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[530] ('ret.V') [530]  (0.645 ns)
	'add' operation of DSP[537] ('ret.V') [537]  (0.645 ns)

 <State 36>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[537] ('ret.V') [537]  (0.645 ns)
	'add' operation of DSP[544] ('ret.V') [544]  (0.645 ns)

 <State 37>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[544] ('ret.V') [544]  (0.645 ns)
	'add' operation of DSP[551] ('ret.V') [551]  (0.645 ns)

 <State 38>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[551] ('ret.V') [551]  (0.645 ns)
	'add' operation of DSP[558] ('ret.V') [558]  (0.645 ns)

 <State 39>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[558] ('ret.V') [558]  (0.645 ns)
	'add' operation of DSP[565] ('ret.V') [565]  (0.645 ns)

 <State 40>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[565] ('ret.V') [565]  (0.645 ns)
	'add' operation of DSP[572] ('ret.V') [572]  (0.645 ns)

 <State 41>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[572] ('ret.V') [572]  (0.645 ns)
	'add' operation of DSP[579] ('ret.V') [579]  (0.645 ns)

 <State 42>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[579] ('ret.V') [579]  (0.645 ns)
	'add' operation of DSP[586] ('ret.V') [586]  (0.645 ns)

 <State 43>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[586] ('ret.V') [586]  (0.645 ns)
	'add' operation of DSP[593] ('ret.V') [593]  (0.645 ns)

 <State 44>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[593] ('ret.V') [593]  (0.645 ns)
	'add' operation of DSP[600] ('ret.V') [600]  (0.645 ns)

 <State 45>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[600] ('ret.V') [600]  (0.645 ns)
	'add' operation of DSP[607] ('ret.V') [607]  (0.645 ns)

 <State 46>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[607] ('ret.V') [607]  (0.645 ns)
	'add' operation of DSP[614] ('ret.V') [614]  (0.645 ns)

 <State 47>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[614] ('ret.V') [614]  (0.645 ns)
	'add' operation of DSP[621] ('ret.V') [621]  (0.645 ns)

 <State 48>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[621] ('ret.V') [621]  (0.645 ns)
	'add' operation of DSP[628] ('ret.V') [628]  (0.645 ns)

 <State 49>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[628] ('ret.V') [628]  (0.645 ns)
	'add' operation of DSP[635] ('ret.V') [635]  (0.645 ns)

 <State 50>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[635] ('ret.V') [635]  (0.645 ns)
	'add' operation of DSP[642] ('ret.V') [642]  (0.645 ns)

 <State 51>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[642] ('ret.V') [642]  (0.645 ns)
	'add' operation of DSP[649] ('ret.V') [649]  (0.645 ns)

 <State 52>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[649] ('ret.V') [649]  (0.645 ns)
	'add' operation of DSP[656] ('ret.V') [656]  (0.645 ns)

 <State 53>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[656] ('ret.V') [656]  (0.645 ns)
	'add' operation of DSP[663] ('ret.V') [663]  (0.645 ns)

 <State 54>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[663] ('ret.V') [663]  (0.645 ns)
	'add' operation of DSP[670] ('ret.V') [670]  (0.645 ns)

 <State 55>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[670] ('ret.V') [670]  (0.645 ns)
	'add' operation of DSP[677] ('ret.V') [677]  (0.645 ns)

 <State 56>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[677] ('ret.V') [677]  (0.645 ns)
	'add' operation of DSP[684] ('ret.V') [684]  (0.645 ns)

 <State 57>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[684] ('ret.V') [684]  (0.645 ns)
	'add' operation of DSP[691] ('ret.V') [691]  (0.645 ns)

 <State 58>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[691] ('ret.V') [691]  (0.645 ns)
	'add' operation of DSP[698] ('ret.V') [698]  (0.645 ns)

 <State 59>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[698] ('ret.V') [698]  (0.645 ns)
	'add' operation of DSP[705] ('ret.V') [705]  (0.645 ns)

 <State 60>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[705] ('ret.V') [705]  (0.645 ns)
	'add' operation of DSP[712] ('ret.V') [712]  (0.645 ns)

 <State 61>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[712] ('ret.V') [712]  (0.645 ns)
	'add' operation of DSP[719] ('ret.V') [719]  (0.645 ns)

 <State 62>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[719] ('ret.V') [719]  (0.645 ns)
	'add' operation of DSP[726] ('ret.V') [726]  (0.645 ns)

 <State 63>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[726] ('ret.V') [726]  (0.645 ns)
	'add' operation of DSP[733] ('ret.V') [733]  (0.645 ns)

 <State 64>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[733] ('ret.V') [733]  (0.645 ns)
	'add' operation of DSP[740] ('ret.V') [740]  (0.645 ns)

 <State 65>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[740] ('ret.V') [740]  (0.645 ns)
	'add' operation of DSP[747] ('ret.V') [747]  (0.645 ns)

 <State 66>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[747] ('ret.V') [747]  (0.645 ns)
	'add' operation of DSP[754] ('ret.V') [754]  (0.645 ns)

 <State 67>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[754] ('ret.V') [754]  (0.645 ns)
	'add' operation of DSP[761] ('ret.V') [761]  (0.645 ns)

 <State 68>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[761] ('ret.V') [761]  (0.645 ns)
	'add' operation of DSP[768] ('ret.V') [768]  (0.645 ns)

 <State 69>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[768] ('ret.V') [768]  (0.645 ns)
	'add' operation of DSP[775] ('ret.V') [775]  (0.645 ns)

 <State 70>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[775] ('ret.V') [775]  (0.645 ns)
	'add' operation of DSP[782] ('ret.V') [782]  (0.645 ns)

 <State 71>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[782] ('ret.V') [782]  (0.645 ns)
	'add' operation of DSP[789] ('ret.V') [789]  (0.645 ns)

 <State 72>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[789] ('ret.V') [789]  (0.645 ns)
	'add' operation of DSP[796] ('ret.V') [796]  (0.645 ns)

 <State 73>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[796] ('ret.V') [796]  (0.645 ns)
	'add' operation of DSP[803] ('ret.V') [803]  (0.645 ns)

 <State 74>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[803] ('ret.V') [803]  (0.645 ns)
	'add' operation of DSP[810] ('ret.V') [810]  (0.645 ns)

 <State 75>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[810] ('ret.V') [810]  (0.645 ns)
	'add' operation of DSP[817] ('ret.V') [817]  (0.645 ns)

 <State 76>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[817] ('ret.V') [817]  (0.645 ns)
	'add' operation of DSP[824] ('ret.V') [824]  (0.645 ns)

 <State 77>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[824] ('ret.V') [824]  (0.645 ns)
	'add' operation of DSP[831] ('ret.V') [831]  (0.645 ns)

 <State 78>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[831] ('ret.V') [831]  (0.645 ns)
	'add' operation of DSP[838] ('ret.V') [838]  (0.645 ns)

 <State 79>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[838] ('ret.V') [838]  (0.645 ns)
	'add' operation of DSP[845] ('ret.V') [845]  (0.645 ns)

 <State 80>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[845] ('ret.V') [845]  (0.645 ns)
	'add' operation of DSP[852] ('ret.V') [852]  (0.645 ns)

 <State 81>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[852] ('ret.V') [852]  (0.645 ns)
	'add' operation of DSP[859] ('ret.V') [859]  (0.645 ns)

 <State 82>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[859] ('ret.V') [859]  (0.645 ns)
	'add' operation of DSP[866] ('ret.V') [866]  (0.645 ns)

 <State 83>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[866] ('ret.V') [866]  (0.645 ns)
	'add' operation of DSP[873] ('ret.V') [873]  (0.645 ns)

 <State 84>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[873] ('ret.V') [873]  (0.645 ns)
	'add' operation of DSP[880] ('ret.V') [880]  (0.645 ns)

 <State 85>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[880] ('ret.V') [880]  (0.645 ns)
	'add' operation of DSP[887] ('ret.V') [887]  (0.645 ns)

 <State 86>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[887] ('ret.V') [887]  (0.645 ns)
	'add' operation of DSP[894] ('ret.V') [894]  (0.645 ns)

 <State 87>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[894] ('ret.V') [894]  (0.645 ns)
	'add' operation of DSP[901] ('ret.V') [901]  (0.645 ns)

 <State 88>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[901] ('ret.V') [901]  (0.645 ns)
	'add' operation of DSP[908] ('ret.V') [908]  (0.645 ns)

 <State 89>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[908] ('ret.V') [908]  (0.645 ns)
	'add' operation of DSP[915] ('ret.V') [915]  (0.645 ns)

 <State 90>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[915] ('ret.V') [915]  (0.645 ns)
	'add' operation of DSP[922] ('ret.V') [922]  (0.645 ns)

 <State 91>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[922] ('ret.V') [922]  (0.645 ns)
	'add' operation of DSP[929] ('ret.V') [929]  (0.645 ns)

 <State 92>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[929] ('ret.V') [929]  (0.645 ns)
	'add' operation of DSP[936] ('ret.V') [936]  (0.645 ns)

 <State 93>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[936] ('ret.V') [936]  (0.645 ns)
	'add' operation of DSP[943] ('ret.V') [943]  (0.645 ns)

 <State 94>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[943] ('ret.V') [943]  (0.645 ns)
	'add' operation of DSP[950] ('ret.V') [950]  (0.645 ns)

 <State 95>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[950] ('ret.V') [950]  (0.645 ns)
	'add' operation of DSP[957] ('ret.V') [957]  (0.645 ns)

 <State 96>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[957] ('ret.V') [957]  (0.645 ns)
	'add' operation of DSP[964] ('ret.V') [964]  (0.645 ns)

 <State 97>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[964] ('ret.V') [964]  (0.645 ns)
	'add' operation of DSP[971] ('ret.V') [971]  (0.645 ns)

 <State 98>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[971] ('ret.V') [971]  (0.645 ns)
	'add' operation of DSP[978] ('ret.V') [978]  (0.645 ns)

 <State 99>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[978] ('ret.V') [978]  (0.645 ns)
	'add' operation of DSP[985] ('ret.V') [985]  (0.645 ns)

 <State 100>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[985] ('ret.V') [985]  (0.645 ns)
	'add' operation of DSP[992] ('ret.V') [992]  (0.645 ns)

 <State 101>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[992] ('ret.V') [992]  (0.645 ns)
	'add' operation of DSP[999] ('ret.V') [999]  (0.645 ns)

 <State 102>: 1.29ns
The critical path consists of the following:
	'add' operation of DSP[999] ('ret.V') [999]  (0.645 ns)
	'add' operation of DSP[1006] ('ret.V') [1006]  (0.645 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', example-4/src/linear.cc:45) [1017]  (0 ns)
	bus request operation ('empty', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1018]  (2.43 ns)

 <State 104>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln45', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1019]  (2.43 ns)

 <State 105>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 106>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 108>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 109>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 110>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 111>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 112>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 113>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 114>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 115>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 116>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 117>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 118>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 119>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 120>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 121>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 122>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 123>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 124>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 125>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 126>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 127>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 129>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 130>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 131>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 132>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 133>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 134>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 135>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 136>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 137>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 138>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 139>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 140>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 141>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 142>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 143>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 145>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 146>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 147>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 148>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 149>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 150>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 151>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 152>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 153>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 154>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 155>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 156>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 157>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 158>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 159>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 160>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 161>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 162>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 164>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 165>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 166>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 167>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 168>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 169>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 170>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 171>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)

 <State 172>: 2.43ns
The critical path consists of the following:
	bus response operation ('empty_367', example-4/src/linear.cc:45) on port 'mem' (example-4/src/linear.cc:45) [1020]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
