/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* BUZ */
#define BUZ__0__INTTYPE CYREG_PICU15_INTTYPE3
#define BUZ__0__MASK 0x08u
#define BUZ__0__PC CYREG_IO_PC_PRT15_PC3
#define BUZ__0__PORT 15u
#define BUZ__0__SHIFT 3u
#define BUZ__AG CYREG_PRT15_AG
#define BUZ__AMUX CYREG_PRT15_AMUX
#define BUZ__BIE CYREG_PRT15_BIE
#define BUZ__BIT_MASK CYREG_PRT15_BIT_MASK
#define BUZ__BYP CYREG_PRT15_BYP
#define BUZ__CTL CYREG_PRT15_CTL
#define BUZ__DM0 CYREG_PRT15_DM0
#define BUZ__DM1 CYREG_PRT15_DM1
#define BUZ__DM2 CYREG_PRT15_DM2
#define BUZ__DR CYREG_PRT15_DR
#define BUZ__INP_DIS CYREG_PRT15_INP_DIS
#define BUZ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define BUZ__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define BUZ__LCD_EN CYREG_PRT15_LCD_EN
#define BUZ__MASK 0x08u
#define BUZ__PORT 15u
#define BUZ__PRT CYREG_PRT15_PRT
#define BUZ__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define BUZ__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define BUZ__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define BUZ__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define BUZ__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define BUZ__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define BUZ__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define BUZ__PS CYREG_PRT15_PS
#define BUZ__SHIFT 3u
#define BUZ__SLW CYREG_PRT15_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* LED_B */
#define LED_B__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LED_B__0__MASK 0x20u
#define LED_B__0__PC CYREG_IO_PC_PRT15_PC5
#define LED_B__0__PORT 15u
#define LED_B__0__SHIFT 5u
#define LED_B__AG CYREG_PRT15_AG
#define LED_B__AMUX CYREG_PRT15_AMUX
#define LED_B__BIE CYREG_PRT15_BIE
#define LED_B__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_B__BYP CYREG_PRT15_BYP
#define LED_B__CTL CYREG_PRT15_CTL
#define LED_B__DM0 CYREG_PRT15_DM0
#define LED_B__DM1 CYREG_PRT15_DM1
#define LED_B__DM2 CYREG_PRT15_DM2
#define LED_B__DR CYREG_PRT15_DR
#define LED_B__INP_DIS CYREG_PRT15_INP_DIS
#define LED_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_B__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_B__LCD_EN CYREG_PRT15_LCD_EN
#define LED_B__MASK 0x20u
#define LED_B__PORT 15u
#define LED_B__PRT CYREG_PRT15_PRT
#define LED_B__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_B__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_B__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_B__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_B__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_B__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_B__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_B__PS CYREG_PRT15_PS
#define LED_B__SHIFT 5u
#define LED_B__SLW CYREG_PRT15_SLW

/* LED_G */
#define LED_G__0__INTTYPE CYREG_PICU15_INTTYPE4
#define LED_G__0__MASK 0x10u
#define LED_G__0__PC CYREG_IO_PC_PRT15_PC4
#define LED_G__0__PORT 15u
#define LED_G__0__SHIFT 4u
#define LED_G__AG CYREG_PRT15_AG
#define LED_G__AMUX CYREG_PRT15_AMUX
#define LED_G__BIE CYREG_PRT15_BIE
#define LED_G__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_G__BYP CYREG_PRT15_BYP
#define LED_G__CTL CYREG_PRT15_CTL
#define LED_G__DM0 CYREG_PRT15_DM0
#define LED_G__DM1 CYREG_PRT15_DM1
#define LED_G__DM2 CYREG_PRT15_DM2
#define LED_G__DR CYREG_PRT15_DR
#define LED_G__INP_DIS CYREG_PRT15_INP_DIS
#define LED_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_G__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_G__LCD_EN CYREG_PRT15_LCD_EN
#define LED_G__MASK 0x10u
#define LED_G__PORT 15u
#define LED_G__PRT CYREG_PRT15_PRT
#define LED_G__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_G__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_G__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_G__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_G__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_G__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_G__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_G__PS CYREG_PRT15_PS
#define LED_G__SHIFT 4u
#define LED_G__SLW CYREG_PRT15_SLW

/* LED_R */
#define LED_R__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LED_R__0__MASK 0x02u
#define LED_R__0__PC CYREG_PRT0_PC1
#define LED_R__0__PORT 0u
#define LED_R__0__SHIFT 1u
#define LED_R__AG CYREG_PRT0_AG
#define LED_R__AMUX CYREG_PRT0_AMUX
#define LED_R__BIE CYREG_PRT0_BIE
#define LED_R__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_R__BYP CYREG_PRT0_BYP
#define LED_R__CTL CYREG_PRT0_CTL
#define LED_R__DM0 CYREG_PRT0_DM0
#define LED_R__DM1 CYREG_PRT0_DM1
#define LED_R__DM2 CYREG_PRT0_DM2
#define LED_R__DR CYREG_PRT0_DR
#define LED_R__INP_DIS CYREG_PRT0_INP_DIS
#define LED_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_R__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_R__LCD_EN CYREG_PRT0_LCD_EN
#define LED_R__MASK 0x02u
#define LED_R__PORT 0u
#define LED_R__PRT CYREG_PRT0_PRT
#define LED_R__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_R__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_R__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_R__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_R__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_R__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_R__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_R__PS CYREG_PRT0_PS
#define LED_R__SHIFT 1u
#define LED_R__SLW CYREG_PRT0_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* PWM_BUZ */
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_BUZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_BUZ_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_BUZ_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_BUZ_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_BUZ_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_BUZ_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_BUZ_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_BUZ_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_BUZ_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_BUZ_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_BUZ_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_BUZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PWM_LED */
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PWM_LED_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_LED_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_LED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PWM_LED_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_LED_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_LED_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_LED_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_LED_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_LED_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Pin_BAT */
#define Pin_BAT__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_BAT__0__MASK 0x80u
#define Pin_BAT__0__PC CYREG_PRT0_PC7
#define Pin_BAT__0__PORT 0u
#define Pin_BAT__0__SHIFT 7u
#define Pin_BAT__AG CYREG_PRT0_AG
#define Pin_BAT__AMUX CYREG_PRT0_AMUX
#define Pin_BAT__BIE CYREG_PRT0_BIE
#define Pin_BAT__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_BAT__BYP CYREG_PRT0_BYP
#define Pin_BAT__CTL CYREG_PRT0_CTL
#define Pin_BAT__DM0 CYREG_PRT0_DM0
#define Pin_BAT__DM1 CYREG_PRT0_DM1
#define Pin_BAT__DM2 CYREG_PRT0_DM2
#define Pin_BAT__DR CYREG_PRT0_DR
#define Pin_BAT__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_BAT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_BAT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_BAT__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_BAT__MASK 0x80u
#define Pin_BAT__PORT 0u
#define Pin_BAT__PRT CYREG_PRT0_PRT
#define Pin_BAT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_BAT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_BAT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_BAT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_BAT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_BAT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_BAT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_BAT__PS CYREG_PRT0_PS
#define Pin_BAT__SHIFT 7u
#define Pin_BAT__SLW CYREG_PRT0_SLW

/* Timer_3 */
#define Timer_3_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_3_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Timer_3_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_3_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_3_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_3_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_3_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_3_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Timer_3_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_3_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_3_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Timer_3_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Timer_3_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_3_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Timer_3_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Timer_3_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_3_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_3_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Timer_3_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Timer_3_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_3_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* Timer_1H */
#define Timer_1H_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1H_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1H_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_1H_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Timer_1H_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1H_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1H_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1H_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1H_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1H_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Timer_1H_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_1H_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define Timer_1H_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define Timer_1H_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_1H_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_1H_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define Timer_1H_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1

/* Timer_30 */
#define Timer_30_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_30_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_30_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_30_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Timer_30_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_30_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_30_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_30_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_30_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_30_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define Timer_30_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_30_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_30_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_30_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define Timer_30_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define Timer_30_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_30_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_30_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_30_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_30_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_30_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_30_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_30_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_30_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_30_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_30_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_30_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Timer_30_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* ACC_1_INT */
#define ACC_1_INT__0__INTTYPE CYREG_PICU12_INTTYPE5
#define ACC_1_INT__0__MASK 0x20u
#define ACC_1_INT__0__PC CYREG_PRT12_PC5
#define ACC_1_INT__0__PORT 12u
#define ACC_1_INT__0__SHIFT 5u
#define ACC_1_INT__AG CYREG_PRT12_AG
#define ACC_1_INT__BIE CYREG_PRT12_BIE
#define ACC_1_INT__BIT_MASK CYREG_PRT12_BIT_MASK
#define ACC_1_INT__BYP CYREG_PRT12_BYP
#define ACC_1_INT__DM0 CYREG_PRT12_DM0
#define ACC_1_INT__DM1 CYREG_PRT12_DM1
#define ACC_1_INT__DM2 CYREG_PRT12_DM2
#define ACC_1_INT__DR CYREG_PRT12_DR
#define ACC_1_INT__INP_DIS CYREG_PRT12_INP_DIS
#define ACC_1_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ACC_1_INT__MASK 0x20u
#define ACC_1_INT__PORT 12u
#define ACC_1_INT__PRT CYREG_PRT12_PRT
#define ACC_1_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ACC_1_INT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ACC_1_INT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ACC_1_INT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ACC_1_INT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ACC_1_INT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ACC_1_INT__PS CYREG_PRT12_PS
#define ACC_1_INT__SHIFT 5u
#define ACC_1_INT__SIO_CFG CYREG_PRT12_SIO_CFG
#define ACC_1_INT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ACC_1_INT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ACC_1_INT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ACC_1_INT__SLW CYREG_PRT12_SLW

/* ACC_2_INT */
#define ACC_2_INT__0__INTTYPE CYREG_PICU12_INTTYPE4
#define ACC_2_INT__0__MASK 0x10u
#define ACC_2_INT__0__PC CYREG_PRT12_PC4
#define ACC_2_INT__0__PORT 12u
#define ACC_2_INT__0__SHIFT 4u
#define ACC_2_INT__AG CYREG_PRT12_AG
#define ACC_2_INT__BIE CYREG_PRT12_BIE
#define ACC_2_INT__BIT_MASK CYREG_PRT12_BIT_MASK
#define ACC_2_INT__BYP CYREG_PRT12_BYP
#define ACC_2_INT__DM0 CYREG_PRT12_DM0
#define ACC_2_INT__DM1 CYREG_PRT12_DM1
#define ACC_2_INT__DM2 CYREG_PRT12_DM2
#define ACC_2_INT__DR CYREG_PRT12_DR
#define ACC_2_INT__INP_DIS CYREG_PRT12_INP_DIS
#define ACC_2_INT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ACC_2_INT__MASK 0x10u
#define ACC_2_INT__PORT 12u
#define ACC_2_INT__PRT CYREG_PRT12_PRT
#define ACC_2_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ACC_2_INT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ACC_2_INT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ACC_2_INT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ACC_2_INT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ACC_2_INT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ACC_2_INT__PS CYREG_PRT12_PS
#define ACC_2_INT__SHIFT 4u
#define ACC_2_INT__SIO_CFG CYREG_PRT12_SIO_CFG
#define ACC_2_INT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ACC_2_INT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ACC_2_INT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ACC_2_INT__SLW CYREG_PRT12_SLW

/* Clock_PWM */
#define Clock_PWM__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_PWM__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_PWM__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM__INDEX 0x01u
#define Clock_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM__PM_ACT_MSK 0x02u
#define Clock_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM__PM_STBY_MSK 0x02u
#define Clock_PWM_LED__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_PWM_LED__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_PWM_LED__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_PWM_LED__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM_LED__INDEX 0x03u
#define Clock_PWM_LED__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM_LED__PM_ACT_MSK 0x08u
#define Clock_PWM_LED__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM_LED__PM_STBY_MSK 0x08u

/* isr_acc_1 */
#define isr_acc_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_acc_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_acc_1__INTC_MASK 0x08u
#define isr_acc_1__INTC_NUMBER 3u
#define isr_acc_1__INTC_PRIOR_NUM 2u
#define isr_acc_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_acc_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_acc_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_acc_2 */
#define isr_acc_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_acc_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_acc_2__INTC_MASK 0x10u
#define isr_acc_2__INTC_NUMBER 4u
#define isr_acc_2__INTC_PRIOR_NUM 4u
#define isr_acc_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_acc_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_acc_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_DelSig */
#define ADC_DelSig_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DelSig_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_DSM__TST1 CYREG_DSM0_TST1
#define ADC_DelSig_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_DelSig_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_DelSig_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_Ext_CP_Clk__INDEX 0x00u
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_DelSig_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_DelSig_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_DelSig_IRQ__INTC_MASK 0x20000000u
#define ADC_DelSig_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_DelSig_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_DelSig_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_DelSig_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_theACLK__INDEX 0x00u
#define ADC_DelSig_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_theACLK__PM_STBY_MSK 0x01u

/* I2C_Master */
#define I2C_Master_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_Master_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_Master_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_Master_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_Master_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_Master_I2C_FF__D CYREG_I2C_D
#define I2C_Master_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_Master_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_Master_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_Master_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_Master_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_Master_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_Master_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_Master_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_Master_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_Master_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_Master_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_Master_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_Master_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_Master_I2C_IRQ__INTC_NUMBER 15u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_NUM 0u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_Master_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_Master_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_stream_1 */
#define isr_stream_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_stream_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_stream_1__INTC_MASK 0x20u
#define isr_stream_1__INTC_NUMBER 5u
#define isr_stream_1__INTC_PRIOR_NUM 1u
#define isr_stream_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_stream_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_stream_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Counter_3 */
#define isr_Counter_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Counter_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Counter_3__INTC_MASK 0x02u
#define isr_Counter_3__INTC_NUMBER 1u
#define isr_Counter_3__INTC_PRIOR_NUM 5u
#define isr_Counter_3__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_Counter_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Counter_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Counter_1H */
#define isr_Counter_1H__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Counter_1H__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Counter_1H__INTC_MASK 0x01u
#define isr_Counter_1H__INTC_NUMBER 0u
#define isr_Counter_1H__INTC_PRIOR_NUM 7u
#define isr_Counter_1H__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Counter_1H__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Counter_1H__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Counter_30 */
#define isr_Counter_30__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Counter_30__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Counter_30__INTC_MASK 0x04u
#define isr_Counter_30__INTC_NUMBER 2u
#define isr_Counter_30__INTC_PRIOR_NUM 6u
#define isr_Counter_30__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_Counter_30__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Counter_30__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_Counter_3 */
#define Clock_Counter_3__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_Counter_3__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_Counter_3__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_Counter_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Counter_3__INDEX 0x05u
#define Clock_Counter_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Counter_3__PM_ACT_MSK 0x20u
#define Clock_Counter_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Counter_3__PM_STBY_MSK 0x20u

/* Clock_Counter_1H */
#define Clock_Counter_1H__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_Counter_1H__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_Counter_1H__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_Counter_1H__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Counter_1H__INDEX 0x04u
#define Clock_Counter_1H__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Counter_1H__PM_ACT_MSK 0x10u
#define Clock_Counter_1H__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Counter_1H__PM_STBY_MSK 0x10u

/* Clock_Counter_30 */
#define Clock_Counter_30__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_Counter_30__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_Counter_30__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_Counter_30__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Counter_30__INDEX 0x06u
#define Clock_Counter_30__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Counter_30__PM_ACT_MSK 0x40u
#define Clock_Counter_30__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Counter_30__PM_STBY_MSK 0x40u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Stream mode"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000803Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
