

================================================================
== Vitis HLS Report for 'lzw'
================================================================
* Date:           Thu Nov 21 15:11:46 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compress_stream_fu_174      |compress_stream      |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_write_output_stream_fu_181  |write_output_stream  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_store_result_fu_188         |store_result         |       71|        ?|  0.710 us|         ?|   71|    ?|     none|
        |grp_Block_split1_proc9_fu_200   |Block_split1_proc9   |       71|       71|  0.710 us|  0.710 us|   71|   71|     none|
        |grp_load_input_fu_214           |load_input           |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%compressed_size_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %compressed_size"   --->   Operation 12 'read' 'compressed_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%compressed_data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %compressed_data"   --->   Operation 13 'read' 'compressed_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%chunk_size_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %chunk_size"   --->   Operation 14 'read' 'chunk_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 15 'read' 'in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_load_loc_c11 = alloca i64 1"   --->   Operation 16 'alloca' 'gmem_load_loc_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%compressed_size_c = alloca i64 1" [Server/p3/lzw.cpp:246]   --->   Operation 17 'alloca' 'compressed_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%compressed_data_c = alloca i64 1" [Server/p3/lzw.cpp:246]   --->   Operation 18 'alloca' 'compressed_data_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_c = alloca i64 1" [Server/p3/lzw.cpp:246]   --->   Operation 19 'alloca' 'in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_load_loc_c = alloca i64 1"   --->   Operation 20 'alloca' 'gmem_load_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%chunk_arr_stream = alloca i64 1" [Server/p3/lzw.cpp:259]   --->   Operation 21 'alloca' 'chunk_arr_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%codeword_stream = alloca i64 1" [Server/p3/lzw.cpp:260]   --->   Operation 22 'alloca' 'codeword_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_hw_stream = alloca i64 1" [Server/p3/lzw.cpp:261]   --->   Operation 23 'alloca' 'output_hw_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%compressed_size_stream = alloca i64 1" [Server/p3/lzw.cpp:262]   --->   Operation 24 'alloca' 'compressed_size_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [2/2] (7.30ns)   --->   "%call_ln246 = call void @Block_.split1_proc9, i64 %chunk_size_read, i32 %gmem, i64 %in_read, i64 %compressed_data_read, i64 %compressed_size_read, i32 %gmem_load_loc_c, i64 %in_c, i64 %compressed_data_c, i64 %compressed_size_c" [Server/p3/lzw.cpp:246]   --->   Operation 25 'call' 'call_ln246' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln246 = call void @Block_.split1_proc9, i64 %chunk_size_read, i32 %gmem, i64 %in_read, i64 %compressed_data_read, i64 %compressed_size_read, i32 %gmem_load_loc_c, i64 %in_c, i64 %compressed_data_c, i64 %compressed_size_c" [Server/p3/lzw.cpp:246]   --->   Operation 26 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln269 = call void @load_input, i8 %aximm1, i8 %chunk_arr_stream, i64 %in_c, i32 %gmem_load_loc_c, i32 %gmem_load_loc_c11" [Server/p3/lzw.cpp:269]   --->   Operation 27 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln269 = call void @load_input, i8 %aximm1, i8 %chunk_arr_stream, i64 %in_c, i32 %gmem_load_loc_c, i32 %gmem_load_loc_c11" [Server/p3/lzw.cpp:269]   --->   Operation 28 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln270 = call void @compress_stream, i8 %chunk_arr_stream, i16 %codeword_stream, i32 %gmem_load_loc_c11" [Server/p3/lzw.cpp:270]   --->   Operation 29 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln270 = call void @compress_stream, i8 %chunk_arr_stream, i16 %codeword_stream, i32 %gmem_load_loc_c11" [Server/p3/lzw.cpp:270]   --->   Operation 30 'call' 'call_ln270' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln271 = call void @write_output_stream, i16 %codeword_stream, i8 %output_hw_stream, i32 %compressed_size_stream" [Server/p3/lzw.cpp:271]   --->   Operation 31 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln271 = call void @write_output_stream, i16 %codeword_stream, i8 %output_hw_stream, i32 %compressed_size_stream" [Server/p3/lzw.cpp:271]   --->   Operation 32 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln272 = call void @store_result, i32 %compressed_size_stream, i8 %output_hw_stream, i8 %aximm2, i32 %gmem, i64 %compressed_data_c, i64 %compressed_size_c" [Server/p3/lzw.cpp:272]   --->   Operation 33 'call' 'call_ln272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_19"   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 35 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %aximm1, void @empty_5, i32 0, i32 0, void @empty_19, i32 64, i32 1024, void @empty_16, void @empty_7, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %aximm1"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_19, i32 64, i32 0, void @empty_20, void @empty_7, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %aximm2, void @empty_5, i32 0, i32 0, void @empty_19, i32 64, i32 1024, void @empty_21, void @empty_7, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %aximm2"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_12, void @empty, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_1, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %chunk_size, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %chunk_size, void @empty_3, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_data, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_data, void @empty_1, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_size, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_size, void @empty_3, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_12, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @chunk_arr_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i8 %chunk_arr_stream, i8 %chunk_arr_stream"   --->   Operation 52 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %chunk_arr_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @codeword_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i16 %codeword_stream, i16 %codeword_stream"   --->   Operation 54 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %codeword_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @output_hw_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i8 %output_hw_stream, i8 %output_hw_stream"   --->   Operation 56 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_hw_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @compressed_size_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i32 %compressed_size_stream, i32 %compressed_size_stream"   --->   Operation 58 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed_size_stream, void @empty_23, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_OC_load_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %gmem_load_loc_c, i32 %gmem_load_loc_c"   --->   Operation 60 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_load_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @in_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i64 %in_c, i64 %in_c" [Server/p3/lzw.cpp:246]   --->   Operation 62 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln246 = specinterface void @_ssdm_op_SpecInterface, i64 %in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/p3/lzw.cpp:246]   --->   Operation 63 'specinterface' 'specinterface_ln246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @compressed_data_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %compressed_data_c, i64 %compressed_data_c" [Server/p3/lzw.cpp:246]   --->   Operation 64 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln246 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/p3/lzw.cpp:246]   --->   Operation 65 'specinterface' 'specinterface_ln246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @compressed_size_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %compressed_size_c, i64 %compressed_size_c" [Server/p3/lzw.cpp:246]   --->   Operation 66 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln246 = specinterface void @_ssdm_op_SpecInterface, i64 %compressed_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [Server/p3/lzw.cpp:246]   --->   Operation 67 'specinterface' 'specinterface_ln246' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_OC_load_OC_loc_c11_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %gmem_load_loc_c11, i32 %gmem_load_loc_c11"   --->   Operation 68 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_load_loc_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln272 = call void @store_result, i32 %compressed_size_stream, i8 %output_hw_stream, i8 %aximm2, i32 %gmem, i64 %compressed_data_c, i64 %compressed_size_c" [Server/p3/lzw.cpp:272]   --->   Operation 70 'call' 'call_ln272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [Server/p3/lzw.cpp:273]   --->   Operation 71 'ret' 'ret_ln273' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ aximm1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ aximm2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ chunk_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compressed_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ compressed_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
compressed_size_read     (read                ) [ 001100000000]
compressed_data_read     (read                ) [ 001100000000]
chunk_size_read          (read                ) [ 001100000000]
in_read                  (read                ) [ 001100000000]
gmem_load_loc_c11        (alloca              ) [ 001111111111]
compressed_size_c        (alloca              ) [ 001111111111]
compressed_data_c        (alloca              ) [ 001111111111]
in_c                     (alloca              ) [ 001111111111]
gmem_load_loc_c          (alloca              ) [ 001111111111]
chunk_arr_stream         (alloca              ) [ 001111111111]
codeword_stream          (alloca              ) [ 001111111111]
output_hw_stream         (alloca              ) [ 001111111111]
compressed_size_stream   (alloca              ) [ 001111111111]
call_ln246               (call                ) [ 000000000000]
call_ln269               (call                ) [ 000000000000]
call_ln270               (call                ) [ 000000000000]
call_ln271               (call                ) [ 000000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty                    (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_45                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_46                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_47                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_48                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
empty_49                 (specchannel         ) [ 000000000000]
specinterface_ln246      (specinterface       ) [ 000000000000]
empty_50                 (specchannel         ) [ 000000000000]
specinterface_ln246      (specinterface       ) [ 000000000000]
empty_51                 (specchannel         ) [ 000000000000]
specinterface_ln246      (specinterface       ) [ 000000000000]
empty_52                 (specchannel         ) [ 000000000000]
specinterface_ln0        (specinterface       ) [ 000000000000]
call_ln272               (call                ) [ 000000000000]
ret_ln273                (ret                 ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aximm1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aximm2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aximm2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="chunk_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compressed_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="compressed_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_size"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split1_proc9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compress_stream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_output_stream"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_result"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk_arr_stream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeword_stream_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_hw_stream_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_size_stream_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_OC_load_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_data_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressed_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_OC_load_OC_loc_c11_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="gmem_load_loc_c11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gmem_load_loc_c11/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="compressed_size_c_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressed_size_c/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="compressed_data_c_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressed_data_c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_c_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_c/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_load_loc_c_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gmem_load_loc_c/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="chunk_arr_stream_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="chunk_arr_stream/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="codeword_stream_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="codeword_stream/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_hw_stream_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_hw_stream/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="compressed_size_stream_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressed_size_stream/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="compressed_size_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compressed_size_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="compressed_data_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compressed_data_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="chunk_size_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_size_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_compress_stream_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="5"/>
<pin id="177" dir="0" index="2" bw="16" slack="5"/>
<pin id="178" dir="0" index="3" bw="32" slack="5"/>
<pin id="179" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln270/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_write_output_stream_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="7"/>
<pin id="184" dir="0" index="2" bw="8" slack="7"/>
<pin id="185" dir="0" index="3" bw="32" slack="7"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_store_result_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="9"/>
<pin id="191" dir="0" index="2" bw="8" slack="9"/>
<pin id="192" dir="0" index="3" bw="8" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="0" index="5" bw="64" slack="9"/>
<pin id="195" dir="0" index="6" bw="64" slack="9"/>
<pin id="196" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln272/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_Block_split1_proc9_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="1"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="64" slack="1"/>
<pin id="205" dir="0" index="4" bw="64" slack="1"/>
<pin id="206" dir="0" index="5" bw="64" slack="1"/>
<pin id="207" dir="0" index="6" bw="32" slack="1"/>
<pin id="208" dir="0" index="7" bw="64" slack="1"/>
<pin id="209" dir="0" index="8" bw="64" slack="1"/>
<pin id="210" dir="0" index="9" bw="64" slack="1"/>
<pin id="211" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln246/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_load_input_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="3"/>
<pin id="218" dir="0" index="3" bw="64" slack="3"/>
<pin id="219" dir="0" index="4" bw="32" slack="3"/>
<pin id="220" dir="0" index="5" bw="32" slack="3"/>
<pin id="221" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="compressed_size_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="compressed_size_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="compressed_data_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="compressed_data_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="chunk_size_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="chunk_size_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="in_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="gmem_load_loc_c11_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="3"/>
<pin id="246" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_load_loc_c11 "/>
</bind>
</comp>

<comp id="250" class="1005" name="compressed_size_c_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="compressed_size_c "/>
</bind>
</comp>

<comp id="256" class="1005" name="compressed_data_c_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="compressed_data_c "/>
</bind>
</comp>

<comp id="262" class="1005" name="in_c_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_c "/>
</bind>
</comp>

<comp id="268" class="1005" name="gmem_load_loc_c_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_load_loc_c "/>
</bind>
</comp>

<comp id="274" class="1005" name="chunk_arr_stream_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="3"/>
<pin id="276" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="chunk_arr_stream "/>
</bind>
</comp>

<comp id="280" class="1005" name="codeword_stream_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="5"/>
<pin id="282" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="codeword_stream "/>
</bind>
</comp>

<comp id="286" class="1005" name="output_hw_stream_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="7"/>
<pin id="288" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_hw_stream "/>
</bind>
</comp>

<comp id="292" class="1005" name="compressed_size_stream_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="7"/>
<pin id="294" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="compressed_size_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="227"><net_src comp="150" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="232"><net_src comp="156" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="237"><net_src comp="162" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="242"><net_src comp="168" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="247"><net_src comp="114" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="214" pin=5"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="253"><net_src comp="118" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="200" pin=9"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="259"><net_src comp="122" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="188" pin=5"/></net>

<net id="265"><net_src comp="126" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="200" pin=7"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="271"><net_src comp="130" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="277"><net_src comp="134" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="283"><net_src comp="138" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="289"><net_src comp="142" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="295"><net_src comp="146" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {10 11 }
	Port: aximm2 | {10 11 }
 - Input state : 
	Port: lzw : aximm1 | {4 5 }
	Port: lzw : gmem | {2 3 }
	Port: lzw : in_r | {1 }
	Port: lzw : chunk_size | {1 }
	Port: lzw : compressed_data | {1 }
	Port: lzw : compressed_size | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |    grp_compress_stream_fu_174    |    68   |   7.02  |   1210  |   1792  |
|          |  grp_write_output_stream_fu_181  |    0    |  0.489  |   329   |   545   |
|   call   |      grp_store_result_fu_188     |    0    |  1.467  |   239   |    86   |
|          |   grp_Block_split1_proc9_fu_200  |    0    |  0.489  |   256   |    9    |
|          |       grp_load_input_fu_214      |    0    |    0    |   114   |    79   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | compressed_size_read_read_fu_150 |    0    |    0    |    0    |    0    |
|   read   | compressed_data_read_read_fu_156 |    0    |    0    |    0    |    0    |
|          |    chunk_size_read_read_fu_162   |    0    |    0    |    0    |    0    |
|          |        in_read_read_fu_168       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    68   |  9.465  |   2148  |   2511  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   chunk_arr_stream_reg_274   |    8   |
|    chunk_size_read_reg_234   |   64   |
|    codeword_stream_reg_280   |   16   |
|   compressed_data_c_reg_256  |   64   |
| compressed_data_read_reg_229 |   64   |
|   compressed_size_c_reg_250  |   64   |
| compressed_size_read_reg_224 |   64   |
|compressed_size_stream_reg_292|   32   |
|   gmem_load_loc_c11_reg_244  |   32   |
|    gmem_load_loc_c_reg_268   |   32   |
|         in_c_reg_262         |   64   |
|        in_read_reg_239       |   64   |
|   output_hw_stream_reg_286   |    8   |
+------------------------------+--------+
|             Total            |   576  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   68   |    9   |  2148  |  2511  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   576  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   68   |    9   |  2724  |  2511  |
+-----------+--------+--------+--------+--------+
