41 2 0
38 1
8 252 396 301 347 1 0
8 318 396 367 347 1 0
22 258 348 424 328 0 \NUL
Read Register 1 Address
8 432 396 481 347 1 0
8 498 396 547 347 1 0
22 438 348 604 328 0 \NUL
Read Register 2 Address
20 720 414 779 395 0
wadr_0
20 654 414 713 395 0
wadr_1
8 606 396 655 347 1 0
8 672 396 721 347 1 0
22 612 348 767 328 0 \NUL
Write Register Address
20 480 414 539 395 0
adr2_1
20 546 414 605 395 0
adr2_0
20 366 414 425 395 0
adr1_0
20 300 414 359 395 0
adr1_1
19 174 108 233 89 0
reg0_2
19 162 84 221 65 0
reg0_3
19 198 156 257 137 0
reg0_0
19 186 132 245 113 0
reg0_1
11 258 108 285 10 0 1
22 144 36 255 16 0 \NUL
Register 0 Value
19 330 108 389 89 0
reg1_2
19 318 84 377 65 0
reg1_3
19 354 156 413 137 0
reg1_0
19 342 132 401 113 0
reg1_1
11 414 108 441 10 0 1
22 300 36 411 16 0 \NUL
Register 1 Value
19 486 108 545 89 0
reg2_2
19 474 84 533 65 0
reg2_3
19 510 156 569 137 0
reg2_0
19 498 132 557 113 0
reg2_1
11 570 108 597 10 0 1
22 456 36 567 16 0 \NUL
Register 2 Value
19 642 108 701 89 0
reg3_2
19 630 84 689 65 0
reg3_3
19 666 156 725 137 0
reg3_0
19 654 132 713 113 0
reg3_1
11 726 108 753 10 0 1
22 612 36 723 16 0 \NUL
Register 3 Value
19 648 264 707 245 0
alu_2
19 636 240 695 221 0
alu_3
19 672 312 731 293 0
alu_0
19 660 288 719 269 0
alu_1
11 732 264 759 166 0 1
22 648 192 724 172 0 \NUL
ALU Output
25 12 528 119 432
8 12 396 61 347 1 0
8 6 288 55 239 1 1
8 6 192 55 143 1 1
20 66 414 125 395 0
sel
20 60 210 119 191 0
clear
20 150 510 209 491 0
kpad_3
20 138 534 197 515 0
kpad_2
20 132 558 191 539 0
kpad_1
20 120 582 179 563 0
kpad_0
19 336 264 395 245 0
in1_2
19 324 240 383 221 0
in1_3
19 360 312 419 293 0
in1_0
19 348 288 407 269 0
in1_1
11 420 264 447 166 0 1
22 336 192 414 172 0 \NUL
ALU Input 1
22 12 78 52 58 0 \NUL
Lab 2
22 12 30 102 10 0 \NUL
Slug, Sammy
22 12 54 52 34 0 \NUL
sslug
19 174 264 233 245 0
kpad_2
19 162 240 221 221 0
kpad_3
19 198 312 257 293 0
kpad_0
19 186 288 245 269 0
kpad_1
11 258 264 285 166 0 1
22 150 192 249 172 0 \NUL
Keypad Output
22 12 144 117 124 0 \NUL
Clear Registers
22 18 324 100 304 0 \NUL
Store Select
20 60 294 119 275 0
update
22 12 240 121 220 0 \NUL
Update Register
19 492 264 551 245 0
in2_2
19 480 240 539 221 0
in2_3
19 516 312 575 293 0
in2_0
19 504 288 563 269 0
in2_1
11 576 264 603 166 0 1
22 492 192 570 172 0 \NUL
ALU Input 2
22 18 348 230 328 0 \NUL
0 = Keypad input, 1 = ALU result
22 12 102 149 82 0 \NUL
CSE 12, Spring 2020
22 228 450 478 430 0 \NUL
Select clear to initialize registers to 0.
22 228 474 557 454 0 \NUL
Select store select to choose which value to store.
22 228 498 508 478 0 \NUL
Choose read and write register addresses.
22 228 522 727 502 0 \NUL
Read addresses = reg sources of ALU inputs, Write address = reg to save to
22 228 546 480 526 0 \NUL
Press update to save value to register
22 228 594 668 574 0 \NUL
You are only permitted to modify the header comment on this page.
1 655 404 652 371
1 721 404 718 371
1 481 404 478 371
1 547 404 544 371
1 367 404 364 371
1 301 404 298 371
1 259 74 218 74
1 230 98 259 80
1 242 122 259 86
1 254 146 259 92
1 415 74 374 74
1 386 98 415 80
1 398 122 415 86
1 410 146 415 92
1 571 74 530 74
1 542 98 571 80
1 554 122 571 86
1 566 146 571 92
1 727 74 686 74
1 698 98 727 80
1 710 122 727 86
1 722 146 727 92
1 733 230 692 230
1 704 254 733 236
1 716 278 733 242
1 728 302 733 248
1 52 167 61 200
1 58 371 67 404
1 421 230 380 230
1 392 254 421 236
1 404 278 421 242
1 416 302 421 248
1 116 500 151 500
1 116 506 139 524
1 116 512 133 548
1 116 518 121 572
1 259 230 218 230
1 230 254 259 236
1 242 278 259 242
1 254 302 259 248
1 52 263 61 284
1 577 230 536 230
1 548 254 577 236
1 560 278 577 242
1 572 302 577 248
38 2
19 29 323 88 304 0
wadr_1
19 29 305 88 286 0
wadr_0
19 29 274 88 255 0
adr2_1
19 29 256 88 237 0
adr2_0
19 29 226 88 207 0
adr1_1
19 29 208 88 189 0
adr1_0
19 30 176 89 157 0
sel
19 30 158 89 139 0
update
19 30 140 89 121 0
clear
20 601 141 660 122 0
reg0_3
20 601 159 660 140 0
reg0_2
20 601 177 660 158 0
reg0_1
20 601 195 660 176 0
reg0_0
20 601 225 660 206 0
reg1_3
20 601 243 660 224 0
reg1_2
20 601 261 660 242 0
reg1_1
20 601 279 660 260 0
reg1_0
20 601 309 660 290 0
reg2_3
20 601 327 660 308 0
reg2_2
20 601 345 660 326 0
reg2_1
20 601 363 660 344 0
reg2_0
20 601 393 660 374 0
reg3_3
20 601 411 660 392 0
reg3_2
20 601 429 660 410 0
reg3_1
20 601 447 660 428 0
reg3_0
20 689 141 748 122 0
in1_3
20 689 159 748 140 0
in1_2
20 689 177 748 158 0
in1_1
20 689 195 748 176 0
in1_0
20 689 225 748 206 0
in2_3
20 689 243 748 224 0
in2_2
20 689 261 748 242 0
in2_1
20 689 279 748 260 0
in2_0
20 690 309 749 290 0
alu_3
20 690 327 749 308 0
alu_2
20 690 345 749 326 0
alu_1
20 690 363 749 344 0
alu_0
22 294 42 484 22 0 \NUL
Placeholder signal/recievers
22 18 480 388 460 0 \NUL
These are only present so circuit simulates without error
22 18 504 290 484 0 \NUL
Remove these once logic is implemented
22 18 528 266 508 0 \NUL
You are permitted to modify this page
22 12 78 52 58 0 \NUL
Lab 2
22 12 30 102 10 0 \NUL
Slug, Sammy
22 12 54 52 34 0 \NUL
sslug
22 12 102 149 82 0 \NUL
CSE 12, Spring 2020
19 29 390 88 371 0
kpad_1
19 29 372 88 353 0
kpad_2
19 29 354 88 335 0
kpad_3
19 29 408 88 389 0
kpad_0
38 3
22 12 78 52 58 0 \NUL
Lab 2
22 12 30 102 10 0 \NUL
Slug, Sammy
22 12 54 52 34 0 \NUL
sslug
22 12 102 149 82 0 \NUL
CSE 12, Spring 2020
38 4
22 12 78 52 58 0 \NUL
Lab 2
22 12 30 102 10 0 \NUL
Slug, Sammy
22 12 54 52 34 0 \NUL
sslug
22 12 102 149 82 0 \NUL
CSE 12, Spring 2020
38 5
22 12 78 52 58 0 \NUL
Lab 2
22 12 30 102 10 0 \NUL
Slug, Sammy
22 12 54 52 34 0 \NUL
sslug
22 12 102 149 82 0 \NUL
CSE 12, Spring 2020
39 16777215
47 0
40 1 6 6
50 800 600
51 0 100
30
System
16
700
0
0
0
0
0
34
