// Seed: 2790423426
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
  module_0(
      id_19, id_19, id_17, id_18
  );
  wire id_20;
endmodule
