#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x122b3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122b580 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1235ca0 .functor NOT 1, L_0x1260090, C4<0>, C4<0>, C4<0>;
L_0x125fe20 .functor XOR 1, L_0x125fcc0, L_0x125fd80, C4<0>, C4<0>;
L_0x125ff80 .functor XOR 1, L_0x125fe20, L_0x125fee0, C4<0>, C4<0>;
v0x125c720_0 .net *"_ivl_10", 0 0, L_0x125fee0;  1 drivers
v0x125c820_0 .net *"_ivl_12", 0 0, L_0x125ff80;  1 drivers
v0x125c900_0 .net *"_ivl_2", 0 0, L_0x125f470;  1 drivers
v0x125c9c0_0 .net *"_ivl_4", 0 0, L_0x125fcc0;  1 drivers
v0x125caa0_0 .net *"_ivl_6", 0 0, L_0x125fd80;  1 drivers
v0x125cbd0_0 .net *"_ivl_8", 0 0, L_0x125fe20;  1 drivers
v0x125ccb0_0 .net "a", 0 0, v0x125a210_0;  1 drivers
v0x125cd50_0 .net "b", 0 0, v0x125a2b0_0;  1 drivers
v0x125cdf0_0 .net "c", 0 0, v0x125a350_0;  1 drivers
v0x125ce90_0 .var "clk", 0 0;
v0x125cf30_0 .net "d", 0 0, v0x125a4c0_0;  1 drivers
v0x125cfd0_0 .net "out_dut", 0 0, L_0x125fa90;  1 drivers
v0x125d070_0 .net "out_ref", 0 0, L_0x125e040;  1 drivers
v0x125d110_0 .var/2u "stats1", 159 0;
v0x125d1b0_0 .var/2u "strobe", 0 0;
v0x125d250_0 .net "tb_match", 0 0, L_0x1260090;  1 drivers
v0x125d310_0 .net "tb_mismatch", 0 0, L_0x1235ca0;  1 drivers
v0x125d4e0_0 .net "wavedrom_enable", 0 0, v0x125a5b0_0;  1 drivers
v0x125d580_0 .net "wavedrom_title", 511 0, v0x125a650_0;  1 drivers
L_0x125f470 .concat [ 1 0 0 0], L_0x125e040;
L_0x125fcc0 .concat [ 1 0 0 0], L_0x125e040;
L_0x125fd80 .concat [ 1 0 0 0], L_0x125fa90;
L_0x125fee0 .concat [ 1 0 0 0], L_0x125e040;
L_0x1260090 .cmp/eeq 1, L_0x125f470, L_0x125ff80;
S_0x122b710 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x122b580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x122be90 .functor NOT 1, v0x125a350_0, C4<0>, C4<0>, C4<0>;
L_0x1236560 .functor NOT 1, v0x125a2b0_0, C4<0>, C4<0>, C4<0>;
L_0x125d790 .functor AND 1, L_0x122be90, L_0x1236560, C4<1>, C4<1>;
L_0x125d830 .functor NOT 1, v0x125a4c0_0, C4<0>, C4<0>, C4<0>;
L_0x125d960 .functor NOT 1, v0x125a210_0, C4<0>, C4<0>, C4<0>;
L_0x125da60 .functor AND 1, L_0x125d830, L_0x125d960, C4<1>, C4<1>;
L_0x125db40 .functor OR 1, L_0x125d790, L_0x125da60, C4<0>, C4<0>;
L_0x125dc00 .functor AND 1, v0x125a210_0, v0x125a350_0, C4<1>, C4<1>;
L_0x125dcc0 .functor AND 1, L_0x125dc00, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125dd80 .functor OR 1, L_0x125db40, L_0x125dcc0, C4<0>, C4<0>;
L_0x125def0 .functor AND 1, v0x125a2b0_0, v0x125a350_0, C4<1>, C4<1>;
L_0x125df60 .functor AND 1, L_0x125def0, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125e040 .functor OR 1, L_0x125dd80, L_0x125df60, C4<0>, C4<0>;
v0x1235f10_0 .net *"_ivl_0", 0 0, L_0x122be90;  1 drivers
v0x1235fb0_0 .net *"_ivl_10", 0 0, L_0x125da60;  1 drivers
v0x1258a00_0 .net *"_ivl_12", 0 0, L_0x125db40;  1 drivers
v0x1258ac0_0 .net *"_ivl_14", 0 0, L_0x125dc00;  1 drivers
v0x1258ba0_0 .net *"_ivl_16", 0 0, L_0x125dcc0;  1 drivers
v0x1258cd0_0 .net *"_ivl_18", 0 0, L_0x125dd80;  1 drivers
v0x1258db0_0 .net *"_ivl_2", 0 0, L_0x1236560;  1 drivers
v0x1258e90_0 .net *"_ivl_20", 0 0, L_0x125def0;  1 drivers
v0x1258f70_0 .net *"_ivl_22", 0 0, L_0x125df60;  1 drivers
v0x1259050_0 .net *"_ivl_4", 0 0, L_0x125d790;  1 drivers
v0x1259130_0 .net *"_ivl_6", 0 0, L_0x125d830;  1 drivers
v0x1259210_0 .net *"_ivl_8", 0 0, L_0x125d960;  1 drivers
v0x12592f0_0 .net "a", 0 0, v0x125a210_0;  alias, 1 drivers
v0x12593b0_0 .net "b", 0 0, v0x125a2b0_0;  alias, 1 drivers
v0x1259470_0 .net "c", 0 0, v0x125a350_0;  alias, 1 drivers
v0x1259530_0 .net "d", 0 0, v0x125a4c0_0;  alias, 1 drivers
v0x12595f0_0 .net "out", 0 0, L_0x125e040;  alias, 1 drivers
S_0x1259750 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x122b580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x125a210_0 .var "a", 0 0;
v0x125a2b0_0 .var "b", 0 0;
v0x125a350_0 .var "c", 0 0;
v0x125a420_0 .net "clk", 0 0, v0x125ce90_0;  1 drivers
v0x125a4c0_0 .var "d", 0 0;
v0x125a5b0_0 .var "wavedrom_enable", 0 0;
v0x125a650_0 .var "wavedrom_title", 511 0;
S_0x12599f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1259750;
 .timescale -12 -12;
v0x1259c50_0 .var/2s "count", 31 0;
E_0x1226340/0 .event negedge, v0x125a420_0;
E_0x1226340/1 .event posedge, v0x125a420_0;
E_0x1226340 .event/or E_0x1226340/0, E_0x1226340/1;
E_0x1226590 .event negedge, v0x125a420_0;
E_0x12109f0 .event posedge, v0x125a420_0;
S_0x1259d50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1259750;
 .timescale -12 -12;
v0x1259f50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x125a030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1259750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x125a7b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x122b580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x125e1a0 .functor AND 1, v0x125a210_0, v0x125a2b0_0, C4<1>, C4<1>;
L_0x125e210 .functor NOT 1, v0x125a350_0, C4<0>, C4<0>, C4<0>;
L_0x125e2a0 .functor AND 1, L_0x125e1a0, L_0x125e210, C4<1>, C4<1>;
L_0x125e3b0 .functor AND 1, L_0x125e2a0, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125e4a0 .functor NOT 1, v0x125a2b0_0, C4<0>, C4<0>, C4<0>;
L_0x125e510 .functor AND 1, v0x125a210_0, L_0x125e4a0, C4<1>, C4<1>;
L_0x125e610 .functor NOT 1, v0x125a350_0, C4<0>, C4<0>, C4<0>;
L_0x125e790 .functor AND 1, L_0x125e510, L_0x125e610, C4<1>, C4<1>;
L_0x125e8f0 .functor AND 1, L_0x125e790, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125eac0 .functor OR 1, L_0x125e3b0, L_0x125e8f0, C4<0>, C4<0>;
L_0x125ec30 .functor NOT 1, v0x125a210_0, C4<0>, C4<0>, C4<0>;
L_0x125edb0 .functor AND 1, L_0x125ec30, v0x125a2b0_0, C4<1>, C4<1>;
L_0x125efa0 .functor AND 1, L_0x125edb0, v0x125a350_0, C4<1>, C4<1>;
L_0x125f060 .functor AND 1, L_0x125efa0, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125ef30 .functor OR 1, L_0x125eac0, L_0x125f060, C4<0>, C4<0>;
L_0x125f240 .functor AND 1, v0x125a210_0, v0x125a2b0_0, C4<1>, C4<1>;
L_0x125f340 .functor AND 1, L_0x125f240, v0x125a350_0, C4<1>, C4<1>;
L_0x125f400 .functor NOT 1, v0x125a4c0_0, C4<0>, C4<0>, C4<0>;
L_0x125f510 .functor AND 1, L_0x125f340, L_0x125f400, C4<1>, C4<1>;
L_0x125f620 .functor OR 1, L_0x125ef30, L_0x125f510, C4<0>, C4<0>;
L_0x125f7e0 .functor AND 1, v0x125a210_0, v0x125a2b0_0, C4<1>, C4<1>;
L_0x125f850 .functor AND 1, L_0x125f7e0, v0x125a350_0, C4<1>, C4<1>;
L_0x125f9d0 .functor AND 1, L_0x125f850, v0x125a4c0_0, C4<1>, C4<1>;
L_0x125fa90 .functor OR 1, L_0x125f620, L_0x125f9d0, C4<0>, C4<0>;
v0x125aaa0_0 .net *"_ivl_0", 0 0, L_0x125e1a0;  1 drivers
v0x125ab80_0 .net *"_ivl_10", 0 0, L_0x125e510;  1 drivers
v0x125ac60_0 .net *"_ivl_12", 0 0, L_0x125e610;  1 drivers
v0x125ad50_0 .net *"_ivl_14", 0 0, L_0x125e790;  1 drivers
v0x125ae30_0 .net *"_ivl_16", 0 0, L_0x125e8f0;  1 drivers
v0x125af60_0 .net *"_ivl_18", 0 0, L_0x125eac0;  1 drivers
v0x125b040_0 .net *"_ivl_2", 0 0, L_0x125e210;  1 drivers
v0x125b120_0 .net *"_ivl_20", 0 0, L_0x125ec30;  1 drivers
v0x125b200_0 .net *"_ivl_22", 0 0, L_0x125edb0;  1 drivers
v0x125b2e0_0 .net *"_ivl_24", 0 0, L_0x125efa0;  1 drivers
v0x125b3c0_0 .net *"_ivl_26", 0 0, L_0x125f060;  1 drivers
v0x125b4a0_0 .net *"_ivl_28", 0 0, L_0x125ef30;  1 drivers
v0x125b580_0 .net *"_ivl_30", 0 0, L_0x125f240;  1 drivers
v0x125b660_0 .net *"_ivl_32", 0 0, L_0x125f340;  1 drivers
v0x125b740_0 .net *"_ivl_34", 0 0, L_0x125f400;  1 drivers
v0x125b820_0 .net *"_ivl_36", 0 0, L_0x125f510;  1 drivers
v0x125b900_0 .net *"_ivl_38", 0 0, L_0x125f620;  1 drivers
v0x125baf0_0 .net *"_ivl_4", 0 0, L_0x125e2a0;  1 drivers
v0x125bbd0_0 .net *"_ivl_40", 0 0, L_0x125f7e0;  1 drivers
v0x125bcb0_0 .net *"_ivl_42", 0 0, L_0x125f850;  1 drivers
v0x125bd90_0 .net *"_ivl_44", 0 0, L_0x125f9d0;  1 drivers
v0x125be70_0 .net *"_ivl_6", 0 0, L_0x125e3b0;  1 drivers
v0x125bf50_0 .net *"_ivl_8", 0 0, L_0x125e4a0;  1 drivers
v0x125c030_0 .net "a", 0 0, v0x125a210_0;  alias, 1 drivers
v0x125c0d0_0 .net "b", 0 0, v0x125a2b0_0;  alias, 1 drivers
v0x125c1c0_0 .net "c", 0 0, v0x125a350_0;  alias, 1 drivers
v0x125c2b0_0 .net "d", 0 0, v0x125a4c0_0;  alias, 1 drivers
v0x125c3a0_0 .net "out", 0 0, L_0x125fa90;  alias, 1 drivers
S_0x125c500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x122b580;
 .timescale -12 -12;
E_0x12260e0 .event anyedge, v0x125d1b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x125d1b0_0;
    %nor/r;
    %assign/vec4 v0x125d1b0_0, 0;
    %wait E_0x12260e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1259750;
T_3 ;
    %fork t_1, S_0x12599f0;
    %jmp t_0;
    .scope S_0x12599f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1259c50_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a2b0_0, 0;
    %assign/vec4 v0x125a210_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12109f0;
    %load/vec4 v0x1259c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1259c50_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125a4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a2b0_0, 0;
    %assign/vec4 v0x125a210_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1226590;
    %fork TD_tb.stim1.wavedrom_stop, S_0x125a030;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1226340;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x125a210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125a350_0, 0;
    %assign/vec4 v0x125a4c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1259750;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x122b580;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125ce90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125d1b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x122b580;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x125ce90_0;
    %inv;
    %store/vec4 v0x125ce90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x122b580;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x125a420_0, v0x125d310_0, v0x125ccb0_0, v0x125cd50_0, v0x125cdf0_0, v0x125cf30_0, v0x125d070_0, v0x125cfd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x122b580;
T_7 ;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x125d110_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x122b580;
T_8 ;
    %wait E_0x1226340;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x125d110_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125d110_0, 4, 32;
    %load/vec4 v0x125d250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125d110_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x125d110_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125d110_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x125d070_0;
    %load/vec4 v0x125d070_0;
    %load/vec4 v0x125cfd0_0;
    %xor;
    %load/vec4 v0x125d070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125d110_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x125d110_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x125d110_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/kmap2/iter2/response2/top_module.sv";
