
// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 19 2020 11:42:52 CET (Nov 19 2020 10:42:52 UTC)

// Verification Directory fv/register_8bit 

module register_8bit(clk, load, reset, data_in, write, reg_out);
  input clk, load, reset, write;
  input [7:0] data_in;
  output [7:0] reg_out;
  wire clk, load, reset, write;
  wire [7:0] data_in;
  wire [7:0] reg_out;
  wire [7:0] q;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17;
  DFQD1BWP7T \q_reg[0] (.CP (clk), .D (n_17), .Q (q[0]));
  DFQD1BWP7T \q_reg[1] (.CP (clk), .D (n_13), .Q (q[1]));
  DFQD1BWP7T \q_reg[2] (.CP (clk), .D (n_10), .Q (q[2]));
  DFQD1BWP7T \q_reg[3] (.CP (clk), .D (n_9), .Q (q[3]));
  DFQD1BWP7T \q_reg[4] (.CP (clk), .D (n_16), .Q (q[4]));
  DFQD1BWP7T \q_reg[5] (.CP (clk), .D (n_8), .Q (q[5]));
  DFQD1BWP7T \q_reg[6] (.CP (clk), .D (n_11), .Q (q[6]));
  DFQD1BWP7T \q_reg[7] (.CP (clk), .D (n_12), .Q (q[7]));
  AO22D0BWP7T g262(.A1 (n_15), .A2 (data_in[0]), .B1 (n_14), .B2
       (q[0]), .Z (n_17));
  AO22D0BWP7T g266(.A1 (n_15), .A2 (data_in[4]), .B1 (n_14), .B2
       (q[4]), .Z (n_16));
  AO22D0BWP7T g261(.A1 (n_15), .A2 (data_in[1]), .B1 (n_14), .B2
       (q[1]), .Z (n_13));
  AO22D0BWP7T g267(.A1 (n_15), .A2 (data_in[7]), .B1 (n_14), .B2
       (q[7]), .Z (n_12));
  AO22D0BWP7T g264(.A1 (n_15), .A2 (data_in[6]), .B1 (n_14), .B2
       (q[6]), .Z (n_11));
  AO22D0BWP7T g260(.A1 (n_15), .A2 (data_in[2]), .B1 (n_14), .B2
       (q[2]), .Z (n_10));
  AO22D0BWP7T g263(.A1 (n_15), .A2 (data_in[3]), .B1 (n_14), .B2
       (q[3]), .Z (n_9));
  AO22D0BWP7T g265(.A1 (n_15), .A2 (data_in[5]), .B1 (n_14), .B2
       (q[5]), .Z (n_8));
  NR2D0BWP7T g268(.A1 (n_14), .A2 (reset), .ZN (n_15));
  BUFTD4BWP7T g15(.I (q[6]), .OE (write), .Z (reg_out[6]));
  BUFTD4BWP7T g14(.I (q[7]), .OE (write), .Z (reg_out[7]));
  BUFTD4BWP7T g21(.I (q[0]), .OE (write), .Z (reg_out[0]));
  BUFTD4BWP7T g19(.I (q[2]), .OE (write), .Z (reg_out[2]));
  BUFTD4BWP7T g18(.I (q[3]), .OE (write), .Z (reg_out[3]));
  BUFTD4BWP7T g16(.I (q[5]), .OE (write), .Z (reg_out[5]));
  BUFTD4BWP7T g20(.I (q[1]), .OE (write), .Z (reg_out[1]));
  BUFTD4BWP7T g17(.I (q[4]), .OE (write), .Z (reg_out[4]));
  INVD0BWP7T g269(.I (load), .ZN (n_14));
endmodule

