static inline T_1 F_1 ( void )\r\n{\r\nunsigned int V_1 = F_2 ( V_2 ) ;\r\nunsigned int V_3 = F_2 ( V_4 ) ;\r\nunsigned int V_5 = F_2 ( V_2 ) ;\r\nwhile ( F_3 ( V_1 != V_5 ) ) {\r\nV_3 = F_2 ( V_4 ) ;\r\nV_1 = V_5 ;\r\nV_5 = F_2 ( V_2 ) ;\r\n}\r\nreturn ( ( ( T_1 ) V_1 ) << 32 ) | V_3 ;\r\n}\r\ninline unsigned long F_4 ( void )\r\n{\r\nunsigned long V_6 ;\r\nasm volatile ("lnk %0" : "=r"(ret));\r\nV_6 &= ~ ( V_7 - 1 ) ;\r\nV_6 += V_7 ;\r\nreturn V_6 ;\r\n}\r\nstatic inline T_2 F_5 ( struct V_8 * V_9 )\r\n{\r\nreturn ( ( F_6 () - V_9 -> V_10 ) & V_9 -> V_11 ) * V_9 -> V_12 ;\r\n}\r\nstatic inline int F_7 ( struct V_8 * V_9 , struct V_13 * V_14 )\r\n{\r\nunsigned V_15 ;\r\nT_2 V_16 ;\r\ndo {\r\nV_15 = F_8 ( & V_9 -> V_17 ) ;\r\nV_14 -> V_18 = V_9 -> V_19 ;\r\nV_16 = V_9 -> V_20 ;\r\nV_16 += F_5 ( V_9 ) ;\r\nV_16 >>= V_9 -> V_21 ;\r\n} while ( F_3 ( F_9 ( & V_9 -> V_17 , V_15 ) ) );\r\nV_14 -> V_18 += F_10 ( V_16 , V_22 , & V_16 ) ;\r\nV_14 -> V_23 = V_16 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_11 ( struct V_8 * V_9 , struct V_13 * V_14 )\r\n{\r\nunsigned V_15 ;\r\nT_2 V_16 ;\r\ndo {\r\nV_15 = F_8 ( & V_9 -> V_17 ) ;\r\nV_14 -> V_18 = V_9 -> V_24 ;\r\nV_16 = V_9 -> V_25 ;\r\nV_16 += F_5 ( V_9 ) ;\r\nV_16 >>= V_9 -> V_21 ;\r\n} while ( F_3 ( F_9 ( & V_9 -> V_17 , V_15 ) ) );\r\nV_14 -> V_18 += F_10 ( V_16 , V_22 , & V_16 ) ;\r\nV_14 -> V_23 = V_16 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_12 ( struct V_8 * V_9 ,\r\nstruct V_13 * V_14 )\r\n{\r\nunsigned V_15 ;\r\ndo {\r\nV_15 = F_8 ( & V_9 -> V_17 ) ;\r\nV_14 -> V_18 = V_9 -> V_26 ;\r\nV_14 -> V_23 = V_9 -> V_27 ;\r\n} while ( F_3 ( F_9 ( & V_9 -> V_17 , V_15 ) ) );\r\nreturn 0 ;\r\n}\r\nstatic inline int F_13 ( struct V_8 * V_9 ,\r\nstruct V_13 * V_14 )\r\n{\r\nunsigned V_15 ;\r\ndo {\r\nV_15 = F_8 ( & V_9 -> V_17 ) ;\r\nV_14 -> V_18 = V_9 -> V_28 ;\r\nV_14 -> V_23 = V_9 -> V_29 ;\r\n} while ( F_3 ( F_9 ( & V_9 -> V_17 , V_15 ) ) );\r\nreturn 0 ;\r\n}\r\nstruct V_30 F_14 ( struct V_31 * V_32 ,\r\nstruct V_33 * V_34 )\r\n{\r\nstruct V_30 V_6 = { 0 , 0 } ;\r\nunsigned V_15 ;\r\nstruct V_8 * V_9 = (struct V_8 * ) F_4 () ;\r\nif ( F_3 ( V_34 != NULL ) ) {\r\ndo {\r\nV_15 = F_8 ( & V_9 -> V_35 ) ;\r\nV_34 -> V_36 = V_9 -> V_36 ;\r\nV_34 -> V_37 = V_9 -> V_37 ;\r\n} while ( F_3 ( F_9 ( & V_9 -> V_35 , V_15 ) ) );\r\n}\r\nif ( F_3 ( V_32 == NULL ) )\r\nreturn V_6 ;\r\nF_7 ( V_9 , (struct V_13 * ) V_32 ) ;\r\nV_32 -> V_38 /= 1000 ;\r\nreturn V_6 ;\r\n}\r\nstatic struct V_30 F_15 ( long clock ,\r\nstruct V_13 * V_14 )\r\n{\r\nstruct V_30 V_6 ;\r\n__asm__ __volatile__ (\r\n"swint1"\r\n: "=R00" (ret.value), "=R01" (ret.error)\r\n: "R10" (__NR_clock_gettime), "R00" (clock), "R01" (ts)\r\n: "r2", "r3", "r4", "r5", "r6", "r7",\r\n"r8", "r9", "r11", "r12", "r13", "r14", "r15",\r\n"r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",\r\n"r24", "r25", "r26", "r27", "r28", "r29", "memory");\r\nreturn V_6 ;\r\n}\r\nstruct V_30 F_16 ( T_3 clock ,\r\nstruct V_13 * V_14 )\r\n{\r\nstruct V_8 * V_9 = (struct V_8 * ) F_4 () ;\r\nstruct V_30 V_6 = { 0 , 0 } ;\r\nswitch ( clock ) {\r\ncase V_39 :\r\nF_7 ( V_9 , V_14 ) ;\r\nreturn V_6 ;\r\ncase V_40 :\r\nF_11 ( V_9 , V_14 ) ;\r\nreturn V_6 ;\r\ncase V_41 :\r\nF_12 ( V_9 , V_14 ) ;\r\nreturn V_6 ;\r\ncase V_42 :\r\nF_13 ( V_9 , V_14 ) ;\r\nreturn V_6 ;\r\ndefault:\r\nreturn F_15 ( clock , V_14 ) ;\r\n}\r\n}
