{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373282 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373282 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "VERILOG_MACRO DEBUG_NOHDMI=DEBUG_NOHDMI " "Assignment VERILOG_MACRO with value DEBUG_NOHDMI=DEBUG_NOHDMI has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616099373282 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616099373282 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373382 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373382 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "VERILOG_MACRO DEBUG_NOHDMI=DEBUG_NOHDMI " "Assignment VERILOG_MACRO with value DEBUG_NOHDMI=DEBUG_NOHDMI has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616099373382 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616099373382 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM NORMAL " "Assignment ROUTER_TIMING_OPTIMIZATION_LEVEL changed value from MAXIMUM to NORMAL." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373482 ""} { "Info" "IFLOW_ASSIGNMENT_CHANGED" "PLACEMENT_EFFORT_MULTIPLIER 4.0 1.0 " "Assignment PLACEMENT_EFFORT_MULTIPLIER changed value from 4.0 to 1.0." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1616099373482 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "VERILOG_MACRO DEBUG_NOHDMI=DEBUG_NOHDMI " "Assignment VERILOG_MACRO with value DEBUG_NOHDMI=DEBUG_NOHDMI has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616099373482 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616099373482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616099374022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616099374026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:29:33 2021 " "Processing started: Thu Mar 18 21:29:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616099374026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1616099374026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t sys/build_id.tcl compile tiamc1 tiamc1 " "Command: quartus_sh -t sys/build_id.tcl compile tiamc1 tiamc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1616099374026 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile tiamc1 tiamc1 " "Quartus(args): compile tiamc1 tiamc1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1616099374026 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "sys/build_id.tcl " "Evaluation of Tcl script sys/build_id.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1616099374335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616099374335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:29:34 2021 " "Processing ended: Thu Mar 18 21:29:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616099374335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616099374335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616099374335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1616099374335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1616099375221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616099375226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:29:35 2021 " "Processing started: Thu Mar 18 21:29:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616099375226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099375226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiamc1 -c tiamc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiamc1 -c tiamc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099375226 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099375856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616099375910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/periph/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/periph/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio-rtl " "Found design unit 1: audio-rtl" {  } { { "rtl/periph/audio.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/audio.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383180 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "rtl/periph/audio.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/audio.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vga/sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-rtl " "Found design unit 1: sprite-rtl" {  } { { "rtl/vga/sprite.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383181 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "rtl/vga/sprite.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roms/palette.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file roms/palette.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_palette-rtl " "Found design unit 1: rom_palette-rtl" {  } { { "roms/palette.vhdl" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/roms/palette.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383182 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_palette " "Found entity 1: rom_palette" {  } { { "roms/palette.vhdl" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/roms/palette.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t8080se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t8080se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8080se-rtl " "Found design unit 1: T8080se-rtl" {  } { { "rtl/t80/T8080se.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T8080se.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383183 ""} { "Info" "ISGN_ENTITY_NAME" "1 T8080se " "Found entity 1: T8080se" {  } { { "rtl/t80/T8080se.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T8080se.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/periph/inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/periph/inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputs-rtl " "Found design unit 1: inputs-rtl" {  } { { "rtl/periph/inputs.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/inputs.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383184 ""} { "Info" "ISGN_ENTITY_NAME" "1 inputs " "Found entity 1: inputs" {  } { { "rtl/periph/inputs.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/inputs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-rtl " "Found design unit 1: sram-rtl" {  } { { "rtl/sram.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/sram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383185 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "rtl/sram.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/periph/intcontroller.vhd " "Can't analyze file -- file rtl/periph/intcontroller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616099383187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dualsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/dualsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dualsram-rtl " "Found design unit 1: dualsram-rtl" {  } { { "rtl/dualsram.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/dualsram.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383188 ""} { "Info" "ISGN_ENTITY_NAME" "1 dualsram " "Found entity 1: dualsram" {  } { { "rtl/dualsram.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/dualsram.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/vga/video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video-rtl " "Found design unit 1: video-rtl" {  } { { "rtl/vga/video.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/video.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383190 ""} { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "rtl/vga/video.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/video.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/memcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/memcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memcontrol-rtl " "Found design unit 1: memcontrol-rtl" {  } { { "rtl/memcontrol.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/memcontrol.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383191 ""} { "Info" "ISGN_ENTITY_NAME" "1 memcontrol " "Found entity 1: memcontrol" {  } { { "rtl/memcontrol.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/memcontrol.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t80se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se-rtl " "Found design unit 1: T80se-rtl" {  } { { "rtl/t80/T80se.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80se.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383192 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se " "Found entity 1: T80se" {  } { { "rtl/t80/T80se.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80se.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "rtl/t80/T80_Reg.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_Reg.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383193 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "rtl/t80/T80_Reg.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_Reg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rtl/t80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "rtl/t80/T80_Pack.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "rtl/t80/T80_MCode.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_MCode.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383196 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "rtl/t80/T80_MCode.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_MCode.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "rtl/t80/T80_ALU.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_ALU.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383198 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "rtl/t80/T80_ALU.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80_ALU.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/t80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/t80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "rtl/t80/T80.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383200 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "rtl/t80/T80.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sysclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/sysclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysclock-rtl " "Found design unit 1: sysclock-rtl" {  } { { "rtl/sysclock.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/sysclock.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383201 ""} { "Info" "ISGN_ENTITY_NAME" "1 sysclock " "Found entity 1: sysclock" {  } { { "rtl/sysclock.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/sysclock.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tiamc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/tiamc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tiamc1-struct " "Found design unit 1: tiamc1-struct" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383202 ""} { "Info" "ISGN_ENTITY_NAME" "1 tiamc1 " "Found entity 1: tiamc1" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/pll.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "rtl/pll/pll_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi " "Found entity 1: pll_hdmi" {  } { { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi/pll_hdmi_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_0002 " "Found entity 1: pll_hdmi_0002" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_audio " "Found entity 1: pll_audio" {  } { { "sys/pll_audio.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_audio/pll_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_audio_0002 " "Found entity 1: pll_audio_0002" {  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio/pll_audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_cfg " "Found entity 1: pll_cfg" {  } { { "sys/pll_cfg.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_cfg/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sd_miso SD_MISO sys_top.v(148) " "Verilog HDL Declaration information at sys_top.v(148): object \"sd_miso\" differs only in case from object \"SD_MISO\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_USER btn_user sys_top.v(105) " "Verilog HDL Declaration information at sys_top.v(105): object \"BTN_USER\" differs only in case from object \"btn_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BTN_OSD btn_osd sys_top.v(106) " "Verilog HDL Declaration information at sys_top.v(106): object \"BTN_OSD\" differs only in case from object \"btn_osd\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HDMI_TX_CLK hdmi_tx_clk sys_top.v(50) " "Verilog HDL Declaration information at sys_top.v(50): object \"HDMI_TX_CLK\" differs only in case from object \"hdmi_tx_clk\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs sys_top.v(87) " "Verilog HDL Declaration information at sys_top.v(87): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs sys_top.v(88) " "Verilog HDL Declaration information at sys_top.v(88): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 88 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_L audio_l sys_top.v(92) " "Verilog HDL Declaration information at sys_top.v(92): object \"AUDIO_L\" differs only in case from object \"audio_l\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUDIO_R audio_r sys_top.v(93) " "Verilog HDL Declaration information at sys_top.v(93): object \"AUDIO_R\" differs only in case from object \"audio_r\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_USER led_user sys_top.v(102) " "Verilog HDL Declaration information at sys_top.v(102): object \"LED_USER\" differs only in case from object \"led_user\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_POWER led_power sys_top.v(104) " "Verilog HDL Declaration information at sys_top.v(104): object \"LED_POWER\" differs only in case from object \"led_power\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 104 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_EN fb_en sys_top.v(753) " "Verilog HDL Declaration information at sys_top.v(753): object \"FB_EN\" differs only in case from object \"fb_en\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 753 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_FMT fb_fmt sys_top.v(754) " "Verilog HDL Declaration information at sys_top.v(754): object \"FB_FMT\" differs only in case from object \"fb_fmt\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 754 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_WIDTH fb_width sys_top.v(755) " "Verilog HDL Declaration information at sys_top.v(755): object \"FB_WIDTH\" differs only in case from object \"fb_width\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 755 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_HEIGHT fb_height sys_top.v(756) " "Verilog HDL Declaration information at sys_top.v(756): object \"FB_HEIGHT\" differs only in case from object \"fb_height\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 756 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_BASE fb_base sys_top.v(757) " "Verilog HDL Declaration information at sys_top.v(757): object \"FB_BASE\" differs only in case from object \"fb_base\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 757 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_STRIDE fb_stride sys_top.v(758) " "Verilog HDL Declaration information at sys_top.v(758): object \"FB_STRIDE\" differs only in case from object \"fb_stride\" in the same scope" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 758 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sys_top.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Found entity 1: sys_top" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383219 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_fix " "Found entity 2: sync_fix" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383219 ""} { "Info" "ISGN_ENTITY_NAME" "3 csync " "Found entity 3: csync" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ascal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/ascal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascal-rtl " "Found design unit 1: ascal-rtl" {  } { { "sys/ascal.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/ascal.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383223 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascal " "Found entity 1: ascal" {  } { { "sys/ascal.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/ascal.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/pll_hdmi_adj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_hdmi_adj-rtl " "Found design unit 1: pll_hdmi_adj-rtl" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi_adj.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383224 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_hdmi_adj " "Found entity 1: pll_hdmi_adj" {  } { { "sys/pll_hdmi_adj.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi_adj.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/math.sv 3 3 " "Found 3 design units, including 3 entities, in source file sys/math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_udiv " "Found entity 1: sys_udiv" {  } { { "sys/math.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383225 ""} { "Info" "ISGN_ENTITY_NAME" "2 sys_umul " "Found entity 2: sys_umul" {  } { { "sys/math.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/math.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383225 ""} { "Info" "ISGN_ENTITY_NAME" "3 sys_umuldiv " "Found entity 3: sys_umuldiv" {  } { { "sys/math.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/math.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a hq2x.sv(304) " "Verilog HDL Declaration information at hq2x.sv(304): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b hq2x.sv(305) " "Verilog HDL Declaration information at hq2x.sv(305): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d hq2x.sv(306) " "Verilog HDL Declaration information at hq2x.sv(306): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e hq2x.sv(303) " "Verilog HDL Declaration information at hq2x.sv(303): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h hq2x.sv(308) " "Verilog HDL Declaration information at hq2x.sv(308): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f hq2x.sv(307) " "Verilog HDL Declaration information at hq2x.sv(307): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hq2x.sv 5 5 " "Found 5 design units, including 5 entities, in source file sys/hq2x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hq2x " "Found entity 1: Hq2x" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383228 ""} { "Info" "ISGN_ENTITY_NAME" "2 hq2x_in " "Found entity 2: hq2x_in" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383228 ""} { "Info" "ISGN_ENTITY_NAME" "3 hq2x_buf " "Found entity 3: hq2x_buf" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383228 ""} { "Info" "ISGN_ENTITY_NAME" "4 DiffCheck " "Found entity 4: DiffCheck" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383228 ""} { "Info" "ISGN_ENTITY_NAME" "5 Blend " "Found entity 5: Blend" {  } { { "sys/hq2x.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hq2x.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hq2x Hq2x scandoubler.v(26) " "Verilog HDL Declaration information at scandoubler.v(26): object \"hq2x\" differs only in case from object \"Hq2x\" in the same scope" {  } { { "sys/scandoubler.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/scandoubler.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "sys/scandoubler.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/scandoubler.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/scanlines.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/scanlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanlines " "Found entity 1: scanlines" {  } { { "sys/scanlines.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/scanlines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_cleaner.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_cleaner " "Found entity 1: video_cleaner" {  } { { "sys/video_cleaner.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_cleaner.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383231 ""} { "Info" "ISGN_ENTITY_NAME" "2 s_fix " "Found entity 2: s_fix" {  } { { "sys/video_cleaner.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_cleaner.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/gamma_corr.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gamma_corr " "Found entity 1: gamma_corr" {  } { { "sys/gamma_corr.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/gamma_corr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383232 ""} { "Info" "ISGN_ENTITY_NAME" "2 gamma_fast " "Found entity 2: gamma_fast" {  } { { "sys/gamma_corr.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/gamma_corr.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383232 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "12161 sys/video_mixer.sv(20) " "Verilog HDL or VHDL warning at sys/video_mixer.sv(20): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 12161." {  } { { "sys/video_mixer.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_mixer.sv" 20 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1616099383233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/video_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_mixer " "Found entity 1: video_mixer" {  } { { "sys/video_mixer.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_mixer.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCALE scale video_freak.sv(33) " "Verilog HDL Declaration information at video_freak.sv(33): object \"SCALE\" differs only in case from object \"scale\" in the same scope" {  } { { "sys/video_freak.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_freak.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/video_freak.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/video_freak.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_freak " "Found entity 1: video_freak" {  } { { "sys/video_freak.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_freak.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383235 ""} { "Info" "ISGN_ENTITY_NAME" "2 video_scale_int " "Found entity 2: video_scale_int" {  } { { "sys/video_freak.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/video_freak.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_video CLK_VIDEO arcade_video.v(31) " "Verilog HDL Declaration information at arcade_video.v(31): object \"clk_video\" differs only in case from object \"CLK_VIDEO\" in the same scope" {  } { { "sys/arcade_video.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/arcade_video.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FB_EN fb_en arcade_video.v(178) " "Verilog HDL Declaration information at arcade_video.v(178): object \"FB_EN\" differs only in case from object \"fb_en\" in the same scope" {  } { { "sys/arcade_video.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/arcade_video.v" 178 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/arcade_video.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/arcade_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 arcade_video " "Found entity 1: arcade_video" {  } { { "sys/arcade_video.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/arcade_video.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383236 ""} { "Info" "ISGN_ENTITY_NAME" "2 screen_rotate " "Found entity 2: screen_rotate" {  } { { "sys/arcade_video.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/arcade_video.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "sys/osd.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/vga_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/vga_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "sys/vga_out.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/vga_out.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "sys/i2c.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/alsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/alsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alsa " "Found entity 1: alsa" {  } { { "sys/alsa.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/alsa.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "sys/i2s.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/i2s.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/spdif.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/spdif.v" { { "Info" "ISGN_ENTITY_NAME" "1 spdif " "Found entity 1: spdif" {  } { { "sys/spdif.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/spdif.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/audio_out.v 2 2 " "Found 2 design units, including 2 entities, in source file sys/audio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sys/audio_out.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383244 ""} { "Info" "ISGN_ENTITY_NAME" "2 aud_mix_top " "Found entity 2: aud_mix_top" {  } { { "sys/audio_out.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/iir_filter.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "sys/iir_filter.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/iir_filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383245 ""} { "Info" "ISGN_ENTITY_NAME" "2 iir_filter_tap " "Found entity 2: iir_filter_tap" {  } { { "sys/iir_filter.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/iir_filter.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383245 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_blocker " "Found entity 3: DC_blocker" {  } { { "sys/iir_filter.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/iir_filter.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ltc2308.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/ltc2308.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ltc2308 " "Found entity 1: ltc2308" {  } { { "sys/ltc2308.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/ltc2308.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383246 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltc2308_tape " "Found entity 2: ltc2308_tape" {  } { { "sys/ltc2308.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/ltc2308.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sys/sigma_delta_dac.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mt32pi.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mt32pi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mt32pi " "Found entity 1: mt32pi" {  } { { "sys/mt32pi.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/mt32pi.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hdmi_config.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_config " "Found entity 1: hdmi_config" {  } { { "sys/hdmi_config.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hdmi_config.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/mcp23009.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/mcp23009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcp23009 " "Found entity 1: mcp23009" {  } { { "sys/mcp23009.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/mcp23009.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/f2sdram_safe_terminator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 f2sdram_safe_terminator " "Found entity 1: f2sdram_safe_terminator" {  } { { "sys/f2sdram_safe_terminator.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/f2sdram_safe_terminator.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/ddr_svc.sv 1 1 " "Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_svc " "Found entity 1: ddr_svc" {  } { { "sys/ddr_svc.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/ddr_svc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sysmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sysmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sysmem_lite " "Found entity 1: sysmem_lite" {  } { { "sys/sysmem.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sysmem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383253 ""} { "Info" "ISGN_ENTITY_NAME" "2 sysmem_HPS_fpga_interfaces " "Found entity 2: sysmem_HPS_fpga_interfaces" {  } { { "sys/sysmem.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sysmem.sv" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/sd_card.sv 2 2 " "Found 2 design units, including 2 entities, in source file sys/sd_card.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "sys/sd_card.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sd_card.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383255 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdbuf " "Found entity 2: sdbuf" {  } { { "sys/sd_card.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sd_card.sv" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys/hps_io.v 3 3 " "Found 3 design units, including 3 entities, in source file sys/hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_io " "Found entity 1: hps_io" {  } { { "sys/hps_io.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_device " "Found entity 2: ps2_device" {  } { { "sys/hps_io.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383258 ""} { "Info" "ISGN_ENTITY_NAME" "3 video_calc " "Found entity 3: video_calc" {  } { { "sys/hps_io.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTONS buttons tiamc1.sv(93) " "Verilog HDL Declaration information at tiamc1.sv(93): object \"BUTTONS\" differs only in case from object \"buttons\" in the same scope" {  } { { "tiamc1.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset tiamc1.sv(26) " "Verilog HDL Declaration information at tiamc1.sv(26): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "tiamc1.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616099383259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiamc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tiamc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 emu " "Found entity 1: emu" {  } { { "tiamc1.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/periph/pit_chn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/periph/pit_chn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pit_channel-rtl " "Found design unit 1: pit_channel-rtl" {  } { { "rtl/periph/pit_chn.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/pit_chn.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383261 ""} { "Info" "ISGN_ENTITY_NAME" "1 pit_channel " "Found entity 1: pit_channel" {  } { { "rtl/periph/pit_chn.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/pit_chn.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099383261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099383261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616099383412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp23009 mcp23009:mcp23009 " "Elaborating entity \"mcp23009\" for hierarchy \"mcp23009:mcp23009\"" {  } { { "sys/sys_top.v" "mcp23009" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c mcp23009:mcp23009\|i2c:i2c " "Elaborating entity \"i2c\" for hierarchy \"mcp23009:mcp23009\|i2c:i2c\"" {  } { { "sys/mcp23009.sv" "i2c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/mcp23009.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_lite sysmem_lite:sysmem " "Elaborating entity \"sysmem_lite\" for hierarchy \"sysmem_lite:sysmem\"" {  } { { "sys/sys_top.v" "sysmem" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2sdram_safe_terminator sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 " "Elaborating entity \"f2sdram_safe_terminator\" for hierarchy \"sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1\"" {  } { { "sys/sysmem.sv" "f2sdram_safe_terminator_ram1" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sysmem.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2sdram_safe_terminator sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf " "Elaborating entity \"f2sdram_safe_terminator\" for hierarchy \"sysmem_lite:sysmem\|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf\"" {  } { { "sys/sysmem.sv" "f2sdram_safe_terminator_vbuf" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sysmem.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysmem_HPS_fpga_interfaces sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"sysmem_HPS_fpga_interfaces\" for hierarchy \"sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "sys/sysmem.sv" "fpga_interfaces" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sysmem.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_svc ddr_svc:ddr_svc " "Elaborating entity \"ddr_svc\" for hierarchy \"ddr_svc:ddr_svc\"" {  } { { "sys/sys_top.v" "ddr_svc" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascal ascal:ascal " "Elaborating entity \"ascal\" for hierarchy \"ascal:ascal\"" {  } { { "sys/sys_top.v" "ascal" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099383632 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|altsyncram:o_line1\[0\].r\[7\]__3 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|altsyncram:o_line1\[0\].r\[7\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|altsyncram:o_line2\[0\].r\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|altsyncram:o_line2\[0\].r\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|altsyncram:o_line3\[0\].r\[7\]__5 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|altsyncram:o_line3\[0\].r\[7\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099418357 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616099418357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421501 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099421501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89q1 " "Found entity 1: altsyncram_89q1" {  } { { "db/altsyncram_89q1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_89q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099421543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099421543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89q1 ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated " "Elaborating entity \"altsyncram_89q1\" for hierarchy \"ascal:ascal\|altsyncram:i_mem\[0\].r\[7\]__1\|altsyncram_89q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421594 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099421594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccn1 " "Found entity 1: altsyncram_ccn1" {  } { { "db/altsyncram_ccn1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_ccn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099421635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099421635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccn1 ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated " "Elaborating entity \"altsyncram_ccn1\" for hierarchy \"ascal:ascal\|altsyncram:o_line0\[0\].r\[7\]__2\|altsyncram_ccn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_umuldiv sys_umuldiv:ar_muldiv " "Elaborating entity \"sys_umuldiv\" for hierarchy \"sys_umuldiv:ar_muldiv\"" {  } { { "sys/sys_top.v" "ar_muldiv" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_umul sys_umuldiv:ar_muldiv\|sys_umul:umul " "Elaborating entity \"sys_umul\" for hierarchy \"sys_umuldiv:ar_muldiv\|sys_umul:umul\"" {  } { { "sys/math.sv" "umul" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/math.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_udiv sys_umuldiv:ar_muldiv\|sys_udiv:udiv " "Elaborating entity \"sys_udiv\" for hierarchy \"sys_umuldiv:ar_muldiv\|sys_udiv:udiv\"" {  } { { "sys/math.sv" "udiv" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/math.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_adj pll_hdmi_adj:pll_hdmi_adj " "Elaborating entity \"pll_hdmi_adj\" for hierarchy \"pll_hdmi_adj:pll_hdmi_adj\"" {  } { { "sys/sys_top.v" "pll_hdmi_adj" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi pll_hdmi:pll_hdmi " "Elaborating entity \"pll_hdmi\" for hierarchy \"pll_hdmi:pll_hdmi\"" {  } { { "sys/sys_top.v" "pll_hdmi" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_hdmi_0002 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst " "Elaborating entity \"pll_hdmi_0002\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\"" {  } { { "sys/pll_hdmi.v" "pll_hdmi_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "altera_pll_i" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421831 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421844 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421845 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421845 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616099421847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.500000 MHz " "Parameter \"output_clock_frequency0\" = \"148.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 4 " "Parameter \"m_cnt_hi_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 4 " "Parameter \"m_cnt_lo_div\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 1 " "Parameter \"c_cnt_lo_div0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 445.499999 MHz " "Parameter \"pll_output_clk_frequency\" = \"445.499999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3908420153 " "Parameter \"pll_fractional_division\" = \"3908420153\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst true " "Parameter \"pll_slf_rst\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099421863 ""}  } { { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099421863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099421973 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421984 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421984 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421984 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616099421984 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422015 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cfg pll_cfg:pll_cfg " "Elaborating entity \"pll_cfg\" for hierarchy \"pll_cfg:pll_cfg\"" {  } { { "sys/sys_top.v" "pll_cfg" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\"" {  } { { "sys/pll_cfg.v" "pll_cfg_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422078 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1616099422171 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1616099422172 "|sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborated megafunction instantiation \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Instantiated megafunction \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422452 ""}  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099422452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "self_reset_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_config hdmi_config:hdmi_config " "Elaborating entity \"hdmi_config\" for hierarchy \"hdmi_config:hdmi_config\"" {  } { { "sys/sys_top.v" "hdmi_config" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c hdmi_config:hdmi_config\|i2c:i2c_av " "Elaborating entity \"i2c\" for hierarchy \"hdmi_config:hdmi_config\|i2c:i2c_av\"" {  } { { "sys/hdmi_config.sv" "i2c_av" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hdmi_config.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:HDMI_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:HDMI_scanlines\"" {  } { { "sys/sys_top.v" "HDMI_scanlines" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:hdmi_osd " "Elaborating entity \"osd\" for hierarchy \"osd:hdmi_osd\"" {  } { { "sys/sys_top.v" "hdmi_osd" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csync csync:csync_hdmi " "Elaborating entity \"csync\" for hierarchy \"csync:csync_hdmi\"" {  } { { "sys/sys_top.v" "csync_hdmi" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out altddio_out:hdmiclk_ddr " "Elaborating entity \"altddio_out\" for hierarchy \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "hdmiclk_ddr" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddio_out:hdmiclk_ddr " "Elaborated megafunction instantiation \"altddio_out:hdmiclk_ddr\"" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddio_out:hdmiclk_ddr " "Instantiated megafunction \"altddio_out:hdmiclk_ddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422616 ""}  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099422616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_b2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_b2j " "Found entity 1: ddio_out_b2j" {  } { { "db/ddio_out_b2j.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/ddio_out_b2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099422653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099422653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_b2j altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated " "Elaborating entity \"ddio_out_b2j\" for hierarchy \"altddio_out:hdmiclk_ddr\|ddio_out_b2j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines scanlines:VGA_scanlines " "Elaborating entity \"scanlines\" for hierarchy \"scanlines:VGA_scanlines\"" {  } { { "sys/sys_top.v" "VGA_scanlines" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_out vga_out:vga_scaler_out " "Elaborating entity \"vga_out\" for hierarchy \"vga_out:vga_scaler_out\"" {  } { { "sys/sys_top.v" "vga_scaler_out" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_audio pll_audio:pll_audio " "Elaborating entity \"pll_audio\" for hierarchy \"pll_audio:pll_audio\"" {  } { { "sys/sys_top.v" "pll_audio" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_audio_0002 pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst " "Elaborating entity \"pll_audio_0002\" for hierarchy \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\"" {  } { { "sys/pll_audio.v" "pll_audio_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_audio/pll_audio_0002.v" "altera_pll_i" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422666 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616099422668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 24.576000 MHz " "Parameter \"output_clock_frequency0\" = \"24.576000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422668 ""}  } { { "sys/pll_audio/pll_audio_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_audio/pll_audio_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099422668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:audio_out " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:audio_out\"" {  } { { "sys/sys_top.v" "audio_out" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s audio_out:audio_out\|i2s:i2s " "Elaborating entity \"i2s\" for hierarchy \"audio_out:audio_out\|i2s:i2s\"" {  } { { "sys/audio_out.v" "i2s" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spdif audio_out:audio_out\|spdif:toslink " "Elaborating entity \"spdif\" for hierarchy \"audio_out:audio_out\|spdif:toslink\"" {  } { { "sys/audio_out.v" "toslink" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac audio_out:audio_out\|sigma_delta_dac:sd_l " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"audio_out:audio_out\|sigma_delta_dac:sd_l\"" {  } { { "sys/audio_out.v" "sd_l" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter audio_out:audio_out\|IIR_filter:IIR_filter " "Elaborating entity \"IIR_filter\" for hierarchy \"audio_out:audio_out\|IIR_filter:IIR_filter\"" {  } { { "sys/audio_out.v" "IIR_filter" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_filter_tap audio_out:audio_out\|IIR_filter:IIR_filter\|iir_filter_tap:iir_tap_0 " "Elaborating entity \"iir_filter_tap\" for hierarchy \"audio_out:audio_out\|IIR_filter:IIR_filter\|iir_filter_tap:iir_tap_0\"" {  } { { "sys/iir_filter.v" "iir_tap_0" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/iir_filter.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_blocker audio_out:audio_out\|DC_blocker:dcb_l " "Elaborating entity \"DC_blocker\" for hierarchy \"audio_out:audio_out\|DC_blocker:dcb_l\"" {  } { { "sys/audio_out.v" "dcb_l" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aud_mix_top audio_out:audio_out\|aud_mix_top:audmix_l " "Elaborating entity \"aud_mix_top\" for hierarchy \"audio_out:audio_out\|aud_mix_top:audmix_l\"" {  } { { "sys/audio_out.v" "audmix_l" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/audio_out.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alsa alsa:alsa " "Elaborating entity \"alsa\" for hierarchy \"alsa:alsa\"" {  } { { "sys/sys_top.v" "alsa" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fix sync_fix:sync_v " "Elaborating entity \"sync_fix\" for hierarchy \"sync_fix:sync_v\"" {  } { { "sys/sys_top.v" "sync_v" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu emu:emu " "Elaborating entity \"emu\" for hierarchy \"emu:emu\"" {  } { { "sys/sys_top.v" "emu" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_io emu:emu\|hps_io:hps_io " "Elaborating entity \"hps_io\" for hierarchy \"emu:emu\|hps_io:hps_io\"" {  } { { "tiamc1.sv" "hps_io" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422695 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hps_io.v(388) " "Verilog HDL Case Statement information at hps_io.v(388): all case item expressions in this case statement are onehot" {  } { { "sys/hps_io.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 388 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616099422715 "|sys_top|emu:emu|hps_io:hps_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_calc emu:emu\|hps_io:hps_io\|video_calc:video_calc " "Elaborating entity \"video_calc\" for hierarchy \"emu:emu\|hps_io:hps_io\|video_calc:video_calc\"" {  } { { "sys/hps_io.v" "video_calc" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll emu:emu\|pll:pll " "Elaborating entity \"pll\" for hierarchy \"emu:emu\|pll:pll\"" {  } { { "tiamc1.sv" "pll" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 emu:emu\|pll:pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\"" {  } { { "rtl/pll.v" "pll_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "altera_pll_i" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422724 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616099422726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "rtl/pll/pll_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099422726 ""}  } { { "rtl/pll/pll_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099422726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiamc1 emu:emu\|tiamc1:tiamc1 " "Elaborating entity \"tiamc1\" for hierarchy \"emu:emu\|tiamc1:tiamc1\"" {  } { { "tiamc1.sv" "tiamc1" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422728 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_USER tiamc1.vhd(59) " "VHDL Signal Declaration warning at tiamc1.vhd(59): used implicit default value for signal \"LED_USER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616099422729 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_POWER tiamc1.vhd(60) " "VHDL Signal Declaration warning at tiamc1.vhd(60): used implicit default value for signal \"LED_POWER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616099422729 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_DISK tiamc1.vhd(61) " "VHDL Signal Declaration warning at tiamc1.vhd(61): used implicit default value for signal \"LED_DISK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616099422729 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuRETI_n tiamc1.vhd(82) " "Verilog HDL or VHDL warning at tiamc1.vhd(82): object \"cpuRETI_n\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422729 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuIntEna_n tiamc1.vhd(83) " "Verilog HDL or VHDL warning at tiamc1.vhd(83): object \"cpuIntEna_n\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422729 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cpuHold tiamc1.vhd(86) " "VHDL Signal Declaration warning at tiamc1.vhd(86): used explicit default value for signal \"cpuHold\" because signal was never assigned a value" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuWait tiamc1.vhd(89) " "Verilog HDL or VHDL warning at tiamc1.vhd(89): object \"cpuWait\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuHLDA tiamc1.vhd(90) " "Verilog HDL or VHDL warning at tiamc1.vhd(90): object \"cpuHLDA\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuIntA tiamc1.vhd(93) " "Verilog HDL or VHDL warning at tiamc1.vhd(93): object \"cpuIntA\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuWO_n tiamc1.vhd(94) " "Verilog HDL or VHDL warning at tiamc1.vhd(94): object \"cpuWO_n\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuHLTA tiamc1.vhd(95) " "Verilog HDL or VHDL warning at tiamc1.vhd(95): object \"cpuHLTA\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuOUT tiamc1.vhd(96) " "Verilog HDL or VHDL warning at tiamc1.vhd(96): object \"cpuOUT\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuM1 tiamc1.vhd(97) " "Verilog HDL or VHDL warning at tiamc1.vhd(97): object \"cpuM1\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuINP tiamc1.vhd(98) " "Verilog HDL or VHDL warning at tiamc1.vhd(98): object \"cpuINP\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuMEMR tiamc1.vhd(99) " "Verilog HDL or VHDL warning at tiamc1.vhd(99): object \"cpuMEMR\" assigned a value but never read" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "USER_OUT\[6\] tiamc1.vhd(63) " "Using initial value X (don't care) for net \"USER_OUT\[6\]\" at tiamc1.vhd(63)" {  } { { "rtl/tiamc1.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 63 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 "|sys_top|emu:emu|tiamc1:tiamc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video emu:emu\|tiamc1:tiamc1\|video:video " "Elaborating entity \"video\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|video:video\"" {  } { { "rtl/tiamc1.vhd" "video" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite " "Elaborating entity \"sprite\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\"" {  } { { "rtl/vga/video.vhd" "\\sprites:0:sprite" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/video.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a2 " "Elaborating entity \"sram\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a2\"" {  } { { "rtl/vga/video.vhd" "sram_rom_a2" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/video.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_palette emu:emu\|tiamc1:tiamc1\|video:video\|rom_palette:palrom " "Elaborating entity \"rom_palette\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|video:video\|rom_palette:palrom\"" {  } { { "rtl/vga/video.vhd" "palrom" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/video.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcontrol emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol " "Elaborating entity \"memcontrol\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\"" {  } { { "rtl/tiamc1.vhd" "memcontrol" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422754 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_g6_we_n memcontrol.vhd(95) " "VHDL Signal Declaration warning at memcontrol.vhd(95): used explicit default value for signal \"rom_g6_we_n\" because signal was never assigned a value" {  } { { "rtl/memcontrol.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/memcontrol.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1616099422757 "|sys_top|emu:emu|tiamc1:tiamc1|memcontrol:memcontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualsram emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid " "Elaborating entity \"dualsram\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\"" {  } { { "rtl/memcontrol.vhd" "ram_vid" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/memcontrol.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T8080se emu:emu\|tiamc1:tiamc1\|T8080se:cpu " "Elaborating entity \"T8080se\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|T8080se:cpu\"" {  } { { "rtl/tiamc1.vhd" "cpu" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSRQ_n T8080se.vhd(106) " "Verilog HDL or VHDL warning at T8080se.vhd(106): object \"BUSRQ_n\" assigned a value but never read" {  } { { "rtl/t80/T8080se.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T8080se.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616099422763 "|sys_top|emu:emu|tiamc1:tiamc1|T8080se:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\"" {  } { { "rtl/t80/T8080se.vhd" "u0" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T8080se.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_MCode:mcode\"" {  } { { "rtl/t80/T80.vhd" "mcode" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_ALU:alu\"" {  } { { "rtl/t80/T80.vhd" "alu" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|T8080se:cpu\|T80:u0\|T80_Reg:Regs\"" {  } { { "rtl/t80/T80.vhd" "Regs" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/t80/T80.vhd" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysclock emu:emu\|tiamc1:tiamc1\|sysclock:sysclock " "Elaborating entity \"sysclock\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|sysclock:sysclock\"" {  } { { "rtl/tiamc1.vhd" "sysclock" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputs emu:emu\|tiamc1:tiamc1\|inputs:inputs " "Elaborating entity \"inputs\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|inputs:inputs\"" {  } { { "rtl/tiamc1.vhd" "inputs" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio emu:emu\|tiamc1:tiamc1\|audio:audio " "Elaborating entity \"audio\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|audio:audio\"" {  } { { "rtl/tiamc1.vhd" "audio" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/tiamc1.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422784 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TMP_DBG audio.vhd(44) " "VHDL Signal Declaration warning at audio.vhd(44): used implicit default value for signal \"TMP_DBG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rtl/periph/audio.vhd" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/audio.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616099422785 "|sys_top|emu:emu|tiamc1:tiamc1|audio:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pit_channel emu:emu\|tiamc1:tiamc1\|audio:audio\|pit_channel:\\pit_channels:0:pit_channel " "Elaborating entity \"pit_channel\" for hierarchy \"emu:emu\|tiamc1:tiamc1\|audio:audio\|pit_channel:\\pit_channels:0:pit_channel\"" {  } { { "rtl/periph/audio.vhd" "\\pit_channels:0:pit_channel" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/periph/audio.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099422786 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1616099431012 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[32\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[32\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[32\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[15\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[15\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[15\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[14\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[14\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[14\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[13\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[13\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[13\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[12\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[12\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[12\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[11\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[11\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[11\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[10\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[10\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[10\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[9\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[9\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[9\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[8\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[8\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[8\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[7\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[7\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[6\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[6\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[5\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[5\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[4\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[4\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[3\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[3\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[2\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[2\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[1\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[1\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|EXT_BUS\[0\] " "Node \"emu:emu\|hps_io:hps_io\|EXT_BUS\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "EXT_BUS\[0\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 159 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emu:emu\|hps_io:hps_io\|gamma_bus\[21\] " "Node \"emu:emu\|hps_io:hps_io\|gamma_bus\[21\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "sys/hps_io.v" "gamma_bus\[21\]" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/hps_io.v" 155 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 1 0 "Analysis & Synthesis" 0 -1 1616099436169 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "sys/pll_hdmi/pll_hdmi_0002.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi/pll_hdmi_0002.v" 239 0 0 } } { "sys/pll_hdmi.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_hdmi.v" 23 0 0 } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 954 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099436380 "|sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616099436380 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616099436380 ""}
{ "Info" "IOPT_OPT_CONVERT_GATED_CLOCK" "" "Gated clocks are found and converted to use clock enables" { { "Info" "IOPT_OPT_CONVERT_GATED_CLOCK_SUB" "comb~synth " "Convert gated clock comb~synth" {  } {  } 0 19019 "Convert gated clock %1!s!" 0 0 "Design Software" 0 -1 1616099438350 ""}  } {  } 0 19018 "Gated clocks are found and converted to use clock enables" 0 0 "Analysis & Synthesis" 0 -1 1616099438350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616099442368 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_dpram_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_dpram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1616099442479 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred dual-clock RAM node \"ascal:ascal\|o_h_poly_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1616099442479 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "64 " "Found 64 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:15:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:14:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:13:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:12:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:11:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:10:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:9:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:8:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:7:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:6:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:5:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:4:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:3:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:2:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:1:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_a " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_a\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_a" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_b " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_b\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_b" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_c " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_c\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_c" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_d " "RAM logic \"emu:emu\|tiamc1:tiamc1\|video:video\|sprite:\\sprites:0:sprite\|sp_data_d\" is uninferred due to asynchronous read logic" {  } { { "rtl/vga/sprite.vhd" "sp_data_d" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/rtl/vga/sprite.vhd" 60 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1616099442480 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1616099442480 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "tiamc1.ram3_sprite_e9ad889e.hdl.mif " "Width of data items in \"tiamc1.ram3_sprite_e9ad889e.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram3_sprite_e9ad889e.hdl.mif" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram3_sprite_e9ad889e.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 1 1616099447014 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "tiamc1.ram2_sprite_e9ad889e.hdl.mif " "Width of data items in \"tiamc1.ram2_sprite_e9ad889e.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram2_sprite_e9ad889e.hdl.mif" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram2_sprite_e9ad889e.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 1 1616099447015 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "tiamc1.ram1_sprite_e9ad889e.hdl.mif " "Width of data items in \"tiamc1.ram1_sprite_e9ad889e.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram1_sprite_e9ad889e.hdl.mif" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram1_sprite_e9ad889e.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 1 1616099447015 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "tiamc1.ram0_sprite_e9ad889e.hdl.mif " "Width of data items in \"tiamc1.ram0_sprite_e9ad889e.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram0_sprite_e9ad889e.hdl.mif" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/tiamc1.ram0_sprite_e9ad889e.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 1 1616099447016 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g5\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g5\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g4\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g4\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g3\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g3\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_dualsram_9dec6143.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_dualsram_9dec6143.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_dualsram_9dec6143.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_dualsram_9dec6143.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_dualsram_9dec6143.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_4\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_4\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_3\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_3\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:tram_rom_1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a6\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a6\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a5\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a5\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a3\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a3\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emu:emu\|tiamc1:tiamc1\|video:video\|sram:sram_rom_a2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_sram_5d6c3c52.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:vga_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:vga_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:hdmi_osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:hdmi_osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|i_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|i_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|pal1_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|pal1_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_dpram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_dpram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_h_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_h_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram0_ascal_3ec5c344.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram0_ascal_3ec5c344.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ascal:ascal\|o_v_poly_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ascal:ascal\|o_v_poly_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tiamc1.ram1_ascal_3ec5c344.hdl.mif " "Parameter INIT_FILE set to db/tiamc1.ram1_ascal_3ec5c344.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ascal:ascal\|o_dcptv_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ascal:ascal\|o_dcptv_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "scanlines:VGA_scanlines\|dout1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"scanlines:VGA_scanlines\|dout1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "scanlines:HDMI_scanlines\|dout1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"scanlines:HDMI_scanlines\|dout1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "osd:hdmi_osd\|rdout2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"osd:hdmi_osd\|rdout2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 25 " "Parameter WIDTH set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099451168 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616099451168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:i_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099451235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:i_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:i_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099451235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_g9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_dpram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099451368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_dpram_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_dpram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451368 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099451368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32k1 " "Found entity 1: altsyncram_32k1" {  } { { "db/altsyncram_32k1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_32k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:hdmi_osd\|altshift_taps:rdout2_rtl_0 " "Elaborated megafunction instantiation \"osd:hdmi_osd\|altshift_taps:rdout2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099451570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:hdmi_osd\|altshift_taps:rdout2_rtl_0 " "Instantiated megafunction \"osd:hdmi_osd\|altshift_taps:rdout2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 25 " "Parameter \"WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451570 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099451570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tuu " "Found entity 1: shift_taps_tuu" {  } { { "db/shift_taps_tuu.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/shift_taps_tuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jr91 " "Found entity 1: altsyncram_jr91" {  } { { "db/altsyncram_jr91.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_jr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099451778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g7\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram0_sram_5d6c3c52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451778 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099451778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mer1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mer1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mer1 " "Found entity 1: altsyncram_mer1" {  } { { "db/altsyncram_mer1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_mer1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099451827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|sram:sram_rom_g6\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram0_sram_5d6c3c52.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram0_sram_5d6c3c52.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099451827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099451827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoc1 " "Found entity 1: altsyncram_qoc1" {  } { { "db/altsyncram_qoc1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_qoc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099451866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099451866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanlines:VGA_scanlines\|altshift_taps:dout1_rtl_0 " "Elaborated megafunction instantiation \"scanlines:VGA_scanlines\|altshift_taps:dout1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanlines:VGA_scanlines\|altshift_taps:dout1_rtl_0 " "Instantiated megafunction \"scanlines:VGA_scanlines\|altshift_taps:dout1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452012 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4vu " "Found entity 1: shift_taps_4vu" {  } { { "db/shift_taps_4vu.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/shift_taps_4vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_char3\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram0_dualsram_9dec6143.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4o1 " "Found entity 1: altsyncram_a4o1" {  } { { "db/altsyncram_a4o1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_a4o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emu:emu\|tiamc1:tiamc1\|memcontrol:memcontrol\|dualsram:ram_vid\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram0_dualsram_9dec6143.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram0_dualsram_9dec6143.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452204 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:vga_osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:vga_osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452218 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nl1 " "Found entity 1: altsyncram_0nl1" {  } { { "db/altsyncram_0nl1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_0nl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:hdmi_osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452284 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6k1 " "Found entity 1: altsyncram_i6k1" {  } { { "db/altsyncram_i6k1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_i6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_h_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_h_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram0_ascal_3ec5c344.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram0_ascal_3ec5c344.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0nm1 " "Found entity 1: altsyncram_0nm1" {  } { { "db/altsyncram_0nm1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_0nm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:o_v_poly_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:o_v_poly_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tiamc1.ram1_ascal_3ec5c344.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tiamc1.ram1_ascal_3ec5c344.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldn1 " "Found entity 1: altsyncram_ldn1" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_ldn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altshift_taps:o_dcptv_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altshift_taps:o_dcptv_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altshift_taps:o_dcptv_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altshift_taps:o_dcptv_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uuu " "Found entity 1: shift_taps_uuu" {  } { { "db/shift_taps_uuu.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/shift_taps_uuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr91 " "Found entity 1: altsyncram_lr91" {  } { { "db/altsyncram_lr91.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_lr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascal:ascal\|altsyncram:pal1_mem_rtl_0 " "Elaborated megafunction instantiation \"ascal:ascal\|altsyncram:pal1_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascal:ascal\|altsyncram:pal1_mem_rtl_0 " "Instantiated megafunction \"ascal:ascal\|altsyncram:pal1_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2aj1 " "Found entity 1: altsyncram_2aj1" {  } { { "db/altsyncram_2aj1.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_2aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0 " "Elaborated megafunction instantiation \"scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099452930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0 " "Instantiated megafunction \"scanlines:HDMI_scanlines\|altshift_taps:dout1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616099452930 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616099452930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0vu " "Found entity 1: shift_taps_0vu" {  } { { "db/shift_taps_0vu.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/shift_taps_0vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099452966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099452966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kr91 " "Found entity 1: altsyncram_kr91" {  } { { "db/altsyncram_kr91.tdf" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/db/altsyncram_kr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616099453018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099453018 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616099453822 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 7 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616099454394 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "hdmi_config:hdmi_config\|i2c:i2c_av\|I2C_SCL hdmi_scl_en " "Converted the fanout from the open-drain buffer \"hdmi_config:hdmi_config\|i2c:i2c_av\|I2C_SCL\" to the node \"hdmi_scl_en\" into a wire" {  } { { "sys/i2c.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/i2c.v" 17 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 14 1616099457074 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 14 1616099457074 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "emu:emu\|SD_CS emu:emu\|SD_CS " "Converted the fanout from the open-drain buffer \"emu:emu\|SD_CS\" to the node \"emu:emu\|SD_CS\" into a wire" {  } { { "tiamc1.sv" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/tiamc1.sv" 108 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 10 1616099457153 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 10 1616099457153 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDIO_DAT\[0\] " "bidirectional pin \"SDIO_DAT\[0\]\" has no driver" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1616099458670 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 4 1616099458670 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "652 " "652 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616099493020 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "up_dn" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "phase_done" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"pll_cfg:pll_cfg\|altera_pll_reconfig_top:pll_cfg_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "sys/pll_cfg/altera_pll_reconfig_core.v" "gnd" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/pll_cfg/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099493197 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1616099493197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mr/KC87/TIA-MC1_MiSTer/output_files/tiamc1.map.smsg " "Generated suppressed messages file D:/Mr/KC87/TIA-MC1_MiSTer/output_files/tiamc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099494423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "31 1 2 0 0 " "Adding 31 node(s), including 1 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616099496391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616099496391 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616099498087 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616099498087 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616099498101 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616099498101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_SPI_MISO " "No output dependent on input pin \"SD_SPI_MISO\"" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099499545 "|sys_top|SD_SPI_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099499545 "|sys_top|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099499545 "|sys_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616099499545 "|sys_top|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616099499545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44447 " "Implemented 44447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43492 " "Implemented 43492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_RAMS" "756 " "Implemented 756 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616099499654 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "34 " "Implemented 34 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616099499654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616099499654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6432 " "Peak virtual memory: 6432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616099499811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:31:39 2021 " "Processing ended: Thu Mar 18 21:31:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616099499811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616099499811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:43 " "Total CPU time (on all processors): 00:03:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616099499811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616099499811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616099501243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616099501247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:31:40 2021 " "Processing started: Thu Mar 18 21:31:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616099501247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616099501247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tiamc1 -c tiamc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tiamc1 -c tiamc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616099501248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616099501331 ""}
{ "Info" "0" "" "Project  = tiamc1" {  } {  } 0 0 "Project  = tiamc1" 0 0 "Fitter" 0 0 1616099501332 ""}
{ "Info" "0" "" "Revision = tiamc1" {  } {  } 0 0 "Revision = tiamc1" 0 0 "Fitter" 0 0 1616099501332 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1616099501857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616099501890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tiamc1 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"tiamc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616099502167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616099502213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616099502213 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616099502298 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1616099502298 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1616099502309 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616099502320 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1616099502320 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1616099503048 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616099503073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616099504403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616099505176 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616099516861 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "7 s (6 global, 1 regional) " "Promoted 7 clocks (6 global, 1 regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 30 global CLKCTRL_G11 " "sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 937 global CLKCTRL_G9 " "sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 with 937 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "aspi_sck~CLKENA0 129 regional CLKCTRL_R80 " "aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R80" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 2 45 0 89 36 " "Node drives Regional Clock Region 2 from (45, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1616099518197 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "hdmi_tx_clk~CLKENA0 57 global CLKCTRL_G5 " "hdmi_tx_clk~CLKENA0 with 57 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 2894 global CLKCTRL_G6 " "pll_hdmi:pll_hdmi\|pll_hdmi_0002:pll_hdmi_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 2894 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1562 global CLKCTRL_G15 " "pll_audio:pll_audio\|pll_audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1562 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 22193 global CLKCTRL_G7 " "emu:emu\|pll:pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 22193 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518197 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616099518197 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1217 global CLKCTRL_G2 " "FPGA_CLK1_50~inputCLKENA0 with 1217 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518198 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 157 global CLKCTRL_G4 " "FPGA_CLK2_50~inputCLKENA0 with 157 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616099518198 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616099518198 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616099518200 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616099522147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616099522147 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616099522147 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616099522281 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616099522487 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1616099522487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616099522488 ""}
{ "Info" "ISTA_SDC_FOUND" "tiamc1.sdc " "Reading SDC File: 'tiamc1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616099522498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616099522498 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616099522725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616099522725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616099523274 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616099523290 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.587 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.587 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.746 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  31.746 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000     hdmi_sck " " 100.000     hdmi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.393 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.393 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.682 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.682 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.732 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   6.732 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.244 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.244 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      spi_sck " "  10.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "  10.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616099523290 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616099523290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616099524692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616099524695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616099524705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616099524758 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616099524908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616099524908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616099525011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616099525027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616099525079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616099529877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 Block RAM " "Packed 36 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616099529932 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "833 DSP block " "Packed 833 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616099529932 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "27 I/O output buffer " "Packed 27 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616099529932 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "269 " "Created 269 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1616099529932 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616099529932 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1616099530603 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616099535447 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1694 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1694 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616099563318 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616099563343 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616099571285 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616099571286 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616099596068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616099596093 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616099603572 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:18 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:18" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1616099608585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616099610077 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616099610326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616099610327 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616099610410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616099615965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616099616051 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616099616051 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:55 " "Fitter preparation operations ending: elapsed time is 00:01:55" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616099618037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616099622641 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616099630179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:51 " "Fitter placement preparation operations ending: elapsed time is 00:01:51" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616099734160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616099839232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616099896092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:58 " "Fitter placement operations ending: elapsed time is 00:00:58" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616099896092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616099904031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616099968353 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616099968353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:39 " "Fitter routing operations ending: elapsed time is 00:01:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616100006889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 82.43 " "Total time spent on timing analysis during the Fitter is 82.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616100043400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616100044079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616100049359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616100049379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616100056201 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:46 " "Fitter post-fit operations ending: elapsed time is 00:00:46" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616100089206 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616100091071 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIO_DAT\[3\] a permanently disabled " "Pin SDIO_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDIO_DAT[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDIO_DAT\[3\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIO_CMD a permanently disabled " "Pin SDIO_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDIO_CMD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDIO_CMD" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[0\] a permanently disabled " "Pin SDRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[1\] a permanently disabled " "Pin SDRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[2\] a permanently disabled " "Pin SDRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[3\] a permanently disabled " "Pin SDRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[4\] a permanently disabled " "Pin SDRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[5\] a permanently disabled " "Pin SDRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[6\] a permanently disabled " "Pin SDRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[7\] a permanently disabled " "Pin SDRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[8\] a permanently disabled " "Pin SDRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[9\] a permanently disabled " "Pin SDRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[10\] a permanently disabled " "Pin SDRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[11\] a permanently disabled " "Pin SDRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[12\] a permanently disabled " "Pin SDRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[13\] a permanently disabled " "Pin SDRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[14\] a permanently disabled " "Pin SDRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDRAM_DQ\[15\] a permanently disabled " "Pin SDRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIO_DAT\[0\] a permanently disabled " "Pin SDIO_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDIO_DAT[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDIO_DAT\[0\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIO_DAT\[1\] a permanently disabled " "Pin SDIO_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDIO_DAT[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDIO_DAT\[1\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDIO_DAT\[2\] a permanently disabled " "Pin SDIO_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SDIO_DAT[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDIO_DAT\[2\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USER_IO\[0\] a permanently enabled " "Pin USER_IO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { USER_IO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_IO\[0\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USER_IO\[1\] a permanently enabled " "Pin USER_IO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { USER_IO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_IO\[1\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USER_IO\[3\] a permanently enabled " "Pin USER_IO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { USER_IO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_IO\[3\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USER_IO\[6\] a permanently enabled " "Pin USER_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { USER_IO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USER_IO\[6\]" } } } } { "sys/sys_top.v" "" { Text "D:/Mr/KC87/TIA-MC1_MiSTer/sys/sys_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/Mr/KC87/TIA-MC1_MiSTer/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616100091533 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616100091533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Mr/KC87/TIA-MC1_MiSTer/output_files/tiamc1.fit.smsg " "Generated suppressed messages file D:/Mr/KC87/TIA-MC1_MiSTer/output_files/tiamc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616100093828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8940 " "Peak virtual memory: 8940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616100101798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:41:41 2021 " "Processing ended: Thu Mar 18 21:41:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616100101798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:01 " "Elapsed time: 00:10:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616100101798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:45:02 " "Total CPU time (on all processors): 00:45:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616100101798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616100101798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616100103251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616100103255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:41:43 2021 " "Processing started: Thu Mar 18 21:41:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616100103255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616100103255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tiamc1 -c tiamc1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tiamc1 -c tiamc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616100103255 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616100120762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5143 " "Peak virtual memory: 5143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616100123558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:42:03 2021 " "Processing ended: Thu Mar 18 21:42:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616100123558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616100123558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616100123558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616100123558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616100124380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616100124929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616100124933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 21:42:04 2021 " "Processing started: Thu Mar 18 21:42:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616100124933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100124933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tiamc1 -c tiamc1 " "Command: quartus_sta tiamc1 -c tiamc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100124933 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1616100125021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100127643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100127680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100127680 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616100130152 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616100130152 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130152 ""}
{ "Info" "ISTA_SDC_FOUND" "sys/sys_top.sdc " "Reading SDC File: 'sys/sys_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130302 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 17 -duty_cycle 50.00 -name \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 63 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616100130509 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130510 ""}
{ "Info" "ISTA_SDC_FOUND" "tiamc1.sdc " "Reading SDC File: 'tiamc1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130527 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: sysmem\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: sysmem\|fpga_interfaces\|f2sdram\|rd_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_0  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_1  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: sysmem\|fpga_interfaces\|f2sdram\|wr_clk_3  to: sysmem_lite:sysmem\|sysmem_HPS_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616100130756 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100130756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100131062 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1616100131078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.711 " "Worst-case setup slack is 0.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.711               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.793               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.793               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.047               0.000 FPGA_CLK1_50  " "    5.047               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.709               0.000 spi_sck  " "    6.709               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.187               0.000 FPGA_CLK2_50  " "   13.187               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.959               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.959               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.116               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.116               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100131994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100131994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.245               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.260               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.260               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.278               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 spi_sck  " "    0.320               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 FPGA_CLK1_50  " "    0.362               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 FPGA_CLK2_50  " "    0.428               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100132179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.756 " "Worst-case recovery slack is 3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.756               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.756               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.792               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    7.792               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.087               0.000 FPGA_CLK1_50  " "   14.087               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.868               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   20.868               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100132226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.593               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    0.816               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 FPGA_CLK1_50  " "    1.008               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.950               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.950               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100132275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.793 " "Worst-case minimum pulse width slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.793               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.122               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.196               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    1.937               0.000 pll_hdmi\|pll_hdmi_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.586               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk  " "    3.586               0.000 sysmem\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.251               0.000 spi_sck  " "    4.251               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.178               0.000 FPGA_CLK2_50  " "    9.178               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.204               0.000 FPGA_CLK1_50  " "    9.204               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 FPGA_CLK3_50  " "    9.730               0.000 FPGA_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.451               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.451               0.000 emu\|pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.901               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.901               0.000 pll_audio\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616100132297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100132297 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 275 synchronizer chains. " "Report Metastability: Found 275 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 275 " "Number of Synchronizer Chains Found: 275" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.989 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.989" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.734 ns " "Worst Case Available Settling Time: 3.734 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616100132686 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100132686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100133355 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100133357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5440 " "Peak virtual memory: 5440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616100133720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 21:42:13 2021 " "Processing ended: Thu Mar 18 21:42:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616100133720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616100133720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616100133720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100133720 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100134603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616100134605 ""}
