ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"fsmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_FSMC_MspInit,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_FSMC_MspInit:
  26              	.LFB131:
  27              		.file 1 "Src/fsmc.c"
   1:Src/fsmc.c    **** /**
   2:Src/fsmc.c    ****   ******************************************************************************
   3:Src/fsmc.c    ****   * File Name          : FSMC.c
   4:Src/fsmc.c    ****   * Description        : This file provides code for the configuration
   5:Src/fsmc.c    ****   *                      of the FSMC peripheral.
   6:Src/fsmc.c    ****   ******************************************************************************
   7:Src/fsmc.c    ****   * @attention
   8:Src/fsmc.c    ****   *
   9:Src/fsmc.c    ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/fsmc.c    ****   * All rights reserved.</center></h2>
  11:Src/fsmc.c    ****   *
  12:Src/fsmc.c    ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/fsmc.c    ****   * the "License"; You may not use this file except in compliance with the
  14:Src/fsmc.c    ****   * License. You may obtain a copy of the License at:
  15:Src/fsmc.c    ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/fsmc.c    ****   *
  17:Src/fsmc.c    ****   ******************************************************************************
  18:Src/fsmc.c    ****   */
  19:Src/fsmc.c    **** 
  20:Src/fsmc.c    **** /* Includes ------------------------------------------------------------------*/
  21:Src/fsmc.c    **** #include "fsmc.h"
  22:Src/fsmc.c    **** 
  23:Src/fsmc.c    **** /* USER CODE BEGIN 0 */
  24:Src/fsmc.c    **** 
  25:Src/fsmc.c    **** /* USER CODE END 0 */
  26:Src/fsmc.c    **** 
  27:Src/fsmc.c    **** SRAM_HandleTypeDef hsram1;
  28:Src/fsmc.c    **** 
  29:Src/fsmc.c    **** /* FSMC initialization function */
  30:Src/fsmc.c    **** void MX_FSMC_Init(void)
  31:Src/fsmc.c    **** {
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 2


  32:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
  33:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
  34:Src/fsmc.c    **** 
  35:Src/fsmc.c    ****   /** Perform the SRAM1 memory initialization sequence
  36:Src/fsmc.c    ****   */
  37:Src/fsmc.c    ****   hsram1.Instance = FSMC_NORSRAM_DEVICE;
  38:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
  39:Src/fsmc.c    ****   /* hsram1.Init */
  40:Src/fsmc.c    ****   hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
  41:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
  42:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
  43:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
  44:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
  45:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
  46:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
  47:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
  48:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
  49:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
  50:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
  51:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
  52:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
  53:Src/fsmc.c    ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
  54:Src/fsmc.c    ****   /* Timing */
  55:Src/fsmc.c    ****   Timing.AddressSetupTime = 15;
  56:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
  57:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
  58:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
  59:Src/fsmc.c    ****   Timing.CLKDivision = 16;
  60:Src/fsmc.c    ****   Timing.DataLatency = 17;
  61:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
  62:Src/fsmc.c    ****   /* ExtTiming */
  63:Src/fsmc.c    ****   ExtTiming.AddressSetupTime = 15;
  64:Src/fsmc.c    ****   ExtTiming.AddressHoldTime = 15;
  65:Src/fsmc.c    ****   ExtTiming.DataSetupTime = 255;
  66:Src/fsmc.c    ****   ExtTiming.BusTurnAroundDuration = 15;
  67:Src/fsmc.c    ****   ExtTiming.CLKDivision = 16;
  68:Src/fsmc.c    ****   ExtTiming.DataLatency = 17;
  69:Src/fsmc.c    ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
  70:Src/fsmc.c    **** 
  71:Src/fsmc.c    ****   if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
  72:Src/fsmc.c    ****   {
  73:Src/fsmc.c    ****     Error_Handler( );
  74:Src/fsmc.c    ****   }
  75:Src/fsmc.c    **** 
  76:Src/fsmc.c    **** }
  77:Src/fsmc.c    **** 
  78:Src/fsmc.c    **** static uint32_t FSMC_Initialized = 0;
  79:Src/fsmc.c    **** 
  80:Src/fsmc.c    **** static void HAL_FSMC_MspInit(void){
  28              		.loc 1 80 35 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  82:Src/fsmc.c    **** 
  83:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 0 */
  84:Src/fsmc.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 3


  32              		.loc 1 84 3 view .LVU1
  85:Src/fsmc.c    ****   if (FSMC_Initialized) {
  33              		.loc 1 85 3 view .LVU2
  34              		.loc 1 85 7 is_stmt 0 view .LVU3
  35 0000 1D4B     		ldr	r3, .L9
  36 0002 1B68     		ldr	r3, [r3]
  37              		.loc 1 85 6 view .LVU4
  38 0004 03B1     		cbz	r3, .L8
  39 0006 7047     		bx	lr
  40              	.L8:
  80:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 0 */
  41              		.loc 1 80 35 view .LVU5
  42 0008 F0B5     		push	{r4, r5, r6, r7, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 20
  45              		.cfi_offset 4, -20
  46              		.cfi_offset 5, -16
  47              		.cfi_offset 6, -12
  48              		.cfi_offset 7, -8
  49              		.cfi_offset 14, -4
  50 000a 87B0     		sub	sp, sp, #28
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 48
  86:Src/fsmc.c    ****     return;
  87:Src/fsmc.c    ****   }
  88:Src/fsmc.c    ****   FSMC_Initialized = 1;
  53              		.loc 1 88 3 is_stmt 1 view .LVU6
  54              		.loc 1 88 20 is_stmt 0 view .LVU7
  55 000c 1A4B     		ldr	r3, .L9
  56 000e 0122     		movs	r2, #1
  57 0010 1A60     		str	r2, [r3]
  89:Src/fsmc.c    **** 
  90:Src/fsmc.c    ****   /* Peripheral clock enable */
  91:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_ENABLE();
  58              		.loc 1 91 3 is_stmt 1 view .LVU8
  59              	.LBB2:
  60              		.loc 1 91 3 view .LVU9
  61 0012 0024     		movs	r4, #0
  62 0014 0094     		str	r4, [sp]
  63              		.loc 1 91 3 view .LVU10
  64 0016 194B     		ldr	r3, .L9+4
  65 0018 9A6B     		ldr	r2, [r3, #56]
  66 001a 42F00102 		orr	r2, r2, #1
  67 001e 9A63     		str	r2, [r3, #56]
  68              		.loc 1 91 3 view .LVU11
  69 0020 9B6B     		ldr	r3, [r3, #56]
  70 0022 03F00103 		and	r3, r3, #1
  71 0026 0093     		str	r3, [sp]
  72              		.loc 1 91 3 view .LVU12
  73 0028 009B     		ldr	r3, [sp]
  74              	.LBE2:
  75              		.loc 1 91 3 view .LVU13
  92:Src/fsmc.c    ****   
  93:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
  94:Src/fsmc.c    ****   PF12   ------> FSMC_A6
  95:Src/fsmc.c    ****   PE7   ------> FSMC_D4
  96:Src/fsmc.c    ****   PE8   ------> FSMC_D5
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 4


  97:Src/fsmc.c    ****   PE9   ------> FSMC_D6
  98:Src/fsmc.c    ****   PE10   ------> FSMC_D7
  99:Src/fsmc.c    ****   PE11   ------> FSMC_D8
 100:Src/fsmc.c    ****   PE12   ------> FSMC_D9
 101:Src/fsmc.c    ****   PE13   ------> FSMC_D10
 102:Src/fsmc.c    ****   PE14   ------> FSMC_D11
 103:Src/fsmc.c    ****   PE15   ------> FSMC_D12
 104:Src/fsmc.c    ****   PD8   ------> FSMC_D13
 105:Src/fsmc.c    ****   PD9   ------> FSMC_D14
 106:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 107:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 108:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 109:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 110:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 111:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 112:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
 113:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 114:Src/fsmc.c    ****   */
 115:Src/fsmc.c    ****   /* GPIO_InitStruct */
 116:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
  76              		.loc 1 116 3 view .LVU14
  77              		.loc 1 116 23 is_stmt 0 view .LVU15
  78 002a 4FF48053 		mov	r3, #4096
  79 002e 0193     		str	r3, [sp, #4]
 117:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  80              		.loc 1 117 3 is_stmt 1 view .LVU16
  81              		.loc 1 117 24 is_stmt 0 view .LVU17
  82 0030 0227     		movs	r7, #2
  83 0032 0297     		str	r7, [sp, #8]
 118:Src/fsmc.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  84              		.loc 1 118 3 is_stmt 1 view .LVU18
  85              		.loc 1 118 24 is_stmt 0 view .LVU19
  86 0034 0394     		str	r4, [sp, #12]
 119:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  87              		.loc 1 119 3 is_stmt 1 view .LVU20
  88              		.loc 1 119 25 is_stmt 0 view .LVU21
  89 0036 0326     		movs	r6, #3
  90 0038 0496     		str	r6, [sp, #16]
 120:Src/fsmc.c    ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
  91              		.loc 1 120 3 is_stmt 1 view .LVU22
  92              		.loc 1 120 29 is_stmt 0 view .LVU23
  93 003a 0C25     		movs	r5, #12
  94 003c 0595     		str	r5, [sp, #20]
 121:Src/fsmc.c    **** 
 122:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
  95              		.loc 1 122 3 is_stmt 1 view .LVU24
  96 003e 01A9     		add	r1, sp, #4
  97 0040 0F48     		ldr	r0, .L9+8
  98 0042 FFF7FEFF 		bl	HAL_GPIO_Init
  99              	.LVL0:
 123:Src/fsmc.c    **** 
 124:Src/fsmc.c    ****   /* GPIO_InitStruct */
 125:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 100              		.loc 1 125 3 view .LVU25
 101              		.loc 1 125 23 is_stmt 0 view .LVU26
 102 0046 4FF68073 		movw	r3, #65408
 103 004a 0193     		str	r3, [sp, #4]
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 5


 126:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 127:Src/fsmc.c    ****                           |GPIO_PIN_15;
 128:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104              		.loc 1 128 3 is_stmt 1 view .LVU27
 105              		.loc 1 128 24 is_stmt 0 view .LVU28
 106 004c 0297     		str	r7, [sp, #8]
 129:Src/fsmc.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 107              		.loc 1 129 3 is_stmt 1 view .LVU29
 108              		.loc 1 129 24 is_stmt 0 view .LVU30
 109 004e 0394     		str	r4, [sp, #12]
 130:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 110              		.loc 1 130 3 is_stmt 1 view .LVU31
 111              		.loc 1 130 25 is_stmt 0 view .LVU32
 112 0050 0496     		str	r6, [sp, #16]
 131:Src/fsmc.c    ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 113              		.loc 1 131 3 is_stmt 1 view .LVU33
 114              		.loc 1 131 29 is_stmt 0 view .LVU34
 115 0052 0595     		str	r5, [sp, #20]
 132:Src/fsmc.c    **** 
 133:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 116              		.loc 1 133 3 is_stmt 1 view .LVU35
 117 0054 01A9     		add	r1, sp, #4
 118 0056 0B48     		ldr	r0, .L9+12
 119 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 120              	.LVL1:
 134:Src/fsmc.c    **** 
 135:Src/fsmc.c    ****   /* GPIO_InitStruct */
 136:Src/fsmc.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 121              		.loc 1 136 3 view .LVU36
 122              		.loc 1 136 23 is_stmt 0 view .LVU37
 123 005c 4CF2B373 		movw	r3, #51123
 124 0060 0193     		str	r3, [sp, #4]
 137:Src/fsmc.c    ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
 138:Src/fsmc.c    ****                           |GPIO_PIN_5|GPIO_PIN_7;
 139:Src/fsmc.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125              		.loc 1 139 3 is_stmt 1 view .LVU38
 126              		.loc 1 139 24 is_stmt 0 view .LVU39
 127 0062 0297     		str	r7, [sp, #8]
 140:Src/fsmc.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 128              		.loc 1 140 3 is_stmt 1 view .LVU40
 129              		.loc 1 140 24 is_stmt 0 view .LVU41
 130 0064 0394     		str	r4, [sp, #12]
 141:Src/fsmc.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 131              		.loc 1 141 3 is_stmt 1 view .LVU42
 132              		.loc 1 141 25 is_stmt 0 view .LVU43
 133 0066 0496     		str	r6, [sp, #16]
 142:Src/fsmc.c    ****   GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 134              		.loc 1 142 3 is_stmt 1 view .LVU44
 135              		.loc 1 142 29 is_stmt 0 view .LVU45
 136 0068 0595     		str	r5, [sp, #20]
 143:Src/fsmc.c    **** 
 144:Src/fsmc.c    ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 137              		.loc 1 144 3 is_stmt 1 view .LVU46
 138 006a 01A9     		add	r1, sp, #4
 139 006c 0648     		ldr	r0, .L9+16
 140 006e FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL2:
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 6


 145:Src/fsmc.c    **** 
 146:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspInit 1 */
 147:Src/fsmc.c    **** 
 148:Src/fsmc.c    ****   /* USER CODE END FSMC_MspInit 1 */
 149:Src/fsmc.c    **** }
 142              		.loc 1 149 1 is_stmt 0 view .LVU47
 143 0072 07B0     		add	sp, sp, #28
 144              	.LCFI2:
 145              		.cfi_def_cfa_offset 20
 146              		@ sp needed
 147 0074 F0BD     		pop	{r4, r5, r6, r7, pc}
 148              	.L10:
 149 0076 00BF     		.align	2
 150              	.L9:
 151 0078 00000000 		.word	.LANCHOR0
 152 007c 00380240 		.word	1073887232
 153 0080 00140240 		.word	1073878016
 154 0084 00100240 		.word	1073876992
 155 0088 000C0240 		.word	1073875968
 156              		.cfi_endproc
 157              	.LFE131:
 159              		.section	.text.HAL_FSMC_MspDeInit,"ax",%progbits
 160              		.align	1
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv4-sp-d16
 166              	HAL_FSMC_MspDeInit:
 167              	.LFB133:
 150:Src/fsmc.c    **** 
 151:Src/fsmc.c    **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 152:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 153:Src/fsmc.c    **** 
 154:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 0 */
 155:Src/fsmc.c    ****   HAL_FSMC_MspInit();
 156:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 157:Src/fsmc.c    **** 
 158:Src/fsmc.c    ****   /* USER CODE END SRAM_MspInit 1 */
 159:Src/fsmc.c    **** }
 160:Src/fsmc.c    **** 
 161:Src/fsmc.c    **** static uint32_t FSMC_DeInitialized = 0;
 162:Src/fsmc.c    **** 
 163:Src/fsmc.c    **** static void HAL_FSMC_MspDeInit(void){
 168              		.loc 1 163 37 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172 0000 08B5     		push	{r3, lr}
 173              	.LCFI3:
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
 176              		.cfi_offset 14, -4
 164:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 0 */
 165:Src/fsmc.c    **** 
 166:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 0 */
 167:Src/fsmc.c    ****   if (FSMC_DeInitialized) {
 177              		.loc 1 167 3 view .LVU49
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 7


 178              		.loc 1 167 7 is_stmt 0 view .LVU50
 179 0002 0E4B     		ldr	r3, .L15
 180 0004 1B68     		ldr	r3, [r3]
 181              		.loc 1 167 6 view .LVU51
 182 0006 03B1     		cbz	r3, .L14
 183              	.L11:
 168:Src/fsmc.c    ****     return;
 169:Src/fsmc.c    ****   }
 170:Src/fsmc.c    ****   FSMC_DeInitialized = 1;
 171:Src/fsmc.c    ****   /* Peripheral clock enable */
 172:Src/fsmc.c    ****   __HAL_RCC_FSMC_CLK_DISABLE();
 173:Src/fsmc.c    ****   
 174:Src/fsmc.c    ****   /** FSMC GPIO Configuration  
 175:Src/fsmc.c    ****   PF12   ------> FSMC_A6
 176:Src/fsmc.c    ****   PE7   ------> FSMC_D4
 177:Src/fsmc.c    ****   PE8   ------> FSMC_D5
 178:Src/fsmc.c    ****   PE9   ------> FSMC_D6
 179:Src/fsmc.c    ****   PE10   ------> FSMC_D7
 180:Src/fsmc.c    ****   PE11   ------> FSMC_D8
 181:Src/fsmc.c    ****   PE12   ------> FSMC_D9
 182:Src/fsmc.c    ****   PE13   ------> FSMC_D10
 183:Src/fsmc.c    ****   PE14   ------> FSMC_D11
 184:Src/fsmc.c    ****   PE15   ------> FSMC_D12
 185:Src/fsmc.c    ****   PD8   ------> FSMC_D13
 186:Src/fsmc.c    ****   PD9   ------> FSMC_D14
 187:Src/fsmc.c    ****   PD10   ------> FSMC_D15
 188:Src/fsmc.c    ****   PD14   ------> FSMC_D0
 189:Src/fsmc.c    ****   PD15   ------> FSMC_D1
 190:Src/fsmc.c    ****   PD0   ------> FSMC_D2
 191:Src/fsmc.c    ****   PD1   ------> FSMC_D3
 192:Src/fsmc.c    ****   PD4   ------> FSMC_NOE
 193:Src/fsmc.c    ****   PD5   ------> FSMC_NWE
 194:Src/fsmc.c    ****   PD7   ------> FSMC_NE1
 195:Src/fsmc.c    ****   */
 196:Src/fsmc.c    **** 
 197:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOF, GPIO_PIN_12);
 198:Src/fsmc.c    **** 
 199:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOE, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 200:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 201:Src/fsmc.c    ****                           |GPIO_PIN_15);
 202:Src/fsmc.c    **** 
 203:Src/fsmc.c    ****   HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 204:Src/fsmc.c    ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
 205:Src/fsmc.c    ****                           |GPIO_PIN_5|GPIO_PIN_7);
 206:Src/fsmc.c    **** 
 207:Src/fsmc.c    ****   /* USER CODE BEGIN FSMC_MspDeInit 1 */
 208:Src/fsmc.c    **** 
 209:Src/fsmc.c    ****   /* USER CODE END FSMC_MspDeInit 1 */
 210:Src/fsmc.c    **** }
 184              		.loc 1 210 1 view .LVU52
 185 0008 08BD     		pop	{r3, pc}
 186              	.L14:
 170:Src/fsmc.c    ****   /* Peripheral clock enable */
 187              		.loc 1 170 3 is_stmt 1 view .LVU53
 170:Src/fsmc.c    ****   /* Peripheral clock enable */
 188              		.loc 1 170 22 is_stmt 0 view .LVU54
 189 000a 0C4B     		ldr	r3, .L15
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 8


 190 000c 0122     		movs	r2, #1
 191 000e 1A60     		str	r2, [r3]
 172:Src/fsmc.c    ****   
 192              		.loc 1 172 3 is_stmt 1 view .LVU55
 193 0010 0B4A     		ldr	r2, .L15+4
 194 0012 936B     		ldr	r3, [r2, #56]
 195 0014 23F00103 		bic	r3, r3, #1
 196 0018 9363     		str	r3, [r2, #56]
 197:Src/fsmc.c    **** 
 197              		.loc 1 197 3 view .LVU56
 198 001a 4FF48051 		mov	r1, #4096
 199 001e 0948     		ldr	r0, .L15+8
 200 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 201              	.LVL3:
 199:Src/fsmc.c    ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
 202              		.loc 1 199 3 view .LVU57
 203 0024 4FF68071 		movw	r1, #65408
 204 0028 0748     		ldr	r0, .L15+12
 205 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 206              	.LVL4:
 203:Src/fsmc.c    ****                           |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
 207              		.loc 1 203 3 view .LVU58
 208 002e 4CF2B371 		movw	r1, #51123
 209 0032 0648     		ldr	r0, .L15+16
 210 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 211              	.LVL5:
 212 0038 E6E7     		b	.L11
 213              	.L16:
 214 003a 00BF     		.align	2
 215              	.L15:
 216 003c 00000000 		.word	.LANCHOR1
 217 0040 00380240 		.word	1073887232
 218 0044 00140240 		.word	1073878016
 219 0048 00100240 		.word	1073876992
 220 004c 000C0240 		.word	1073875968
 221              		.cfi_endproc
 222              	.LFE133:
 224              		.section	.text.MX_FSMC_Init,"ax",%progbits
 225              		.align	1
 226              		.global	MX_FSMC_Init
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 230              		.fpu fpv4-sp-d16
 232              	MX_FSMC_Init:
 233              	.LFB130:
  31:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef Timing = {0};
 234              		.loc 1 31 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 56
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 30B5     		push	{r4, r5, lr}
 239              	.LCFI4:
 240              		.cfi_def_cfa_offset 12
 241              		.cfi_offset 4, -12
 242              		.cfi_offset 5, -8
 243              		.cfi_offset 14, -4
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 9


 244 0002 8FB0     		sub	sp, sp, #60
 245              	.LCFI5:
 246              		.cfi_def_cfa_offset 72
  32:Src/fsmc.c    ****   FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 247              		.loc 1 32 3 view .LVU60
  33:Src/fsmc.c    **** 
 248              		.loc 1 33 3 view .LVU61
  37:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 249              		.loc 1 37 3 view .LVU62
  37:Src/fsmc.c    ****   hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 250              		.loc 1 37 19 is_stmt 0 view .LVU63
 251 0004 1A48     		ldr	r0, .L21
 252 0006 4FF02043 		mov	r3, #-1610612736
 253 000a 0360     		str	r3, [r0]
  38:Src/fsmc.c    ****   /* hsram1.Init */
 254              		.loc 1 38 3 is_stmt 1 view .LVU64
  38:Src/fsmc.c    ****   /* hsram1.Init */
 255              		.loc 1 38 19 is_stmt 0 view .LVU65
 256 000c 03F58273 		add	r3, r3, #260
 257 0010 4360     		str	r3, [r0, #4]
  40:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 258              		.loc 1 40 3 is_stmt 1 view .LVU66
  40:Src/fsmc.c    ****   hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 259              		.loc 1 40 22 is_stmt 0 view .LVU67
 260 0012 0023     		movs	r3, #0
 261 0014 8360     		str	r3, [r0, #8]
  41:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 262              		.loc 1 41 3 is_stmt 1 view .LVU68
  41:Src/fsmc.c    ****   hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 263              		.loc 1 41 30 is_stmt 0 view .LVU69
 264 0016 C360     		str	r3, [r0, #12]
  42:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 265              		.loc 1 42 3 is_stmt 1 view .LVU70
  42:Src/fsmc.c    ****   hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 266              		.loc 1 42 26 is_stmt 0 view .LVU71
 267 0018 0361     		str	r3, [r0, #16]
  43:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 268              		.loc 1 43 3 is_stmt 1 view .LVU72
  43:Src/fsmc.c    ****   hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 269              		.loc 1 43 31 is_stmt 0 view .LVU73
 270 001a 1021     		movs	r1, #16
 271 001c 4161     		str	r1, [r0, #20]
  44:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 272              		.loc 1 44 3 is_stmt 1 view .LVU74
  44:Src/fsmc.c    ****   hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 273              		.loc 1 44 31 is_stmt 0 view .LVU75
 274 001e 8361     		str	r3, [r0, #24]
  45:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 275              		.loc 1 45 3 is_stmt 1 view .LVU76
  45:Src/fsmc.c    ****   hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 276              		.loc 1 45 34 is_stmt 0 view .LVU77
 277 0020 C361     		str	r3, [r0, #28]
  46:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 278              		.loc 1 46 3 is_stmt 1 view .LVU78
  46:Src/fsmc.c    ****   hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 279              		.loc 1 46 24 is_stmt 0 view .LVU79
 280 0022 0362     		str	r3, [r0, #32]
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 10


  47:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 281              		.loc 1 47 3 is_stmt 1 view .LVU80
  47:Src/fsmc.c    ****   hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 282              		.loc 1 47 32 is_stmt 0 view .LVU81
 283 0024 4362     		str	r3, [r0, #36]
  48:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 284              		.loc 1 48 3 is_stmt 1 view .LVU82
  48:Src/fsmc.c    ****   hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 285              		.loc 1 48 30 is_stmt 0 view .LVU83
 286 0026 4FF48052 		mov	r2, #4096
 287 002a 8262     		str	r2, [r0, #40]
  49:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 288              		.loc 1 49 3 is_stmt 1 view .LVU84
  49:Src/fsmc.c    ****   hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 289              		.loc 1 49 26 is_stmt 0 view .LVU85
 290 002c C362     		str	r3, [r0, #44]
  50:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 291              		.loc 1 50 3 is_stmt 1 view .LVU86
  50:Src/fsmc.c    ****   hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 292              		.loc 1 50 28 is_stmt 0 view .LVU87
 293 002e 4FF48042 		mov	r2, #16384
 294 0032 0263     		str	r2, [r0, #48]
  51:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 295              		.loc 1 51 3 is_stmt 1 view .LVU88
  51:Src/fsmc.c    ****   hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 296              		.loc 1 51 32 is_stmt 0 view .LVU89
 297 0034 4363     		str	r3, [r0, #52]
  52:Src/fsmc.c    ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 298              		.loc 1 52 3 is_stmt 1 view .LVU90
  52:Src/fsmc.c    ****   hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 299              		.loc 1 52 26 is_stmt 0 view .LVU91
 300 0036 8363     		str	r3, [r0, #56]
  53:Src/fsmc.c    ****   /* Timing */
 301              		.loc 1 53 3 is_stmt 1 view .LVU92
  53:Src/fsmc.c    ****   /* Timing */
 302              		.loc 1 53 24 is_stmt 0 view .LVU93
 303 0038 4364     		str	r3, [r0, #68]
  55:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
 304              		.loc 1 55 3 is_stmt 1 view .LVU94
  55:Src/fsmc.c    ****   Timing.AddressHoldTime = 15;
 305              		.loc 1 55 27 is_stmt 0 view .LVU95
 306 003a 0F22     		movs	r2, #15
 307 003c 0792     		str	r2, [sp, #28]
  56:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
 308              		.loc 1 56 3 is_stmt 1 view .LVU96
  56:Src/fsmc.c    ****   Timing.DataSetupTime = 255;
 309              		.loc 1 56 26 is_stmt 0 view .LVU97
 310 003e 0892     		str	r2, [sp, #32]
  57:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
 311              		.loc 1 57 3 is_stmt 1 view .LVU98
  57:Src/fsmc.c    ****   Timing.BusTurnAroundDuration = 15;
 312              		.loc 1 57 24 is_stmt 0 view .LVU99
 313 0040 FF25     		movs	r5, #255
 314 0042 0995     		str	r5, [sp, #36]
  58:Src/fsmc.c    ****   Timing.CLKDivision = 16;
 315              		.loc 1 58 3 is_stmt 1 view .LVU100
  58:Src/fsmc.c    ****   Timing.CLKDivision = 16;
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 11


 316              		.loc 1 58 32 is_stmt 0 view .LVU101
 317 0044 0A92     		str	r2, [sp, #40]
  59:Src/fsmc.c    ****   Timing.DataLatency = 17;
 318              		.loc 1 59 3 is_stmt 1 view .LVU102
  59:Src/fsmc.c    ****   Timing.DataLatency = 17;
 319              		.loc 1 59 22 is_stmt 0 view .LVU103
 320 0046 0B91     		str	r1, [sp, #44]
  60:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 321              		.loc 1 60 3 is_stmt 1 view .LVU104
  60:Src/fsmc.c    ****   Timing.AccessMode = FSMC_ACCESS_MODE_A;
 322              		.loc 1 60 22 is_stmt 0 view .LVU105
 323 0048 1124     		movs	r4, #17
 324 004a 0C94     		str	r4, [sp, #48]
  61:Src/fsmc.c    ****   /* ExtTiming */
 325              		.loc 1 61 3 is_stmt 1 view .LVU106
  61:Src/fsmc.c    ****   /* ExtTiming */
 326              		.loc 1 61 21 is_stmt 0 view .LVU107
 327 004c 0D93     		str	r3, [sp, #52]
  63:Src/fsmc.c    ****   ExtTiming.AddressHoldTime = 15;
 328              		.loc 1 63 3 is_stmt 1 view .LVU108
  63:Src/fsmc.c    ****   ExtTiming.AddressHoldTime = 15;
 329              		.loc 1 63 30 is_stmt 0 view .LVU109
 330 004e 0092     		str	r2, [sp]
  64:Src/fsmc.c    ****   ExtTiming.DataSetupTime = 255;
 331              		.loc 1 64 3 is_stmt 1 view .LVU110
  64:Src/fsmc.c    ****   ExtTiming.DataSetupTime = 255;
 332              		.loc 1 64 29 is_stmt 0 view .LVU111
 333 0050 0192     		str	r2, [sp, #4]
  65:Src/fsmc.c    ****   ExtTiming.BusTurnAroundDuration = 15;
 334              		.loc 1 65 3 is_stmt 1 view .LVU112
  65:Src/fsmc.c    ****   ExtTiming.BusTurnAroundDuration = 15;
 335              		.loc 1 65 27 is_stmt 0 view .LVU113
 336 0052 0295     		str	r5, [sp, #8]
  66:Src/fsmc.c    ****   ExtTiming.CLKDivision = 16;
 337              		.loc 1 66 3 is_stmt 1 view .LVU114
  66:Src/fsmc.c    ****   ExtTiming.CLKDivision = 16;
 338              		.loc 1 66 35 is_stmt 0 view .LVU115
 339 0054 0392     		str	r2, [sp, #12]
  67:Src/fsmc.c    ****   ExtTiming.DataLatency = 17;
 340              		.loc 1 67 3 is_stmt 1 view .LVU116
  67:Src/fsmc.c    ****   ExtTiming.DataLatency = 17;
 341              		.loc 1 67 25 is_stmt 0 view .LVU117
 342 0056 0491     		str	r1, [sp, #16]
  68:Src/fsmc.c    ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 343              		.loc 1 68 3 is_stmt 1 view .LVU118
  68:Src/fsmc.c    ****   ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 344              		.loc 1 68 25 is_stmt 0 view .LVU119
 345 0058 0594     		str	r4, [sp, #20]
  69:Src/fsmc.c    **** 
 346              		.loc 1 69 3 is_stmt 1 view .LVU120
  69:Src/fsmc.c    **** 
 347              		.loc 1 69 24 is_stmt 0 view .LVU121
 348 005a 0693     		str	r3, [sp, #24]
  71:Src/fsmc.c    ****   {
 349              		.loc 1 71 3 is_stmt 1 view .LVU122
  71:Src/fsmc.c    ****   {
 350              		.loc 1 71 7 is_stmt 0 view .LVU123
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 12


 351 005c 6A46     		mov	r2, sp
 352 005e 07A9     		add	r1, sp, #28
 353 0060 FFF7FEFF 		bl	HAL_SRAM_Init
 354              	.LVL6:
  71:Src/fsmc.c    ****   {
 355              		.loc 1 71 6 view .LVU124
 356 0064 08B9     		cbnz	r0, .L20
 357              	.L17:
  76:Src/fsmc.c    **** 
 358              		.loc 1 76 1 view .LVU125
 359 0066 0FB0     		add	sp, sp, #60
 360              	.LCFI6:
 361              		.cfi_remember_state
 362              		.cfi_def_cfa_offset 12
 363              		@ sp needed
 364 0068 30BD     		pop	{r4, r5, pc}
 365              	.L20:
 366              	.LCFI7:
 367              		.cfi_restore_state
  73:Src/fsmc.c    ****   }
 368              		.loc 1 73 5 is_stmt 1 view .LVU126
 369 006a FFF7FEFF 		bl	Error_Handler
 370              	.LVL7:
  76:Src/fsmc.c    **** 
 371              		.loc 1 76 1 is_stmt 0 view .LVU127
 372 006e FAE7     		b	.L17
 373              	.L22:
 374              		.align	2
 375              	.L21:
 376 0070 00000000 		.word	hsram1
 377              		.cfi_endproc
 378              	.LFE130:
 380              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 381              		.align	1
 382              		.global	HAL_SRAM_MspInit
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	HAL_SRAM_MspInit:
 389              	.LVL8:
 390              	.LFB132:
 151:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 391              		.loc 1 151 54 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 151:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 395              		.loc 1 151 54 is_stmt 0 view .LVU129
 396 0000 08B5     		push	{r3, lr}
 397              	.LCFI8:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 3, -8
 400              		.cfi_offset 14, -4
 155:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 401              		.loc 1 155 3 is_stmt 1 view .LVU130
 402 0002 FFF7FEFF 		bl	HAL_FSMC_MspInit
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 13


 403              	.LVL9:
 159:Src/fsmc.c    **** 
 404              		.loc 1 159 1 is_stmt 0 view .LVU131
 405 0006 08BD     		pop	{r3, pc}
 406              		.cfi_endproc
 407              	.LFE132:
 409              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_SRAM_MspDeInit
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu fpv4-sp-d16
 417              	HAL_SRAM_MspDeInit:
 418              	.LVL10:
 419              	.LFB134:
 211:Src/fsmc.c    **** 
 212:Src/fsmc.c    **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 420              		.loc 1 212 56 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		.loc 1 212 56 is_stmt 0 view .LVU133
 425 0000 08B5     		push	{r3, lr}
 426              	.LCFI9:
 427              		.cfi_def_cfa_offset 8
 428              		.cfi_offset 3, -8
 429              		.cfi_offset 14, -4
 213:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
 214:Src/fsmc.c    **** 
 215:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 0 */
 216:Src/fsmc.c    ****   HAL_FSMC_MspDeInit();
 430              		.loc 1 216 3 is_stmt 1 view .LVU134
 431 0002 FFF7FEFF 		bl	HAL_FSMC_MspDeInit
 432              	.LVL11:
 217:Src/fsmc.c    ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
 218:Src/fsmc.c    **** 
 219:Src/fsmc.c    ****   /* USER CODE END SRAM_MspDeInit 1 */
 220:Src/fsmc.c    **** }
 433              		.loc 1 220 1 is_stmt 0 view .LVU135
 434 0006 08BD     		pop	{r3, pc}
 435              		.cfi_endproc
 436              	.LFE134:
 438              		.comm	hsram1,80,4
 439              		.section	.bss.FSMC_DeInitialized,"aw",%nobits
 440              		.align	2
 441              		.set	.LANCHOR1,. + 0
 444              	FSMC_DeInitialized:
 445 0000 00000000 		.space	4
 446              		.section	.bss.FSMC_Initialized,"aw",%nobits
 447              		.align	2
 448              		.set	.LANCHOR0,. + 0
 451              	FSMC_Initialized:
 452 0000 00000000 		.space	4
 453              		.text
 454              	.Letext0:
 455              		.file 2 "d:\\tools\\stm32-vscode\\arm-gcc\\9 2019-q4-major\\arm-none-eabi\\include\\machine\\_defa
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 14


 456              		.file 3 "d:\\tools\\stm32-vscode\\arm-gcc\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h
 457              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 458              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 459              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 460              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 461              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 462              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 463              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fsmc.h"
 464              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sram.h"
 465              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 466              		.file 13 "Inc/fsmc.h"
 467              		.file 14 "Inc/main.h"
ARM GAS  D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 fsmc.c
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:18     .text.HAL_FSMC_MspInit:00000000 $t
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:25     .text.HAL_FSMC_MspInit:00000000 HAL_FSMC_MspInit
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:151    .text.HAL_FSMC_MspInit:00000078 $d
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:160    .text.HAL_FSMC_MspDeInit:00000000 $t
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:166    .text.HAL_FSMC_MspDeInit:00000000 HAL_FSMC_MspDeInit
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:216    .text.HAL_FSMC_MspDeInit:0000003c $d
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:225    .text.MX_FSMC_Init:00000000 $t
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:232    .text.MX_FSMC_Init:00000000 MX_FSMC_Init
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:376    .text.MX_FSMC_Init:00000070 $d
                            *COM*:00000050 hsram1
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:381    .text.HAL_SRAM_MspInit:00000000 $t
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:388    .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:410    .text.HAL_SRAM_MspDeInit:00000000 $t
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:417    .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:440    .bss.FSMC_DeInitialized:00000000 $d
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:444    .bss.FSMC_DeInitialized:00000000 FSMC_DeInitialized
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:447    .bss.FSMC_Initialized:00000000 $d
D:\Tools\STM32-VScode\msys2\tmp\cc2m52rq.s:451    .bss.FSMC_Initialized:00000000 FSMC_Initialized

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SRAM_Init
Error_Handler
