# vsim -c work.fifo_tb 
# Start time: 08:56:03 on Sep 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fifo_pkg(fast)
# Loading work.fifo_testbench_sv_unit(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_if(fast)
# [0] Step 1: Write a few samples
# Write: 1, Read: 0, Data: d5
#                    0 wr=0, rd=0, data_in=00, data_out=00, valid=0, full=0, empty =1
#                    5 wr=1, rd=0, data_in=d5, data_out=00, valid=0, full=0, empty =1
#                   15 wr=0, rd=0, data_in=d5, data_out=00, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: ba
#                   25 wr=1, rd=0, data_in=ba, data_out=00, valid=0, full=0, empty =0
#                   35 wr=0, rd=0, data_in=ba, data_out=00, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: d7
#                   45 wr=1, rd=0, data_in=d7, data_out=00, valid=0, full=0, empty =0
#                   55 wr=0, rd=0, data_in=d7, data_out=00, valid=0, full=0, empty =0
# [60000] Step 2: Idle for 2 cycles
#                   65 wr=0, rd=0, data_in=00, data_out=00, valid=0, full=0, empty =0
# [120000] Step 3: Read a few samples
# Write: 0, Read: 1, Data: 00
#                  125 wr=0, rd=1, data_in=00, data_out=00, valid=0, full=0, empty =0
#                  135 wr=0, rd=0, data_in=00, data_out=d5, valid=1, full=0, empty =0
# Write: 0, Read: 1, Data: 00
# [SB] POP expect = 0xd5
#                  145 wr=0, rd=1, data_in=00, data_out=d5, valid=0, full=0, empty =0
#                  155 wr=0, rd=0, data_in=00, data_out=ba, valid=1, full=0, empty =0
# Write: 0, Read: 1, Data: 00
# [SB] POP expect = 0xba
#                  165 wr=0, rd=1, data_in=00, data_out=ba, valid=0, full=0, empty =0
#                  175 wr=0, rd=0, data_in=00, data_out=d7, valid=1, full=0, empty =1
# [180000] Step 4: Write untill full
# Write: 1, Read: 0, Data: 5b
# [SB] POP expect = 0xd7
# [SB] ERROR: Read when FIFO empty
#                  185 wr=1, rd=0, data_in=5b, data_out=d7, valid=0, full=0, empty =1
#                  195 wr=0, rd=0, data_in=5b, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: eb
#                  205 wr=1, rd=0, data_in=eb, data_out=d7, valid=0, full=0, empty =0
#                  215 wr=0, rd=0, data_in=eb, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 53
#                  225 wr=1, rd=0, data_in=53, data_out=d7, valid=0, full=0, empty =0
#                  235 wr=0, rd=0, data_in=53, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: fe
#                  245 wr=1, rd=0, data_in=fe, data_out=d7, valid=0, full=0, empty =0
#                  255 wr=0, rd=0, data_in=fe, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 53
#                  265 wr=1, rd=0, data_in=53, data_out=d7, valid=0, full=0, empty =0
#                  275 wr=0, rd=0, data_in=53, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 8a
#                  285 wr=1, rd=0, data_in=8a, data_out=d7, valid=0, full=0, empty =0
#                  295 wr=0, rd=0, data_in=8a, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: d6
#                  305 wr=1, rd=0, data_in=d6, data_out=d7, valid=0, full=0, empty =0
#                  315 wr=0, rd=0, data_in=d6, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: cf
#                  325 wr=1, rd=0, data_in=cf, data_out=d7, valid=0, full=0, empty =0
#                  335 wr=0, rd=0, data_in=cf, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: a6
#                  345 wr=1, rd=0, data_in=a6, data_out=d7, valid=0, full=0, empty =0
#                  355 wr=0, rd=0, data_in=a6, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: f5
#                  365 wr=1, rd=0, data_in=f5, data_out=d7, valid=0, full=0, empty =0
#                  375 wr=0, rd=0, data_in=f5, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 79
#                  385 wr=1, rd=0, data_in=79, data_out=d7, valid=0, full=0, empty =0
#                  395 wr=0, rd=0, data_in=79, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: db
#                  405 wr=1, rd=0, data_in=db, data_out=d7, valid=0, full=0, empty =0
#                  415 wr=0, rd=0, data_in=db, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 40
#                  425 wr=1, rd=0, data_in=40, data_out=d7, valid=0, full=0, empty =0
#                  435 wr=0, rd=0, data_in=40, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 78
#                  445 wr=1, rd=0, data_in=78, data_out=d7, valid=0, full=0, empty =0
#                  455 wr=0, rd=0, data_in=78, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 43
#                  465 wr=1, rd=0, data_in=43, data_out=d7, valid=0, full=0, empty =0
#                  475 wr=0, rd=0, data_in=43, data_out=d7, valid=0, full=0, empty =0
# Write: 1, Read: 0, Data: 01
#                  485 wr=1, rd=0, data_in=01, data_out=d7, valid=0, full=0, empty =0
#                  495 wr=0, rd=0, data_in=01, data_out=d7, valid=0, full=1, empty =0
# [GEN] FIFO FULL detected, stop writing
# [500000] Step 5: Read a few samples
# Write: 0, Read: 1, Data: 00
#                  505 wr=0, rd=1, data_in=00, data_out=d7, valid=0, full=1, empty =0
#                  515 wr=0, rd=0, data_in=00, data_out=5b, valid=1, full=0, empty =0
# Write: 0, Read: 1, Data: 00
# [TB] Trigger clear
# [SB] POP expect = 0x5b
#                  525 wr=0, rd=1, data_in=00, data_out=00, valid=0, full=0, empty =1
#                  535 wr=0, rd=0, data_in=00, data_out=00, valid=0, full=0, empty =1
# Write: 0, Read: 1, Data: 00
#                  545 wr=0, rd=1, data_in=00, data_out=00, valid=0, full=0, empty =1
#                  555 wr=0, rd=0, data_in=00, data_out=00, valid=0, full=0, empty =1
# Write: 0, Read: 1, Data: 00
#                  565 wr=0, rd=1, data_in=00, data_out=00, valid=0, full=0, empty =1
#                  575 wr=0, rd=0, data_in=00, data_out=00, valid=0, full=0, empty =1
# [580000] Step 6: Idle for 2 steps
# [640000] Step 7: Read until empty
# [GEN] FIFO EMPTY detected, stop reading
# ** Note: $finish    : fifo_testbench.sv(62)
#    Time: 2640 ns  Iteration: 0  Instance: /fifo_tb
# End time: 08:56:08 on Sep 24,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
