

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_4_proc'
================================================================
* Date:           Fri Feb 12 16:58:23 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.07|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %imgInTmp2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_6 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_imag_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i24* %fftPyrOut_M_real_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 1.57ns
newFuncRoot:3  br label %0


 <State 2>: 2.07ns
ST_2: i6 [1/1] 0.00ns
:0  %i6 = phi i10 [ 0, %newFuncRoot ], [ %i, %._crit_edge ]

ST_2: exitcond2 [1/1] 2.07ns
:1  %exitcond2 = icmp eq i10 %i6, -512

ST_2: i [1/1] 1.84ns
:2  %i = add i10 %i6, 1

ST_2: stg_12 [1/1] 0.00ns
:3  br i1 %exitcond2, label %.exitStub, label %._crit_edge


 <State 3>: 2.00ns
ST_3: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_3: tmp_s [1/1] 0.00ns
._crit_edge:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str276)

ST_3: stg_15 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str275) nounwind

ST_3: fftPyrOut_M_real_V_read [1/1] 1.00ns
._crit_edge:3  %fftPyrOut_M_real_V_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_real_V)

ST_3: tmp [1/1] 0.00ns
._crit_edge:4  %tmp = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %fftPyrOut_M_real_V_read, i32 1, i32 9)

ST_3: fftPyrOut_M_imag_V_read [1/1] 1.00ns
._crit_edge:5  %fftPyrOut_M_imag_V_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %fftPyrOut_M_imag_V)

ST_3: tmp_1 [1/1] 0.00ns
._crit_edge:6  %tmp_1 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %fftPyrOut_M_imag_V_read, i32 1, i32 9)

ST_3: imgInTmp2_1_addr_23940_part_se [1/1] 0.00ns
._crit_edge:7  %imgInTmp2_1_addr_23940_part_se = call i32 @_ssdm_op_BitConcatenate.i32.i9.i7.i9.i7(i9 %tmp_1, i7 0, i9 %tmp, i7 0)

ST_3: stg_21 [1/1] 1.00ns
._crit_edge:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %imgInTmp2, i32 %imgInTmp2_1_addr_23940_part_se)

ST_3: empty_73 [1/1] 0.00ns
._crit_edge:9  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str276, i32 %tmp_s)

ST_3: stg_23 [1/1] 0.00ns
._crit_edge:10  br label %0


 <State 4>: 0.00ns
ST_4: stg_24 [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftPyrOut_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x24a4ea9b400; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftPyrOut_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x24a4ea9b490; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInTmp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x24a4ea9a680; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5                          (specinterface    ) [ 00000]
stg_6                          (specinterface    ) [ 00000]
stg_7                          (specinterface    ) [ 00000]
stg_8                          (br               ) [ 01110]
i6                             (phi              ) [ 00100]
exitcond2                      (icmp             ) [ 00110]
i                              (add              ) [ 01110]
stg_12                         (br               ) [ 00000]
empty                          (speclooptripcount) [ 00000]
tmp_s                          (specregionbegin  ) [ 00000]
stg_15                         (specpipeline     ) [ 00000]
fftPyrOut_M_real_V_read        (read             ) [ 00000]
tmp                            (partselect       ) [ 00000]
fftPyrOut_M_imag_V_read        (read             ) [ 00000]
tmp_1                          (partselect       ) [ 00000]
imgInTmp2_1_addr_23940_part_se (bitconcatenate   ) [ 00000]
stg_21                         (write            ) [ 00000]
empty_73                       (specregionend    ) [ 00000]
stg_23                         (br               ) [ 01110]
stg_24                         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftPyrOut_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftPyrOut_M_real_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftPyrOut_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftPyrOut_M_imag_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInTmp2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInTmp2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str276"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str275"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i7.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="fftPyrOut_M_real_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="24" slack="0"/>
<pin id="50" dir="0" index="1" bw="24" slack="0"/>
<pin id="51" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftPyrOut_M_real_V_read/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="fftPyrOut_M_imag_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="24" slack="0"/>
<pin id="56" dir="0" index="1" bw="24" slack="0"/>
<pin id="57" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftPyrOut_M_imag_V_read/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stg_21_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_21/3 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i6_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="1"/>
<pin id="69" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="i6_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="exitcond2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="5" slack="0"/>
<pin id="95" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="5" slack="0"/>
<pin id="105" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="imgInTmp2_1_addr_23940_part_se_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="9" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imgInTmp2_1_addr_23940_part_se/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="exitcond2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="71" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="71" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="48" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="54" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="100" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="90" pin="4"/><net_sink comp="110" pin=3"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="122"><net_src comp="110" pin="5"/><net_sink comp="60" pin=2"/></net>

<net id="126"><net_src comp="78" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="84" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInTmp2 | {3 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i : 1
		stg_12 : 2
	State 3
		imgInTmp2_1_addr_23940_part_se : 1
		stg_21 : 2
		empty_73 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    add   |                i_fu_84                |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            exitcond2_fu_78            |    0    |    4    |
|----------|---------------------------------------|---------|---------|
|   read   |   fftPyrOut_M_real_V_read_read_fu_48  |    0    |    0    |
|          |   fftPyrOut_M_imag_V_read_read_fu_54  |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |           stg_21_write_fu_60          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|               tmp_fu_90               |    0    |    0    |
|          |              tmp_1_fu_100             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate| imgInTmp2_1_addr_23940_part_se_fu_110 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    14   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond2_reg_123|    1   |
|    i6_reg_67    |   10   |
|    i_reg_127    |   10   |
+-----------------+--------+
|      Total      |   21   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   14   |
+-----------+--------+--------+
