# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU289_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/sevenSegDecode.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity to_7seg
# -- Compiling architecture Behavioral of to_7seg
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory
# -- Compiling architecture SYN of memory
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/instructionMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity instructionMemory
# -- Compiling architecture SYN of instructionmemory
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/reg32by32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32by32
# -- Compiling architecture behavior of reg32by32
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/pc_Unit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc_unit
# -- Compiling architecture Behavioral of pc_unit
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/instDecode.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decode
# -- Compiling architecture Behavioral of decode
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/CPU289.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU289
# -- Compiling architecture RTL of CPU289
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/controlUnit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlUnit
# -- Compiling architecture RTL of controlUnit
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/controlFSM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controlFSM
# -- Compiling architecture behavior of controlFSM
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/aluDecode.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aluDecode
# -- Compiling architecture RTL of aluDecode
# vcom -93 -work work {C:/Users/idn09/Documents/ECE 289/CPU Cyclone II/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# 
vsim -voptargs=+acc work.cpu289(rtl)
# vsim -voptargs=+acc work.cpu289(rtl) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu289(rtl)
# Loading work.instructionmemory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.controlunit(rtl)
# Loading work.controlfsm(behavior)
# Loading work.decode(behavioral)
# Loading work.aludecode(rtl)
# Loading work.reg32by32(behavior)
# Loading work.alu(behavioral)
# Loading work.memory(syn)
# Loading work.pc_unit(behavioral)
# Loading work.to_7seg(behavioral)
view -new wave
# -new not supported on PE
add wave -position insertpoint sim:/cpu289/*
run
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /cpu289/ram/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /cpu289/regFile
# ** Error: (vsim-7) Failed to open VHDL file "../addTest.hex" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /cpu289/instROM/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "../addTest.hex" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /cpu289/instROM/altsyncram_component/MEMORY File: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40006
# 
# HDL call sequence:
# Stopped at C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40006 Subprogram read_my_memory
# called from  C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41850 Process MEMORY
# 
