# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd" \
"../../../../project_6.srcs/sources_1/new/adder_8b.vhd" \
"../../../../project_6.srcs/sources_1/new/alu.vhd" \
"../../../../project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd" \
"../../../../project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd" \
"../../../../project_6.srcs/sources_1/new/character_data.vhd" \
"../../../../project_6.srcs/sources_1/new/comparator_16b.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/control_unit.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/data_memory.vhd" \
"../../../../project_6.srcs/sources_1/new/fowarding_unit.vhd" \
"../../../../project_6.srcs/sources_1/new/hazard_detection_unit.vhd" \
"../../../../project_6.srcs/sources_1/new/instruction_address_translation.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd" \
"../../../../project_6.srcs/sources_1/new/length_data.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd" \
"../../../../project_6.srcs/sources_1/new/mux_2to1_8b.vhd" \
"../../../../project_6.srcs/sources_1/new/occurence_adder.vhd" \
"../../../../project_6.srcs/sources_1/new/occurrence_data.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/program_counter.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/register_file.vhd" \
"../../../../project_6.srcs/sources_1/new/register_nb.vhd" \
"../../../../project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd" \
"../../../../project_6.srcs/sources_1/new/translation_unit.vhd" \
"../../../../project_6.srcs/sources_1/new/unsigned_signed_extend_8to16.vhd" \
"../../../../project_6.srcs/sim_1/new/pattern_search_TB.vhd" \

# Do not sort compile order
nosort
