Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multipler_behav xil_defaultlib.tb_multipler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv:37]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv:46]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 37, File /home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 46, File /home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multipler32
Compiling module xil_defaultlib.tb_multipler
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multipler_behav
