#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557dc2b2f20 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x5557dc2ddea0_0 .var "error", 0 0;
v0x5557dc2ddf80_0 .var "error_R", 0 0;
v0x5557dc2de040_0 .var "error_c", 0 0;
v0x5557dc2de0e0_0 .var "error_s", 0 0;
v0x5557dc2de1a0_0 .var "error_z", 0 0;
v0x5557dc2de260_0 .var/i "errores", 31 0;
v0x5557dc2de340_0 .var "t_A", 3 0;
v0x5557dc2de400_0 .var "t_B", 3 0;
v0x5557dc2de510_0 .var "t_Op", 1 0;
v0x5557dc2de5d0_0 .net "t_R", 3 0, L_0x5557dc2f3dd0;  1 drivers
v0x5557dc2de690_0 .net "t_c", 0 0, L_0x5557dc2f1770;  1 drivers
v0x5557dc2de730_0 .var "t_cin", 0 0;
v0x5557dc2de7d0_0 .var "t_l", 0 0;
v0x5557dc2de8c0_0 .net "t_s", 0 0, L_0x5557dc2f4480;  1 drivers
v0x5557dc2de960_0 .net "t_z", 0 0, L_0x5557dc2f4340;  1 drivers
S_0x5557dc2b16a0 .scope task, "check" "check" 2 57, 2 57 0, S_0x5557dc2b2f20;
 .timescale -9 -11;
v0x5557dc29ced0_0 .var "expected_R", 4 0;
v0x5557dc2cf020_0 .var "expected_c", 0 0;
v0x5557dc2cf0e0_0 .var "expected_s", 0 0;
v0x5557dc2cf180_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 62 "$write", "tiempo=%0d A=%b B=%b c_in=%b L=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x5557dc2de340_0, v0x5557dc2de400_0, v0x5557dc2de730_0, v0x5557dc2de7d0_0, v0x5557dc2de510_0, v0x5557dc2de5d0_0, v0x5557dc2de960_0, v0x5557dc2de690_0, v0x5557dc2de8c0_0 {0 0 0};
    %load/vec4 v0x5557dc2de7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5557dc2de510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 72 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5557dc2de510_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5557dc2de340_0;
    %load/vec4 v0x5557dc2de400_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5557dc29ced0_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5557dc2de340_0;
    %load/vec4 v0x5557dc2de400_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5557dc29ced0_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5557dc2de340_0;
    %load/vec4 v0x5557dc2de400_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5557dc29ced0_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5557dc2de340_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5557dc29ced0_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557dc2cf020_0, 0, 1;
    %load/vec4 v0x5557dc29ced0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5557dc2cf0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557dc2de0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557dc2de040_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5557dc2de510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 88 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x5557dc2de510_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x5557dc2de340_0;
    %pad/u 5;
    %load/vec4 v0x5557dc2de730_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5557dc29ced0_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x5557dc2de340_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x5557dc2de730_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5557dc29ced0_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x5557dc2de340_0;
    %pad/u 5;
    %load/vec4 v0x5557dc2de400_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x5557dc2de730_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5557dc29ced0_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x5557dc2de340_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x5557dc2de730_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x5557dc29ced0_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x5557dc29ced0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5557dc2cf020_0, 0, 1;
    %load/vec4 v0x5557dc29ced0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x5557dc2cf0e0_0, 0, 1;
    %load/vec4 v0x5557dc2cf0e0_0;
    %load/vec4 v0x5557dc2de8c0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x5557dc2de0e0_0, 0, 1;
    %load/vec4 v0x5557dc2cf020_0;
    %load/vec4 v0x5557dc2de690_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x5557dc2de040_0, 0, 1;
T_0.1 ;
    %load/vec4 v0x5557dc29ced0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x5557dc2cf180_0, 0, 1;
    %load/vec4 v0x5557dc29ced0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5557dc2de5d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x5557dc2ddf80_0, 0, 1;
    %load/vec4 v0x5557dc2cf180_0;
    %load/vec4 v0x5557dc2de960_0;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %store/vec4 v0x5557dc2de1a0_0, 0, 1;
    %load/vec4 v0x5557dc2ddf80_0;
    %load/vec4 v0x5557dc2de1a0_0;
    %or;
    %load/vec4 v0x5557dc2de0e0_0;
    %or;
    %load/vec4 v0x5557dc2de040_0;
    %or;
    %store/vec4 v0x5557dc2ddea0_0, 0, 1;
    %load/vec4 v0x5557dc2ddea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x5557dc2de260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557dc2de260_0, 0, 32;
    %vpi_call 2 105 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x5557dc2ddf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 107 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x5557dc29ced0_0, 0, 4>, v0x5557dc2de5d0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x5557dc2de1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 109 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x5557dc2cf180_0, v0x5557dc2de960_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x5557dc2de0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 111 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x5557dc2cf0e0_0, v0x5557dc2de8c0_0 {0 0 0};
T_0.20 ;
    %load/vec4 v0x5557dc2de040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 113 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x5557dc2cf020_0, v0x5557dc2de690_0 {0 0 0};
T_0.22 ;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 116 "$display", " ---- OK" {0 0 0};
T_0.15 ;
    %end;
S_0x5557dc2cf240 .scope module, "mat" "alu" 2 16, 3 1 0, S_0x5557dc2b2f20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "c_out"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 1 "c_in"
    .port_info 7 /INPUT 2 "ALUOP"
    .port_info 8 /INPUT 1 "l"
L_0x5557dc2f4570 .functor NOT 1, v0x5557dc2de7d0_0, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f4750 .functor AND 1, L_0x5557dc2f4570, L_0x5557dc2f4670, C4<1>, C4<1>;
L_0x5557dc2f49a0 .functor NOT 1, L_0x5557dc2f48b0, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f4a60 .functor AND 1, L_0x5557dc2f4810, L_0x5557dc2f49a0, C4<1>, C4<1>;
L_0x5557dc2f4b70 .functor OR 1, L_0x5557dc2f4a60, v0x5557dc2de7d0_0, C4<0>, C4<0>;
L_0x5557dc2f4dd0 .functor NOT 1, L_0x5557dc2f4cd0, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f4e80 .functor AND 1, L_0x5557dc2f4c30, L_0x5557dc2f4dd0, C4<1>, C4<1>;
L_0x5557dc2f5240 .functor NOT 1, L_0x5557dc2f4f90, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f5350 .functor AND 1, v0x5557dc2de7d0_0, L_0x5557dc2f5240, C4<1>, C4<1>;
L_0x5557dc2f5410 .functor OR 1, L_0x5557dc2f4e80, L_0x5557dc2f5350, C4<0>, C4<0>;
L_0x5557dc2f5580 .functor NOT 1, v0x5557dc2de7d0_0, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f5700 .functor NOT 1, L_0x5557dc2f55f0, C4<0>, C4<0>, C4<0>;
L_0x5557dc2f57e0 .functor AND 1, L_0x5557dc2f5580, L_0x5557dc2f5700, C4<1>, C4<1>;
L_0x5557dc2f5990 .functor AND 1, L_0x5557dc2f57e0, L_0x5557dc2f58f0, C4<1>, C4<1>;
v0x5557dc2db620_0 .net "A", 3 0, v0x5557dc2de340_0;  1 drivers
v0x5557dc2db750_0 .net "ALUOP", 1 0, v0x5557dc2de510_0;  1 drivers
v0x5557dc2db810_0 .net "B", 3 0, v0x5557dc2de400_0;  1 drivers
v0x5557dc2db8b0_0 .net "R", 3 0, L_0x5557dc2f3dd0;  alias, 1 drivers
v0x5557dc2db980_0 .net *"_s10", 0 0, L_0x5557dc2f4110;  1 drivers
L_0x7f0384b96768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5557dc2dba70_0 .net/2s *"_s12", 1 0, L_0x7f0384b96768;  1 drivers
L_0x7f0384b967b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557dc2dbb50_0 .net/2s *"_s14", 1 0, L_0x7f0384b967b0;  1 drivers
v0x5557dc2dbc30_0 .net *"_s16", 1 0, L_0x5557dc2f41b0;  1 drivers
v0x5557dc2dbd10_0 .net *"_s22", 0 0, L_0x5557dc2f4570;  1 drivers
v0x5557dc2dbdf0_0 .net *"_s25", 0 0, L_0x5557dc2f4670;  1 drivers
v0x5557dc2dbed0_0 .net *"_s29", 0 0, L_0x5557dc2f4810;  1 drivers
v0x5557dc2dbfb0_0 .net *"_s31", 0 0, L_0x5557dc2f48b0;  1 drivers
v0x5557dc2dc090_0 .net *"_s32", 0 0, L_0x5557dc2f49a0;  1 drivers
v0x5557dc2dc170_0 .net *"_s34", 0 0, L_0x5557dc2f4a60;  1 drivers
v0x5557dc2dc250_0 .net *"_s39", 0 0, L_0x5557dc2f4c30;  1 drivers
v0x5557dc2dc330_0 .net *"_s4", 31 0, L_0x5557dc2f3fe0;  1 drivers
v0x5557dc2dc410_0 .net *"_s41", 0 0, L_0x5557dc2f4cd0;  1 drivers
v0x5557dc2dc4f0_0 .net *"_s42", 0 0, L_0x5557dc2f4dd0;  1 drivers
v0x5557dc2dc5d0_0 .net *"_s44", 0 0, L_0x5557dc2f4e80;  1 drivers
v0x5557dc2dc6b0_0 .net *"_s47", 0 0, L_0x5557dc2f4f90;  1 drivers
v0x5557dc2dc790_0 .net *"_s48", 0 0, L_0x5557dc2f5240;  1 drivers
v0x5557dc2dc870_0 .net *"_s50", 0 0, L_0x5557dc2f5350;  1 drivers
v0x5557dc2dc950_0 .net *"_s54", 0 0, L_0x5557dc2f5580;  1 drivers
v0x5557dc2dca30_0 .net *"_s57", 0 0, L_0x5557dc2f55f0;  1 drivers
v0x5557dc2dcb10_0 .net *"_s58", 0 0, L_0x5557dc2f5700;  1 drivers
v0x5557dc2dcbf0_0 .net *"_s60", 0 0, L_0x5557dc2f57e0;  1 drivers
v0x5557dc2dccd0_0 .net *"_s63", 0 0, L_0x5557dc2f58f0;  1 drivers
L_0x7f0384b966d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2dcdb0_0 .net *"_s7", 27 0, L_0x7f0384b966d8;  1 drivers
L_0x7f0384b96720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2dce90_0 .net/2u *"_s8", 31 0, L_0x7f0384b96720;  1 drivers
v0x5557dc2dcf70_0 .net "add1", 0 0, L_0x5557dc2f4750;  1 drivers
v0x5557dc2dd010_0 .net "c_in", 0 0, v0x5557dc2de730_0;  1 drivers
v0x5557dc2dd0b0_0 .net "c_out", 0 0, L_0x5557dc2f1770;  alias, 1 drivers
v0x5557dc2dd1a0_0 .net "cpl", 0 0, L_0x5557dc2f5990;  1 drivers
v0x5557dc2dd450_0 .net "l", 0 0, v0x5557dc2de7d0_0;  1 drivers
v0x5557dc2dd4f0_0 .net "op1_A", 0 0, L_0x5557dc2f4b70;  1 drivers
v0x5557dc2dd5c0_0 .net "op2_B", 0 0, L_0x5557dc2f5410;  1 drivers
v0x5557dc2dd690_0 .net "out_OP1", 3 0, L_0x5557dc2ef990;  1 drivers
v0x5557dc2dd730_0 .net "out_OP2", 3 0, L_0x5557dc2ef140;  1 drivers
v0x5557dc2dd7d0_0 .net "out_add1", 3 0, L_0x5557dc2ef540;  1 drivers
v0x5557dc2dd8c0_0 .net "out_mux2_4_1", 3 0, L_0x5557dc2eec90;  1 drivers
v0x5557dc2dd9b0_0 .net "out_suma", 3 0, L_0x5557dc2f1f10;  1 drivers
v0x5557dc2ddaa0_0 .net "out_ul4", 3 0, L_0x5557dc2f3840;  1 drivers
v0x5557dc2ddbb0_0 .net "sign", 0 0, L_0x5557dc2f4480;  alias, 1 drivers
v0x5557dc2ddc70_0 .net "zero", 0 0, L_0x5557dc2f4340;  alias, 1 drivers
L_0x5557dc2f3fe0 .concat [ 4 28 0 0], L_0x5557dc2f3dd0, L_0x7f0384b966d8;
L_0x5557dc2f4110 .cmp/eq 32, L_0x5557dc2f3fe0, L_0x7f0384b96720;
L_0x5557dc2f41b0 .functor MUXZ 2, L_0x7f0384b967b0, L_0x7f0384b96768, L_0x5557dc2f4110, C4<>;
L_0x5557dc2f4340 .part L_0x5557dc2f41b0, 0, 1;
L_0x5557dc2f4480 .part L_0x5557dc2f3dd0, 3, 1;
L_0x5557dc2f4670 .part v0x5557dc2de510_0, 0, 1;
L_0x5557dc2f4810 .part v0x5557dc2de510_0, 1, 1;
L_0x5557dc2f48b0 .part v0x5557dc2de510_0, 0, 1;
L_0x5557dc2f4c30 .part v0x5557dc2de510_0, 1, 1;
L_0x5557dc2f4cd0 .part v0x5557dc2de510_0, 0, 1;
L_0x5557dc2f4f90 .part v0x5557dc2de510_0, 1, 1;
L_0x5557dc2f55f0 .part v0x5557dc2de510_0, 1, 1;
L_0x5557dc2f58f0 .part v0x5557dc2de510_0, 0, 1;
S_0x5557dc2cf560 .scope module, "Final" "mux2_4" 3 14, 4 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x5557dc2cf7a0_0 .net "A", 3 0, L_0x5557dc2f1f10;  alias, 1 drivers
v0x5557dc2cf8a0_0 .net "B", 3 0, L_0x5557dc2f3840;  alias, 1 drivers
v0x5557dc2cf980_0 .net "Out", 3 0, L_0x5557dc2f3dd0;  alias, 1 drivers
v0x5557dc2cfa40_0 .net *"_s0", 31 0, L_0x5557dc2f3bf0;  1 drivers
L_0x7f0384b96648 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2cfb20_0 .net *"_s3", 30 0, L_0x7f0384b96648;  1 drivers
L_0x7f0384b96690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2cfc50_0 .net/2u *"_s4", 31 0, L_0x7f0384b96690;  1 drivers
v0x5557dc2cfd30_0 .net *"_s6", 0 0, L_0x5557dc2f3c90;  1 drivers
v0x5557dc2cfdf0_0 .net "s", 0 0, v0x5557dc2de7d0_0;  alias, 1 drivers
L_0x5557dc2f3bf0 .concat [ 1 31 0 0], v0x5557dc2de7d0_0, L_0x7f0384b96648;
L_0x5557dc2f3c90 .cmp/eq 32, L_0x5557dc2f3bf0, L_0x7f0384b96690;
L_0x5557dc2f3dd0 .functor MUXZ 4, L_0x5557dc2f3840, L_0x5557dc2f1f10, L_0x5557dc2f3c90, C4<>;
S_0x5557dc2cff30 .scope module, "add_1" "mux2_4" 3 8, 4 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7f0384b961c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d0190_0 .net "A", 3 0, L_0x7f0384b961c8;  1 drivers
L_0x7f0384b96210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d0270_0 .net "B", 3 0, L_0x7f0384b96210;  1 drivers
v0x5557dc2d0350_0 .net "Out", 3 0, L_0x5557dc2ef540;  alias, 1 drivers
v0x5557dc2d0410_0 .net *"_s0", 31 0, L_0x5557dc2ef270;  1 drivers
L_0x7f0384b96138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d04f0_0 .net *"_s3", 30 0, L_0x7f0384b96138;  1 drivers
L_0x7f0384b96180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d0620_0 .net/2u *"_s4", 31 0, L_0x7f0384b96180;  1 drivers
v0x5557dc2d0700_0 .net *"_s6", 0 0, L_0x5557dc2ef400;  1 drivers
v0x5557dc2d07c0_0 .net "s", 0 0, L_0x5557dc2f4750;  alias, 1 drivers
L_0x5557dc2ef270 .concat [ 1 31 0 0], L_0x5557dc2f4750, L_0x7f0384b96138;
L_0x5557dc2ef400 .cmp/eq 32, L_0x5557dc2ef270, L_0x7f0384b96180;
L_0x5557dc2ef540 .functor MUXZ 4, L_0x7f0384b96210, L_0x7f0384b961c8, L_0x5557dc2ef400, C4<>;
S_0x5557dc2d0900 .scope module, "complemento_1" "compl1" 3 7, 5 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x5557dc2ef040 .functor NOT 4, L_0x5557dc2eec90, C4<0000>, C4<0000>, C4<0000>;
v0x5557dc2d0b20_0 .net "Inp", 3 0, L_0x5557dc2eec90;  alias, 1 drivers
v0x5557dc2d0c20_0 .net "Out", 3 0, L_0x5557dc2ef140;  alias, 1 drivers
v0x5557dc2d0d00_0 .net *"_s0", 31 0, L_0x5557dc2eee10;  1 drivers
L_0x7f0384b960a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d0dc0_0 .net *"_s3", 30 0, L_0x7f0384b960a8;  1 drivers
L_0x7f0384b960f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d0ea0_0 .net/2u *"_s4", 31 0, L_0x7f0384b960f0;  1 drivers
v0x5557dc2d0fd0_0 .net *"_s6", 0 0, L_0x5557dc2eef00;  1 drivers
v0x5557dc2d1090_0 .net *"_s8", 3 0, L_0x5557dc2ef040;  1 drivers
v0x5557dc2d1170_0 .net "cpl", 0 0, L_0x5557dc2f5990;  alias, 1 drivers
L_0x5557dc2eee10 .concat [ 1 31 0 0], L_0x5557dc2f5990, L_0x7f0384b960a8;
L_0x5557dc2eef00 .cmp/eq 32, L_0x5557dc2eee10, L_0x7f0384b960f0;
L_0x5557dc2ef140 .functor MUXZ 4, L_0x5557dc2eec90, L_0x5557dc2ef040, L_0x5557dc2eef00, C4<>;
S_0x5557dc2d12b0 .scope module, "mux_1" "mux2_4" 3 6, 4 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x5557dc2d14f0_0 .net "A", 3 0, v0x5557dc2de340_0;  alias, 1 drivers
v0x5557dc2d15d0_0 .net "B", 3 0, v0x5557dc2de400_0;  alias, 1 drivers
v0x5557dc2d16b0_0 .net "Out", 3 0, L_0x5557dc2eec90;  alias, 1 drivers
v0x5557dc2d17b0_0 .net *"_s0", 31 0, L_0x5557dc2dea00;  1 drivers
L_0x7f0384b96018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d1870_0 .net *"_s3", 30 0, L_0x7f0384b96018;  1 drivers
L_0x7f0384b96060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d19a0_0 .net/2u *"_s4", 31 0, L_0x7f0384b96060;  1 drivers
v0x5557dc2d1a80_0 .net *"_s6", 0 0, L_0x5557dc2eeb50;  1 drivers
v0x5557dc2d1b40_0 .net "s", 0 0, L_0x5557dc2f5410;  alias, 1 drivers
L_0x5557dc2dea00 .concat [ 1 31 0 0], L_0x5557dc2f5410, L_0x7f0384b96018;
L_0x5557dc2eeb50 .cmp/eq 32, L_0x5557dc2dea00, L_0x7f0384b96060;
L_0x5557dc2eec90 .functor MUXZ 4, v0x5557dc2de400_0, v0x5557dc2de340_0, L_0x5557dc2eeb50, C4<>;
S_0x5557dc2d1c80 .scope module, "mux_2" "mux2_4" 3 9, 4 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x5557dc2d1f10_0 .net "A", 3 0, L_0x5557dc2ef540;  alias, 1 drivers
v0x5557dc2d1ff0_0 .net "B", 3 0, v0x5557dc2de340_0;  alias, 1 drivers
v0x5557dc2d20c0_0 .net "Out", 3 0, L_0x5557dc2ef990;  alias, 1 drivers
v0x5557dc2d2190_0 .net *"_s0", 31 0, L_0x5557dc2ef6d0;  1 drivers
L_0x7f0384b96258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d2270_0 .net *"_s3", 30 0, L_0x7f0384b96258;  1 drivers
L_0x7f0384b962a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d23a0_0 .net/2u *"_s4", 31 0, L_0x7f0384b962a0;  1 drivers
v0x5557dc2d2480_0 .net *"_s6", 0 0, L_0x5557dc2ef8a0;  1 drivers
v0x5557dc2d2540_0 .net "s", 0 0, L_0x5557dc2f4b70;  alias, 1 drivers
L_0x5557dc2ef6d0 .concat [ 1 31 0 0], L_0x5557dc2f4b70, L_0x7f0384b96258;
L_0x5557dc2ef8a0 .cmp/eq 32, L_0x5557dc2ef6d0, L_0x7f0384b962a0;
L_0x5557dc2ef990 .functor MUXZ 4, v0x5557dc2de340_0, L_0x5557dc2ef540, L_0x5557dc2ef8a0, C4<>;
S_0x5557dc2d2680 .scope module, "suma_12" "sum4" 3 11, 6 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x5557dc2d6200_0 .net "A", 3 0, L_0x5557dc2ef990;  alias, 1 drivers
v0x5557dc2d62e0_0 .net "B", 3 0, L_0x5557dc2ef140;  alias, 1 drivers
v0x5557dc2d63b0_0 .net "S", 3 0, L_0x5557dc2f1f10;  alias, 1 drivers
v0x5557dc2d64b0_0 .net "c_in", 0 0, v0x5557dc2de730_0;  alias, 1 drivers
v0x5557dc2d6580_0 .net "c_out", 0 0, L_0x5557dc2f1770;  alias, 1 drivers
v0x5557dc2d6620_0 .net "out_carry1", 0 0, L_0x5557dc2efb50;  1 drivers
v0x5557dc2d6710_0 .net "out_carry2", 0 0, L_0x5557dc2f04b0;  1 drivers
v0x5557dc2d6800_0 .net "out_carry3", 0 0, L_0x5557dc2f0e50;  1 drivers
L_0x5557dc2f02d0 .part L_0x5557dc2ef990, 0, 1;
L_0x5557dc2f03c0 .part L_0x5557dc2ef140, 0, 1;
L_0x5557dc2f0c40 .part L_0x5557dc2ef990, 1, 1;
L_0x5557dc2f0d30 .part L_0x5557dc2ef140, 1, 1;
L_0x5557dc2f1550 .part L_0x5557dc2ef990, 2, 1;
L_0x5557dc2f1640 .part L_0x5557dc2ef140, 2, 1;
L_0x5557dc2f1f10 .concat8 [ 1 1 1 1], L_0x5557dc2efbf0, L_0x5557dc2f0550, L_0x5557dc2f0ef0, L_0x5557dc2f18a0;
L_0x5557dc2f20f0 .part L_0x5557dc2ef990, 3, 1;
L_0x5557dc2f2340 .part L_0x5557dc2ef140, 3, 1;
S_0x5557dc2d2850 .scope module, "fa_1" "fa" 6 5, 7 1 0, S_0x5557dc2d2680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f0384b96330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d2af0_0 .net *"_s10", 0 0, L_0x7f0384b96330;  1 drivers
v0x5557dc2d2bf0_0 .net *"_s11", 1 0, L_0x5557dc2efe70;  1 drivers
v0x5557dc2d2cd0_0 .net *"_s13", 1 0, L_0x5557dc2f0020;  1 drivers
L_0x7f0384b96378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d2dc0_0 .net *"_s16", 0 0, L_0x7f0384b96378;  1 drivers
v0x5557dc2d2ea0_0 .net *"_s17", 1 0, L_0x5557dc2f0190;  1 drivers
v0x5557dc2d2fd0_0 .net *"_s3", 1 0, L_0x5557dc2efc90;  1 drivers
L_0x7f0384b962e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d30b0_0 .net *"_s6", 0 0, L_0x7f0384b962e8;  1 drivers
v0x5557dc2d3190_0 .net *"_s7", 1 0, L_0x5557dc2efd80;  1 drivers
v0x5557dc2d3270_0 .net "a", 0 0, L_0x5557dc2f02d0;  1 drivers
v0x5557dc2d3330_0 .net "b", 0 0, L_0x5557dc2f03c0;  1 drivers
v0x5557dc2d33f0_0 .net "c_in", 0 0, v0x5557dc2de730_0;  alias, 1 drivers
v0x5557dc2d34b0_0 .net "c_out", 0 0, L_0x5557dc2efb50;  alias, 1 drivers
v0x5557dc2d3570_0 .net "sum", 0 0, L_0x5557dc2efbf0;  1 drivers
L_0x5557dc2efb50 .part L_0x5557dc2f0190, 1, 1;
L_0x5557dc2efbf0 .part L_0x5557dc2f0190, 0, 1;
L_0x5557dc2efc90 .concat [ 1 1 0 0], L_0x5557dc2f02d0, L_0x7f0384b962e8;
L_0x5557dc2efd80 .concat [ 1 1 0 0], L_0x5557dc2f03c0, L_0x7f0384b96330;
L_0x5557dc2efe70 .arith/sum 2, L_0x5557dc2efc90, L_0x5557dc2efd80;
L_0x5557dc2f0020 .concat [ 1 1 0 0], v0x5557dc2de730_0, L_0x7f0384b96378;
L_0x5557dc2f0190 .arith/sum 2, L_0x5557dc2efe70, L_0x5557dc2f0020;
S_0x5557dc2d36d0 .scope module, "fa_2" "fa" 6 6, 7 1 0, S_0x5557dc2d2680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f0384b96408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d38f0_0 .net *"_s10", 0 0, L_0x7f0384b96408;  1 drivers
v0x5557dc2d39d0_0 .net *"_s11", 1 0, L_0x5557dc2f0850;  1 drivers
v0x5557dc2d3ab0_0 .net *"_s13", 1 0, L_0x5557dc2f0990;  1 drivers
L_0x7f0384b96450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d3ba0_0 .net *"_s16", 0 0, L_0x7f0384b96450;  1 drivers
v0x5557dc2d3c80_0 .net *"_s17", 1 0, L_0x5557dc2f0b00;  1 drivers
v0x5557dc2d3db0_0 .net *"_s3", 1 0, L_0x5557dc2f0640;  1 drivers
L_0x7f0384b963c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d3e90_0 .net *"_s6", 0 0, L_0x7f0384b963c0;  1 drivers
v0x5557dc2d3f70_0 .net *"_s7", 1 0, L_0x5557dc2f0730;  1 drivers
v0x5557dc2d4050_0 .net "a", 0 0, L_0x5557dc2f0c40;  1 drivers
v0x5557dc2d41a0_0 .net "b", 0 0, L_0x5557dc2f0d30;  1 drivers
v0x5557dc2d4260_0 .net "c_in", 0 0, L_0x5557dc2efb50;  alias, 1 drivers
v0x5557dc2d4300_0 .net "c_out", 0 0, L_0x5557dc2f04b0;  alias, 1 drivers
v0x5557dc2d43a0_0 .net "sum", 0 0, L_0x5557dc2f0550;  1 drivers
L_0x5557dc2f04b0 .part L_0x5557dc2f0b00, 1, 1;
L_0x5557dc2f0550 .part L_0x5557dc2f0b00, 0, 1;
L_0x5557dc2f0640 .concat [ 1 1 0 0], L_0x5557dc2f0c40, L_0x7f0384b963c0;
L_0x5557dc2f0730 .concat [ 1 1 0 0], L_0x5557dc2f0d30, L_0x7f0384b96408;
L_0x5557dc2f0850 .arith/sum 2, L_0x5557dc2f0640, L_0x5557dc2f0730;
L_0x5557dc2f0990 .concat [ 1 1 0 0], L_0x5557dc2efb50, L_0x7f0384b96450;
L_0x5557dc2f0b00 .arith/sum 2, L_0x5557dc2f0850, L_0x5557dc2f0990;
S_0x5557dc2d4530 .scope module, "fa_3" "fa" 6 7, 7 1 0, S_0x5557dc2d2680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f0384b964e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d4760_0 .net *"_s10", 0 0, L_0x7f0384b964e0;  1 drivers
v0x5557dc2d4840_0 .net *"_s11", 1 0, L_0x5557dc2f11f0;  1 drivers
v0x5557dc2d4920_0 .net *"_s13", 1 0, L_0x5557dc2f1330;  1 drivers
L_0x7f0384b96528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d4a10_0 .net *"_s16", 0 0, L_0x7f0384b96528;  1 drivers
v0x5557dc2d4af0_0 .net *"_s17", 1 0, L_0x5557dc2f1410;  1 drivers
v0x5557dc2d4c20_0 .net *"_s3", 1 0, L_0x5557dc2f0fe0;  1 drivers
L_0x7f0384b96498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d4d00_0 .net *"_s6", 0 0, L_0x7f0384b96498;  1 drivers
v0x5557dc2d4de0_0 .net *"_s7", 1 0, L_0x5557dc2f10d0;  1 drivers
v0x5557dc2d4ec0_0 .net "a", 0 0, L_0x5557dc2f1550;  1 drivers
v0x5557dc2d5010_0 .net "b", 0 0, L_0x5557dc2f1640;  1 drivers
v0x5557dc2d50d0_0 .net "c_in", 0 0, L_0x5557dc2f04b0;  alias, 1 drivers
v0x5557dc2d5170_0 .net "c_out", 0 0, L_0x5557dc2f0e50;  alias, 1 drivers
v0x5557dc2d5210_0 .net "sum", 0 0, L_0x5557dc2f0ef0;  1 drivers
L_0x5557dc2f0e50 .part L_0x5557dc2f1410, 1, 1;
L_0x5557dc2f0ef0 .part L_0x5557dc2f1410, 0, 1;
L_0x5557dc2f0fe0 .concat [ 1 1 0 0], L_0x5557dc2f1550, L_0x7f0384b96498;
L_0x5557dc2f10d0 .concat [ 1 1 0 0], L_0x5557dc2f1640, L_0x7f0384b964e0;
L_0x5557dc2f11f0 .arith/sum 2, L_0x5557dc2f0fe0, L_0x5557dc2f10d0;
L_0x5557dc2f1330 .concat [ 1 1 0 0], L_0x5557dc2f04b0, L_0x7f0384b96528;
L_0x5557dc2f1410 .arith/sum 2, L_0x5557dc2f11f0, L_0x5557dc2f1330;
S_0x5557dc2d53a0 .scope module, "fa_4" "fa" 6 8, 7 1 0, S_0x5557dc2d2680;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f0384b965b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d55a0_0 .net *"_s10", 0 0, L_0x7f0384b965b8;  1 drivers
v0x5557dc2d56a0_0 .net *"_s11", 1 0, L_0x5557dc2f1b20;  1 drivers
v0x5557dc2d5780_0 .net *"_s13", 1 0, L_0x5557dc2f1c60;  1 drivers
L_0x7f0384b96600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d5870_0 .net *"_s16", 0 0, L_0x7f0384b96600;  1 drivers
v0x5557dc2d5950_0 .net *"_s17", 1 0, L_0x5557dc2f1dd0;  1 drivers
v0x5557dc2d5a80_0 .net *"_s3", 1 0, L_0x5557dc2f1940;  1 drivers
L_0x7f0384b96570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5557dc2d5b60_0 .net *"_s6", 0 0, L_0x7f0384b96570;  1 drivers
v0x5557dc2d5c40_0 .net *"_s7", 1 0, L_0x5557dc2f1a30;  1 drivers
v0x5557dc2d5d20_0 .net "a", 0 0, L_0x5557dc2f20f0;  1 drivers
v0x5557dc2d5e70_0 .net "b", 0 0, L_0x5557dc2f2340;  1 drivers
v0x5557dc2d5f30_0 .net "c_in", 0 0, L_0x5557dc2f0e50;  alias, 1 drivers
v0x5557dc2d5fd0_0 .net "c_out", 0 0, L_0x5557dc2f1770;  alias, 1 drivers
v0x5557dc2d6070_0 .net "sum", 0 0, L_0x5557dc2f18a0;  1 drivers
L_0x5557dc2f1770 .part L_0x5557dc2f1dd0, 1, 1;
L_0x5557dc2f18a0 .part L_0x5557dc2f1dd0, 0, 1;
L_0x5557dc2f1940 .concat [ 1 1 0 0], L_0x5557dc2f20f0, L_0x7f0384b96570;
L_0x5557dc2f1a30 .concat [ 1 1 0 0], L_0x5557dc2f2340, L_0x7f0384b965b8;
L_0x5557dc2f1b20 .arith/sum 2, L_0x5557dc2f1940, L_0x5557dc2f1a30;
L_0x5557dc2f1c60 .concat [ 1 1 0 0], L_0x5557dc2f0e50, L_0x7f0384b96600;
L_0x5557dc2f1dd0 .arith/sum 2, L_0x5557dc2f1b20, L_0x5557dc2f1c60;
S_0x5557dc2d6910 .scope module, "ul4_12" "ul4" 3 12, 8 1 0, S_0x5557dc2cf240;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x5557dc2db240_0 .net "A", 3 0, L_0x5557dc2ef990;  alias, 1 drivers
v0x5557dc2db350_0 .net "B", 3 0, L_0x5557dc2ef140;  alias, 1 drivers
v0x5557dc2db460_0 .net "Out", 3 0, L_0x5557dc2f3840;  alias, 1 drivers
v0x5557dc2db500_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
L_0x5557dc2f2870 .part L_0x5557dc2ef990, 0, 1;
L_0x5557dc2f2910 .part L_0x5557dc2ef140, 0, 1;
L_0x5557dc2f2d40 .part L_0x5557dc2ef990, 1, 1;
L_0x5557dc2f2de0 .part L_0x5557dc2ef140, 1, 1;
L_0x5557dc2f32a0 .part L_0x5557dc2ef990, 2, 1;
L_0x5557dc2f3340 .part L_0x5557dc2ef140, 2, 1;
L_0x5557dc2f3840 .concat8 [ 1 1 1 1], v0x5557dc2d74c0_0, v0x5557dc2d8650_0, v0x5557dc2d9800_0, v0x5557dc2da9e0_0;
L_0x5557dc2f39d0 .part L_0x5557dc2ef990, 3, 1;
L_0x5557dc2f3ac0 .part L_0x5557dc2ef140, 3, 1;
S_0x5557dc2d6b50 .scope module, "cl1" "cl" 8 4, 9 1 0, S_0x5557dc2d6910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5557dc2eff10 .functor AND 1, L_0x5557dc2f2870, L_0x5557dc2f2910, C4<1>, C4<1>;
L_0x5557dc2f2590 .functor OR 1, L_0x5557dc2f2870, L_0x5557dc2f2910, C4<0>, C4<0>;
L_0x5557dc2f26f0 .functor XOR 1, L_0x5557dc2f2870, L_0x5557dc2f2910, C4<0>, C4<0>;
L_0x5557dc2f27b0 .functor NOT 1, L_0x5557dc2f2870, C4<0>, C4<0>, C4<0>;
v0x5557dc2d7640_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d7720_0 .net "a", 0 0, L_0x5557dc2f2870;  1 drivers
v0x5557dc2d77c0_0 .net "b", 0 0, L_0x5557dc2f2910;  1 drivers
v0x5557dc2d7890_0 .net "out", 0 0, v0x5557dc2d74c0_0;  1 drivers
v0x5557dc2d7960_0 .net "out_and", 0 0, L_0x5557dc2eff10;  1 drivers
v0x5557dc2d7a50_0 .net "out_not", 0 0, L_0x5557dc2f27b0;  1 drivers
v0x5557dc2d7b20_0 .net "out_or", 0 0, L_0x5557dc2f2590;  1 drivers
v0x5557dc2d7bf0_0 .net "out_xor", 0 0, L_0x5557dc2f26f0;  1 drivers
S_0x5557dc2d6db0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x5557dc2d6b50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5557dc2d7090_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d7190_0 .net "a", 0 0, L_0x5557dc2eff10;  alias, 1 drivers
v0x5557dc2d7250_0 .net "b", 0 0, L_0x5557dc2f2590;  alias, 1 drivers
v0x5557dc2d72f0_0 .net "c", 0 0, L_0x5557dc2f26f0;  alias, 1 drivers
v0x5557dc2d73b0_0 .net "d", 0 0, L_0x5557dc2f27b0;  alias, 1 drivers
v0x5557dc2d74c0_0 .var "out", 0 0;
E_0x5557dc276290/0 .event edge, v0x5557dc2d7090_0, v0x5557dc2d73b0_0, v0x5557dc2d72f0_0, v0x5557dc2d7250_0;
E_0x5557dc276290/1 .event edge, v0x5557dc2d7190_0;
E_0x5557dc276290 .event/or E_0x5557dc276290/0, E_0x5557dc276290/1;
S_0x5557dc2d7cf0 .scope module, "cl2" "cl" 8 5, 9 1 0, S_0x5557dc2d6910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5557dc2f29b0 .functor AND 1, L_0x5557dc2f2d40, L_0x5557dc2f2de0, C4<1>, C4<1>;
L_0x5557dc2f2a20 .functor OR 1, L_0x5557dc2f2d40, L_0x5557dc2f2de0, C4<0>, C4<0>;
L_0x5557dc2f2b30 .functor XOR 1, L_0x5557dc2f2d40, L_0x5557dc2f2de0, C4<0>, C4<0>;
L_0x5557dc2f2bf0 .functor NOT 1, L_0x5557dc2f2d40, C4<0>, C4<0>, C4<0>;
v0x5557dc2d87d0_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d88b0_0 .net "a", 0 0, L_0x5557dc2f2d40;  1 drivers
v0x5557dc2d8970_0 .net "b", 0 0, L_0x5557dc2f2de0;  1 drivers
v0x5557dc2d8a10_0 .net "out", 0 0, v0x5557dc2d8650_0;  1 drivers
v0x5557dc2d8ae0_0 .net "out_and", 0 0, L_0x5557dc2f29b0;  1 drivers
v0x5557dc2d8bd0_0 .net "out_not", 0 0, L_0x5557dc2f2bf0;  1 drivers
v0x5557dc2d8ca0_0 .net "out_or", 0 0, L_0x5557dc2f2a20;  1 drivers
v0x5557dc2d8d70_0 .net "out_xor", 0 0, L_0x5557dc2f2b30;  1 drivers
S_0x5557dc2d7f30 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x5557dc2d7cf0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5557dc2d81f0_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d8320_0 .net "a", 0 0, L_0x5557dc2f29b0;  alias, 1 drivers
v0x5557dc2d83e0_0 .net "b", 0 0, L_0x5557dc2f2a20;  alias, 1 drivers
v0x5557dc2d8480_0 .net "c", 0 0, L_0x5557dc2f2b30;  alias, 1 drivers
v0x5557dc2d8540_0 .net "d", 0 0, L_0x5557dc2f2bf0;  alias, 1 drivers
v0x5557dc2d8650_0 .var "out", 0 0;
E_0x5557dc2746f0/0 .event edge, v0x5557dc2d7090_0, v0x5557dc2d8540_0, v0x5557dc2d8480_0, v0x5557dc2d83e0_0;
E_0x5557dc2746f0/1 .event edge, v0x5557dc2d8320_0;
E_0x5557dc2746f0 .event/or E_0x5557dc2746f0/0, E_0x5557dc2746f0/1;
S_0x5557dc2d8e70 .scope module, "cl3" "cl" 8 6, 9 1 0, S_0x5557dc2d6910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5557dc2f2f10 .functor AND 1, L_0x5557dc2f32a0, L_0x5557dc2f3340, C4<1>, C4<1>;
L_0x5557dc2f2f80 .functor OR 1, L_0x5557dc2f32a0, L_0x5557dc2f3340, C4<0>, C4<0>;
L_0x5557dc2f3090 .functor XOR 1, L_0x5557dc2f32a0, L_0x5557dc2f3340, C4<0>, C4<0>;
L_0x5557dc2f3150 .functor NOT 1, L_0x5557dc2f32a0, C4<0>, C4<0>, C4<0>;
v0x5557dc2d99c0_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d9aa0_0 .net "a", 0 0, L_0x5557dc2f32a0;  1 drivers
v0x5557dc2d9b60_0 .net "b", 0 0, L_0x5557dc2f3340;  1 drivers
v0x5557dc2d9c00_0 .net "out", 0 0, v0x5557dc2d9800_0;  1 drivers
v0x5557dc2d9cd0_0 .net "out_and", 0 0, L_0x5557dc2f2f10;  1 drivers
v0x5557dc2d9dc0_0 .net "out_not", 0 0, L_0x5557dc2f3150;  1 drivers
v0x5557dc2d9e90_0 .net "out_or", 0 0, L_0x5557dc2f2f80;  1 drivers
v0x5557dc2d9f60_0 .net "out_xor", 0 0, L_0x5557dc2f3090;  1 drivers
S_0x5557dc2d90e0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x5557dc2d8e70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5557dc2d9380_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2d94f0_0 .net "a", 0 0, L_0x5557dc2f2f10;  alias, 1 drivers
v0x5557dc2d95b0_0 .net "b", 0 0, L_0x5557dc2f2f80;  alias, 1 drivers
v0x5557dc2d9680_0 .net "c", 0 0, L_0x5557dc2f3090;  alias, 1 drivers
v0x5557dc2d9740_0 .net "d", 0 0, L_0x5557dc2f3150;  alias, 1 drivers
v0x5557dc2d9800_0 .var "out", 0 0;
E_0x5557dc2b51f0/0 .event edge, v0x5557dc2d7090_0, v0x5557dc2d9740_0, v0x5557dc2d9680_0, v0x5557dc2d95b0_0;
E_0x5557dc2b51f0/1 .event edge, v0x5557dc2d94f0_0;
E_0x5557dc2b51f0 .event/or E_0x5557dc2b51f0/0, E_0x5557dc2b51f0/1;
S_0x5557dc2da060 .scope module, "cl4" "cl" 8 7, 9 1 0, S_0x5557dc2d6910;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x5557dc2f34b0 .functor AND 1, L_0x5557dc2f39d0, L_0x5557dc2f3ac0, C4<1>, C4<1>;
L_0x5557dc2f3520 .functor OR 1, L_0x5557dc2f39d0, L_0x5557dc2f3ac0, C4<0>, C4<0>;
L_0x5557dc2f3630 .functor XOR 1, L_0x5557dc2f39d0, L_0x5557dc2f3ac0, C4<0>, C4<0>;
L_0x5557dc2f36f0 .functor NOT 1, L_0x5557dc2f39d0, C4<0>, C4<0>, C4<0>;
v0x5557dc2daba0_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2dac80_0 .net "a", 0 0, L_0x5557dc2f39d0;  1 drivers
v0x5557dc2dad40_0 .net "b", 0 0, L_0x5557dc2f3ac0;  1 drivers
v0x5557dc2dade0_0 .net "out", 0 0, v0x5557dc2da9e0_0;  1 drivers
v0x5557dc2daeb0_0 .net "out_and", 0 0, L_0x5557dc2f34b0;  1 drivers
v0x5557dc2dafa0_0 .net "out_not", 0 0, L_0x5557dc2f36f0;  1 drivers
v0x5557dc2db070_0 .net "out_or", 0 0, L_0x5557dc2f3520;  1 drivers
v0x5557dc2db140_0 .net "out_xor", 0 0, L_0x5557dc2f3630;  1 drivers
S_0x5557dc2da2a0 .scope module, "mux" "mux4_1" 9 10, 10 1 0, S_0x5557dc2da060;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x5557dc2da5a0_0 .net "S", 1 0, v0x5557dc2de510_0;  alias, 1 drivers
v0x5557dc2da680_0 .net "a", 0 0, L_0x5557dc2f34b0;  alias, 1 drivers
v0x5557dc2da740_0 .net "b", 0 0, L_0x5557dc2f3520;  alias, 1 drivers
v0x5557dc2da810_0 .net "c", 0 0, L_0x5557dc2f3630;  alias, 1 drivers
v0x5557dc2da8d0_0 .net "d", 0 0, L_0x5557dc2f36f0;  alias, 1 drivers
v0x5557dc2da9e0_0 .var "out", 0 0;
E_0x5557dc2da510/0 .event edge, v0x5557dc2d7090_0, v0x5557dc2da8d0_0, v0x5557dc2da810_0, v0x5557dc2da740_0;
E_0x5557dc2da510/1 .event edge, v0x5557dc2da680_0;
E_0x5557dc2da510 .event/or E_0x5557dc2da510/0, E_0x5557dc2da510/1;
    .scope S_0x5557dc2d6db0;
T_1 ;
    %wait E_0x5557dc276290;
    %load/vec4 v0x5557dc2d7090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5557dc2d74c0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x5557dc2d7190_0;
    %store/vec4 v0x5557dc2d74c0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x5557dc2d7250_0;
    %store/vec4 v0x5557dc2d74c0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5557dc2d72f0_0;
    %store/vec4 v0x5557dc2d74c0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x5557dc2d73b0_0;
    %store/vec4 v0x5557dc2d74c0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5557dc2d7f30;
T_2 ;
    %wait E_0x5557dc2746f0;
    %load/vec4 v0x5557dc2d81f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5557dc2d8650_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x5557dc2d8320_0;
    %store/vec4 v0x5557dc2d8650_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5557dc2d83e0_0;
    %store/vec4 v0x5557dc2d8650_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5557dc2d8480_0;
    %store/vec4 v0x5557dc2d8650_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5557dc2d8540_0;
    %store/vec4 v0x5557dc2d8650_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5557dc2d90e0;
T_3 ;
    %wait E_0x5557dc2b51f0;
    %load/vec4 v0x5557dc2d9380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5557dc2d9800_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x5557dc2d94f0_0;
    %store/vec4 v0x5557dc2d9800_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x5557dc2d95b0_0;
    %store/vec4 v0x5557dc2d9800_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x5557dc2d9680_0;
    %store/vec4 v0x5557dc2d9800_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x5557dc2d9740_0;
    %store/vec4 v0x5557dc2d9800_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5557dc2da2a0;
T_4 ;
    %wait E_0x5557dc2da510;
    %load/vec4 v0x5557dc2da5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5557dc2da9e0_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5557dc2da680_0;
    %store/vec4 v0x5557dc2da9e0_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5557dc2da740_0;
    %store/vec4 v0x5557dc2da9e0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5557dc2da810_0;
    %store/vec4 v0x5557dc2da9e0_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5557dc2da8d0_0;
    %store/vec4 v0x5557dc2da9e0_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5557dc2b2f20;
T_5 ;
    %vpi_call 2 20 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557dc2de260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557dc2de7d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557dc2de510_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557dc2de730_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5557dc2de340_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5557dc2de400_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x5557dc2b16a0;
    %join;
    %delay 999, 0;
    %load/vec4 v0x5557dc2de400_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5557dc2de400_0, 0, 4;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5557dc2de340_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5557dc2de340_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5557dc2de730_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x5557dc2de730_0, 0, 1;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5557dc2de510_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5557dc2de510_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5557dc2de7d0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x5557dc2de7d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 51 "$display", "Encontradas %d operaciones erroneas", v0x5557dc2de260_0 {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "mux2_4.v";
    "compl1.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
