##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSync(0)_PAD
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for XBee_IntClock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.2::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (CSync(0)_PAD:R vs. timer_clock:R)
		5.5::Critical Path Report for (CSync(0)_PAD:F vs. timer_clock:R)
		5.6::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CSync(0)_PAD   | Frequency: 82.09 MHz  | Target: 100.00 MHz  | 
Clock: CyBUS_CLK      | Frequency: 55.09 MHz  | Target: 24.00 MHz   | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz   | 
Clock: XBee_IntClock  | Frequency: 49.10 MHz  | Target: 0.92 MHz    | 
Clock: timer_clock    | Frequency: 38.29 MHz  | Target: 12.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSync(0)_PAD   CSync(0)_PAD   10000            -2182       N/A              N/A         N/A              N/A         N/A              N/A         
CSync(0)_PAD   timer_clock    3333.33          -41646      N/A              N/A         N/A              N/A         1666.67          -36301      
CyBUS_CLK      XBee_IntClock  41666.7          23515       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock  XBee_IntClock  1.08333e+006     1062966     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock    timer_clock    83333.3          57216       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
CSync(0)_PAD  37968         timer_clock:R     
VSync(0)_PAD  7841          CSync(0)_PAD:R    


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  33065         XBee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CSync(0)_PAD
******************************************
Clock: CSync(0)_PAD
Frequency: 82.09 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_5/main_6
Capture Clock  : Net_104_5/clock_0
Path slack     : -2182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        7765
-------------------------------------   ----- 
End-of-path arrival time (ps)           21995
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_5/main_6  macrocell31   6515  21995  -2182  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  23515  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      6900   9033  23515  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  12383  23515  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2298  14681  23515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 49.10 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                      macrocell15     1250   1250  1062966  RISE       1
\XBee:BUART:counter_load_not\/main_1           macrocell3      5913   7163  1062966  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350  10513  1062966  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3664  14177  1062966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 38.29 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57216p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21887
-------------------------------------   ----- 
End-of-path arrival time (ps)           21887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4237  10157  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15287  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15287  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18587  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18587  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21887  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21887  57216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  23515  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      6900   9033  23515  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  12383  23515  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2298  14681  23515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                      macrocell15     1250   1250  1062966  RISE       1
\XBee:BUART:counter_load_not\/main_1           macrocell3      5913   7163  1062966  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350  10513  1062966  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3664  14177  1062966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57216p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21887
-------------------------------------   ----- 
End-of-path arrival time (ps)           21887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4237  10157  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15287  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15287  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18587  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18587  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21887  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21887  57216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.4::Critical Path Report for (CSync(0)_PAD:R vs. timer_clock:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -41646p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -897

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       26518
-------------------------------------   ----- 
End-of-path arrival time (ps)           40749
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  29019  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  37449  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  37449  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  40749  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  40749  -41646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CSync(0)_PAD:F vs. timer_clock:R)
****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CSync(0)_PAD
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -36301p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CSync(0)_PAD:F#17 vs. timer_clock:R#3)    6667
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                            2437

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       33738
-------------------------------------   ----- 
End-of-path arrival time (ps)           38738
 
Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
CSync(0)_PAD                                     Design             0   5000    COMP  FALL       1
CSync(0)/pad_in                                  iocell11           0   5000    COMP  FALL       1
CSync(0)/fb                                      iocell11        7354  12354    COMP  FALL       1
Net_278/main_0                                   macrocell1      6821  19175  -36301  FALL       1
Net_278/q                                        macrocell1      3350  22525  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  27008  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  32138  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  32138  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  35438  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  35438  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  38738  -36301  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  38738  -36301  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.6::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_5/main_6
Capture Clock  : Net_104_5/clock_0
Path slack     : -2182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        7765
-------------------------------------   ----- 
End-of-path arrival time (ps)           21995
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_5/main_6  macrocell31   6515  21995  -2182  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -41646p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -897

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       26518
-------------------------------------   ----- 
End-of-path arrival time (ps)           40749
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  29019  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  37449  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  37449  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  40749  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  40749  -41646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -38346p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -897

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       23218
-------------------------------------   ----- 
End-of-path arrival time (ps)           37449
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  29019  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  37449  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  37449  -38346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -35046p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -897

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       19918
-------------------------------------   ----- 
End-of-path arrival time (ps)           34149
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  29019  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  34149  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  34149  -35046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -32662p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       15704
-------------------------------------   ----- 
End-of-path arrival time (ps)           29935
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell7   5399  29935  -32662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -32649p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       15691
-------------------------------------   ----- 
End-of-path arrival time (ps)           29922
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell6   5386  29922  -32649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -31746p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       14788
-------------------------------------   ----- 
End-of-path arrival time (ps)           29019
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4483  29019  -31746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -31732p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       14775
-------------------------------------   ----- 
End-of-path arrival time (ps)           29005
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_0/q                                      macrocell36     1250  15481  -41646  RISE       1
Net_278/main_8                                   macrocell1      5705  21186  -41646  RISE       1
Net_278/q                                        macrocell1      3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell5   4469  29005  -31732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : -28287p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -177

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           28110
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_0/q                                    macrocell36   1250  15481  -41646  RISE       1
Net_278/main_8                                 macrocell1    5705  21186  -41646  RISE       1
Net_278/q                                      macrocell1    3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_0  macrocell39   3574  28110  -28287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : -28270p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -177

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       13863
-------------------------------------   ----- 
End-of-path arrival time (ps)           28094
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_0/q                                 macrocell36   1250  15481  -41646  RISE       1
Net_278/main_8                              macrocell1    5705  21186  -41646  RISE       1
Net_278/q                                   macrocell1    3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_0  macrocell40   3558  28094  -28270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : -27345p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)    3333
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           -177

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           27168
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_0/q                                    macrocell36   1250  15481  -41646  RISE       1
Net_278/main_8                                 macrocell1    5705  21186  -41646  RISE       1
Net_278/q                                      macrocell1    3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_0  macrocell38   2632  27168  -27345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -24740p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. timer_clock:R#2)   3333
- Recovery time                                            0
-----------------------------------------------------   ---- 
End-of-path required time (ps)                          3333

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                       13842
-------------------------------------   ----- 
End-of-path arrival time (ps)           28073
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_104_0/q                                macrocell36    1250  15481  -41646  RISE       1
Net_278/main_8                             macrocell1     5705  21186  -41646  RISE       1
Net_278/q                                  macrocell1     3350  24536  -41646  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell3   3537  28073  -24740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_5/main_6
Capture Clock  : Net_104_5/clock_0
Path slack     : -2182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        7765
-------------------------------------   ----- 
End-of-path arrival time (ps)           21995
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_5/main_6  macrocell31   6515  21995  -2182  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_1/main_2
Capture Clock  : Net_104_1/clock_0
Path slack     : -2182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        7765
-------------------------------------   ----- 
End-of-path arrival time (ps)           21995
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_1/main_2  macrocell35   6515  21995  -2182  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_3/main_4
Capture Clock  : Net_104_3/clock_0
Path slack     : -2102p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12486
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18976

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        6847
-------------------------------------   ----- 
End-of-path arrival time (ps)           21077
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_3/main_4  macrocell33   5597  21077  -2102  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_5/main_2
Capture Clock  : Net_104_5/clock_0
Path slack     : -496p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        5567
-------------------------------------   ----- 
End-of-path arrival time (ps)           20309
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell32   1250  15992   -496  RISE       1
Net_104_5/main_2  macrocell31   4317  20309   -496  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_7/main_8
Capture Clock  : Net_104_7/clock_0
Path slack     : 56p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        6945
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_7/main_8  macrocell29   5695  21176     56  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_6/main_7
Capture Clock  : Net_104_6/clock_0
Path slack     : 56p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        6945
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_6/main_7  macrocell30   5695  21176     56  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_4/main_5
Capture Clock  : Net_104_4/clock_0
Path slack     : 56p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        6945
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_4/main_5  macrocell32   5695  21176     56  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_7/main_6
Capture Clock  : Net_104_7/clock_0
Path slack     : 588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        7321
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_7/main_6  macrocell29   6071  20644    588  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_6/main_5
Capture Clock  : Net_104_6/clock_0
Path slack     : 588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        7321
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_6/main_5  macrocell30   6071  20644    588  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_4/main_3
Capture Clock  : Net_104_4/clock_0
Path slack     : 588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        7321
-------------------------------------   ----- 
End-of-path arrival time (ps)           20644
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_4/main_3  macrocell32   6071  20644    588  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_3/main_2
Capture Clock  : Net_104_3/clock_0
Path slack     : 717p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12486
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18976

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        4935
-------------------------------------   ----- 
End-of-path arrival time (ps)           18258
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_3/main_2  macrocell33   3685  18258    717  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_3/main_3
Capture Clock  : Net_104_3/clock_0
Path slack     : 907p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12486
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18976

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        4745
-------------------------------------   ----- 
End-of-path arrival time (ps)           18068
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_3/main_3  macrocell33   3495  18068    907  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_2/main_3
Capture Clock  : Net_104_2/clock_0
Path slack     : 1155p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        4428
-------------------------------------   ----- 
End-of-path arrival time (ps)           18659
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_2/main_3  macrocell34   3178  18659   1155  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_7/main_7
Capture Clock  : Net_104_7/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        5812
-------------------------------------   ----- 
End-of-path arrival time (ps)           19135
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_7/main_7  macrocell29   4562  19135   2097  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_6/main_6
Capture Clock  : Net_104_6/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        5812
-------------------------------------   ----- 
End-of-path arrival time (ps)           19135
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_6/main_6  macrocell30   4562  19135   2097  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_4/main_4
Capture Clock  : Net_104_4/clock_0
Path slack     : 2097p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        5812
-------------------------------------   ----- 
End-of-path arrival time (ps)           19135
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_4/main_4  macrocell32   4562  19135   2097  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_7/main_4
Capture Clock  : Net_104_7/clock_0
Path slack     : 2323p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18909
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell32   1250  15992   -496  RISE       1
Net_104_7/main_4  macrocell29   2917  18909   2323  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_6/main_3
Capture Clock  : Net_104_6/clock_0
Path slack     : 2323p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18909
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell32   1250  15992   -496  RISE       1
Net_104_6/main_3  macrocell30   2917  18909   2323  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_4/main_1
Capture Clock  : Net_104_4/clock_0
Path slack     : 2323p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18909
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell32   1250  15992   -496  RISE       1
Net_104_4/main_1  macrocell32   2917  18909   2323  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_7/main_2
Capture Clock  : Net_104_7/clock_0
Path slack     : 2445p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4045
-------------------------------------   ----- 
End-of-path arrival time (ps)           18787
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell30   1250  15992   2445  RISE       1
Net_104_7/main_2  macrocell29   2795  18787   2445  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_6/main_1
Capture Clock  : Net_104_6/clock_0
Path slack     : 2445p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4045
-------------------------------------   ----- 
End-of-path arrival time (ps)           18787
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell30   1250  15992   2445  RISE       1
Net_104_6/main_1  macrocell30   2795  18787   2445  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_7/q
Path End       : Net_104_7/main_1
Capture Clock  : Net_104_7/clock_0
Path slack     : 2446p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      14742
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           18786
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_7/q       macrocell29   1250  15992   2446  RISE       1
Net_104_7/main_1  macrocell29   2794  18786   2446  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_2/main_1
Capture Clock  : Net_104_2/clock_0
Path slack     : 2465p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        4025
-------------------------------------   ----- 
End-of-path arrival time (ps)           17349
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_2/main_1  macrocell34   2775  17349   2465  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_5/main_4
Capture Clock  : Net_104_5/clock_0
Path slack     : 2469p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        4021
-------------------------------------   ----- 
End-of-path arrival time (ps)           17344
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell34   1250  14573    588  RISE       1
Net_104_5/main_4  macrocell31   2771  17344   2469  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_7/main_3
Capture Clock  : Net_104_7/clock_0
Path slack     : 2564p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        5345
-------------------------------------   ----- 
End-of-path arrival time (ps)           18668
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell31   1250  14573   2564  RISE       1
Net_104_7/main_3  macrocell29   4095  18668   2564  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_6/main_2
Capture Clock  : Net_104_6/clock_0
Path slack     : 2564p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        5345
-------------------------------------   ----- 
End-of-path arrival time (ps)           18668
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell31   1250  14573   2564  RISE       1
Net_104_6/main_2  macrocell30   4095  18668   2564  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_2/main_2
Capture Clock  : Net_104_2/clock_0
Path slack     : 2658p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        3832
-------------------------------------   ----- 
End-of-path arrival time (ps)           17156
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_2/main_2  macrocell34   2582  17156   2658  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell34   5969  13323  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_5/main_5
Capture Clock  : Net_104_5/clock_0
Path slack     : 2661p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        3829
-------------------------------------   ----- 
End-of-path arrival time (ps)           17153
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_5/main_5  macrocell31   2579  17153   2661  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_1/main_1
Capture Clock  : Net_104_1/clock_0
Path slack     : 2661p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        3829
-------------------------------------   ----- 
End-of-path arrival time (ps)           17153
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell35   1250  14573    907  RISE       1
Net_104_1/main_1  macrocell35   2579  17153   2661  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell35   5969  13323  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_7/main_5
Capture Clock  : Net_104_7/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      12486
+ Data path delay                        5946
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell33   1250  13736   2800  RISE       1
Net_104_7/main_5  macrocell29   4696  18431   2800  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell29   7388  14742  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_6/main_4
Capture Clock  : Net_104_6/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      12486
+ Data path delay                        5946
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell33   1250  13736   2800  RISE       1
Net_104_6/main_4  macrocell30   4696  18431   2800  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell30   7388  14742  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_4/main_2
Capture Clock  : Net_104_4/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14742
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21232

Launch Clock Arrival Time                       0
+ Clock path delay                      12486
+ Data path delay                        5946
-------------------------------------   ----- 
End-of-path arrival time (ps)           18431
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell33   1250  13736   2800  RISE       1
Net_104_4/main_2  macrocell32   4696  18431   2800  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell32   7388  14742  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_5/main_3
Capture Clock  : Net_104_5/clock_0
Path slack     : 2876p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      12486
+ Data path delay                        4452
-------------------------------------   ----- 
End-of-path arrival time (ps)           16937
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell33   1250  13736   2800  RISE       1
Net_104_5/main_3  macrocell31   3202  16937   2876  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_3/main_1
Capture Clock  : Net_104_3/clock_0
Path slack     : 2946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12486
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18976

Launch Clock Arrival Time                       0
+ Clock path delay                      12486
+ Data path delay                        3544
-------------------------------------   ----- 
End-of-path arrival time (ps)           16029
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell33   1250  13736   2800  RISE       1
Net_104_3/main_1  macrocell33   2294  16029   2946  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell33   5132  12486  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_5/main_1
Capture Clock  : Net_104_5/clock_0
Path slack     : 2949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13323
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19813

Launch Clock Arrival Time                       0
+ Clock path delay                      13323
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           16864
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell31   1250  14573   2564  RISE       1
Net_104_5/main_1  macrocell31   2291  16864   2949  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell31   5969  13323  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_0/main_1
Capture Clock  : Net_104_0/clock_0
Path slack     : 2956p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       14231
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20721

Launch Clock Arrival Time                       0
+ Clock path delay                      14231
+ Data path delay                        3534
-------------------------------------   ----- 
End-of-path arrival time (ps)           17764
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell36   1250  15481  -2182  RISE       1
Net_104_0/main_1  macrocell36   2284  17764   2956  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell11         0      0  RISE       1
CSync(0)/fb                                       iocell11      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell36   6877  14231  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14681
-------------------------------------   ----- 
End-of-path arrival time (ps)           14681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  23515  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      6900   9033  23515  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  12383  23515  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2298  14681  23515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 26356p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11801
-------------------------------------   ----- 
End-of-path arrival time (ps)           11801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2133   2133  23515  RISE       1
\XBee:BUART:rx_state_2\/main_8  macrocell22   9668  11801  26356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 27278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2133   2133  23515  RISE       1
\XBee:BUART:rx_state_0\/main_9  macrocell19   8746  10879  27278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 27278p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  23515  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell27   8746  10879  27278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_0\/main_2
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 28197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  23515  RISE       1
\XBee:BUART:pollcount_0\/main_2  macrocell26   7827   9960  28197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_1\/main_3
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 30030p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  23515  RISE       1
\XBee:BUART:pollcount_1\/main_3  macrocell25   5994   8127  30030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 30030p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell9       2133   2133  23515  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell28   5994   8127  30030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell28         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 60330p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22503
-------------------------------------   ----- 
End-of-path arrival time (ps)           22503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:status_tc\/main_1         macrocell12     7408  13328  60330  RISE       1
\Dark_Timer:TimerUDB:status_tc\/q              macrocell12     3350  16678  60330  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5825  22503  60330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 60909p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19294
-------------------------------------   ----- 
End-of-path arrival time (ps)           19294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell4   8311  19294  60909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 61797p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18406
-------------------------------------   ----- 
End-of-path arrival time (ps)           18406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell7   7423  18406  61797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 62778p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17426
-------------------------------------   ----- 
End-of-path arrival time (ps)           17426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell6   6443  17426  62778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 63890p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15933
-------------------------------------   ----- 
End-of-path arrival time (ps)           15933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_3                macrocell40    4950  15933  63890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 63999p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13275
-------------------------------------   ----- 
End-of-path arrival time (ps)           13275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   7355  13275  63999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 64341p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15862
-------------------------------------   ----- 
End-of-path arrival time (ps)           15862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell5   4879  15862  64341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 64460p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15363
-------------------------------------   ----- 
End-of-path arrival time (ps)           15363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_3             macrocell39    4380  15363  64460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 65329p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11944
-------------------------------------   ----- 
End-of-path arrival time (ps)           11944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   6024  11944  65329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 66207p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    6423   7633  60909  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350  10983  60909  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_3             macrocell38    2633  13616  66207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67116p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10157
-------------------------------------   ----- 
End-of-path arrival time (ps)           10157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   4237  10157  67116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 69057p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57216  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   2296   8216  69057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 69632p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   6432   7642  69632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 69634p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   6429   7639  69634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 70718p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   5345   6555  70718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 70720p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  60818  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   5343   6553  70720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 73662p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_1\/q    macrocell38   1250   1250  73662  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_4  macrocell40   4911   6161  73662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 74213p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_1\/q       macrocell38   1250   1250  73662  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell39   4361   5611  74213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 74896p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_0\/q       macrocell39   1250   1250  74896  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell38   3677   4927  74896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75072p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75072  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell38    3542   4752  75072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75127p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75127  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell38    3486   4696  75127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75656p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75072  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell39    2958   4168  75656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75657p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75072  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_1                macrocell40    2957   4167  75657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75798p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_0\/q       macrocell39   1250   1250  74896  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell39   2775   4025  75798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75800p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_0\/q    macrocell39   1250   1250  74896  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_5  macrocell40   2774   4024  75800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Dark_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 75969p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:int_capt_count_1\/q       macrocell38   1250   1250  73662  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell38   2604   3854  75969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_1\/clock_0             macrocell38         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75127  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_2                macrocell40    2635   3845  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Dark_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 75982p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75127  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell39    2632   3842  75982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:int_capt_count_0\/clock_0             macrocell39         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   83333
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:capt_int_temp\/q         macrocell40    1250   1250  79270  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                      macrocell15     1250   1250  1062966  RISE       1
\XBee:BUART:counter_load_not\/main_1           macrocell3      5913   7163  1062966  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350  10513  1062966  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3664  14177  1062966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13647
-------------------------------------   ----- 
End-of-path arrival time (ps)           13647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q     macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_counter_load\/main_0  macrocell6    6726   7976  1064326  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell6    3350  11326  1064326  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2322  13647  1064326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1066024p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16809
-------------------------------------   ----- 
End-of-path arrival time (ps)           16809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q      macrocell20    1250   1250  1066024  RISE       1
\XBee:BUART:rx_status_4\/main_0  macrocell8     5621   6871  1066024  RISE       1
\XBee:BUART:rx_status_4\/q       macrocell8     3350  10221  1066024  RISE       1
\XBee:BUART:sRX:RxSts\/status_4  statusicell2   6588  16809  1066024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBee:BUART:sTX:TxSts\/clock
Path slack     : 1066892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15942
-------------------------------------   ----- 
End-of-path arrival time (ps)           15942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066892  RISE       1
\XBee:BUART:tx_status_0\/main_3                 macrocell4      6688  10268  1066892  RISE       1
\XBee:BUART:tx_status_0\/q                      macrocell4      3350  13618  1066892  RISE       1
\XBee:BUART:sTX:TxSts\/status_0                 statusicell1    2323  15942  1066892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065645  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7231   7421  1069903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1071164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q      macrocell25   1250   1250  1068422  RISE       1
\XBee:BUART:rx_state_0\/main_8  macrocell19   7410   8660  1071164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1071164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell25   1250   1250  1068422  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell27   7410   8660  1071164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_0\/main_1
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1071229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell15   1250   1250  1062966  RISE       1
\XBee:BUART:tx_state_0\/main_1  macrocell15   7344   8594  1071229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1071270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell20   7303   8553  1071270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1071270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_state_3\/main_0    macrocell21   7303   8553  1071270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1071270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_state_2\/main_0    macrocell22   7303   8553  1071270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_1\/main_2
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1071369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065645  RISE       1
\XBee:BUART:tx_state_1\/main_2               macrocell14     8264   8454  1071369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell19     1250   1250  1066222  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4614   5864  1071460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1071822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell23   1250   1250  1071822  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell20   6752   8002  1071822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1071822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071822  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell21   6752   8002  1071822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1071822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071822  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell22   6752   8002  1071822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071850p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell20     1250   1250  1066024  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   7104   8354  1071850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071908p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell23     1250   1250  1071822  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4165   5415  1071908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_1\/main_1
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1071913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7910
-------------------------------------   ---- 
End-of-path arrival time (ps)           7910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071913  RISE       1
\XBee:BUART:pollcount_1\/main_1        macrocell25   5970   7910  1071913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_0\/main_2
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1071921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065645  RISE       1
\XBee:BUART:tx_state_0\/main_2               macrocell15     7712   7902  1071921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                macrocell14     1250   1250  1063547  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4084   5334  1071989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:txn\/main_2
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1072154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q  macrocell15   1250   1250  1062966  RISE       1
\XBee:BUART:txn\/main_2    macrocell13   6419   7669  1072154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_1\/main_3
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1072155p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell16   1250   1250  1066240  RISE       1
\XBee:BUART:tx_state_1\/main_3  macrocell14   6418   7668  1072155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_1\/main_0
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1072415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072415  RISE       1
\XBee:BUART:pollcount_1\/main_0        macrocell25   5469   7409  1072415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBee:BUART:txn\/main_3
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1072551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072551  RISE       1
\XBee:BUART:txn\/main_3                macrocell13     2902   7272  1072551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_2\/main_1
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1072660p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell15   1250   1250  1062966  RISE       1
\XBee:BUART:tx_state_2\/main_1  macrocell16   5913   7163  1072660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_0\/main_4
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1072701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7123
-------------------------------------   ---- 
End-of-path arrival time (ps)           7123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell16   1250   1250  1066240  RISE       1
\XBee:BUART:tx_state_0\/main_4  macrocell15   5873   7123  1072701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071822  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell19   5828   7078  1072745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell23   1250   1250  1071822  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell27   5828   7078  1072745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_state_0\/main_0    macrocell19   5812   7062  1072762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_status_3\/main_0   macrocell27   5812   7062  1072762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_0\/main_1
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1072797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7026
-------------------------------------   ---- 
End-of-path arrival time (ps)           7026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071913  RISE       1
\XBee:BUART:pollcount_0\/main_1        macrocell26   5086   7026  1072797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071913  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell23   5054   6994  1072830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_bitclk\/main_0
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1072962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q      macrocell14   1250   1250  1063547  RISE       1
\XBee:BUART:tx_bitclk\/main_0  macrocell17   5611   6861  1072962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell20   5421   6671  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell21   5421   6671  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1073152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell22   5421   6671  1073152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_2\/main_0
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1073241p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell14   1250   1250  1063547  RISE       1
\XBee:BUART:tx_state_2\/main_0  macrocell16   5332   6582  1073241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                macrocell15     1250   1250  1062966  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2810   4060  1073263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1073293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell19   5281   6531  1073293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell27   5281   6531  1073293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell24   5265   6515  1073308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072415  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell23   4554   6494  1073330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1073416p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_last\/q          macrocell28   1250   1250  1073416  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell22   5157   6407  1073416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q         macrocell18     1250   1250  1064326  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2619   3869  1073455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1073475  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell23   4408   6348  1073475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:txn\/main_1
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073511p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q  macrocell14   1250   1250  1063547  RISE       1
\XBee:BUART:txn\/main_1    macrocell13   5063   6313  1073511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1073595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell19   4978   6228  1073595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073595p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell27   4978   6228  1073595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell24   4968   6218  1073605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_bitclk\/main_3
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1073633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q      macrocell16   1250   1250  1066240  RISE       1
\XBee:BUART:tx_bitclk\/main_3  macrocell17   4941   6191  1073633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_bitclk\/main_1
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1073728p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q      macrocell15   1250   1250  1062966  RISE       1
\XBee:BUART:tx_bitclk\/main_1  macrocell17   4845   6095  1073728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q        macrocell18   1250   1250  1064326  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell24   4843   6093  1073731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_1\/main_5
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1073842p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell17   1250   1250  1073842  RISE       1
\XBee:BUART:tx_state_1\/main_5  macrocell14   4731   5981  1073842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_1\/main_0
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1073932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell14   1250   1250  1063547  RISE       1
\XBee:BUART:tx_state_1\/main_0  macrocell14   4641   5891  1073932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:tx_state_0\/main_3
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1073937p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066892  RISE       1
\XBee:BUART:tx_state_0\/main_3                  macrocell15     2306   5886  1073937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_bitclk\/main_2
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1073996p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065645  RISE       1
\XBee:BUART:tx_bitclk\/main_2                macrocell17     5638   5828  1073996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_1\/main_4
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1074108p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074108  RISE       1
\XBee:BUART:tx_state_1\/main_4               macrocell14     5526   5716  1074108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:txn\/main_4
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074178p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q  macrocell16   1250   1250  1066240  RISE       1
\XBee:BUART:txn\/main_4    macrocell13   4395   5645  1074178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_0\/main_0
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1074252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072415  RISE       1
\XBee:BUART:pollcount_0\/main_0        macrocell26   3631   5571  1074252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell20   4198   5448  1074376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1074376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell21   4198   5448  1074376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell21   1250   1250  1067408  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell22   4198   5448  1074376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_0\/main_5
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1074389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell17   1250   1250  1073842  RISE       1
\XBee:BUART:tx_state_0\/main_5  macrocell15   4185   5435  1074389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_1\/main_4
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1074439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell26   1250   1250  1069755  RISE       1
\XBee:BUART:pollcount_1\/main_4  macrocell25   4134   5384  1074439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074500  RISE       1
\XBee:BUART:rx_state_0\/main_6         macrocell19   3383   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074508  RISE       1
\XBee:BUART:rx_state_0\/main_5         macrocell19   3375   5315  1074508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell19   3209   5149  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:txn\/main_5
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074108  RISE       1
\XBee:BUART:txn\/main_5                      macrocell13     4598   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074500  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell20   2627   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074500  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell21   2627   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074500  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell22   2627   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074508  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell20   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074508  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell21   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074508  RISE       1
\XBee:BUART:rx_state_2\/main_5         macrocell22   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_0\/main_0
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell14   1250   1250  1063547  RISE       1
\XBee:BUART:tx_state_0\/main_0  macrocell15   3243   4493  1075331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_2\/main_2
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065645  RISE       1
\XBee:BUART:tx_state_2\/main_2               macrocell16     4294   4484  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell26   1250   1250  1069755  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell19   3232   4482  1075341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell26   1250   1250  1069755  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell27   3232   4482  1075341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_2\/main_5
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075360p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell17   1250   1250  1073842  RISE       1
\XBee:BUART:tx_state_2\/main_5  macrocell16   3213   4463  1075360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell20   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell21   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075365p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell22   1250   1250  1067566  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell22   3208   4458  1075365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell24   3120   4370  1075453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell19   3111   4361  1075462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell19   1250   1250  1066222  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell27   3111   4361  1075462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell20   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell21   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074675  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell22   2322   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_1\/main_1
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell15   1250   1250  1062966  RISE       1
\XBee:BUART:tx_state_1\/main_1  macrocell14   2802   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:pollcount_1\/main_2
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075925p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell25   1250   1250  1068422  RISE       1
\XBee:BUART:pollcount_1\/main_2  macrocell25   2649   3899  1075925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_2\/main_3
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075934p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell16   1250   1250  1066240  RISE       1
\XBee:BUART:tx_state_2\/main_3  macrocell16   2639   3889  1075934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_2\/main_4
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074108  RISE       1
\XBee:BUART:tx_state_2\/main_4               macrocell16     3667   3857  1075966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_0\/main_3
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell26   1250   1250  1069755  RISE       1
\XBee:BUART:pollcount_0\/main_3  macrocell26   2314   3564  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:txn\/q
Path End       : \XBee:BUART:txn\/main_0
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:txn\/q       macrocell13   1250   1250  1076275  RISE       1
\XBee:BUART:txn\/main_0  macrocell13   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:txn\/main_6
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q  macrocell17   1250   1250  1073842  RISE       1
\XBee:BUART:txn\/main_6   macrocell13   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell13         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell27    1250   1250  1079267  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

