Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jan 24 08:13:24 2019
| Host         : DESKTOP-V4TJSBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/arlht2fpga/hwprj/ar_lht_512/ar_lht_hw_target_timing_report.txt
| Design       : ar_lht_hw_target
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

m_axis_tready[0]
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tuser[0]
s_axis_tvalid[0]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast[0]
m_axis_tuser[0]
m_axis_tvalid[0]
s_axis_tready[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.763        0.000                      0                 1970        0.031        0.000                      0                 1970        2.198        0.000                       0                  1313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.448}        6.897           144.991         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.763        0.000                      0                 1939        0.031        0.000                      0                 1939        2.198        0.000                       0                  1313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.381        0.000                      0                   31        0.502        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 3.545ns (70.554%)  route 1.480ns (29.446%))
  Logic Levels:           3  (LUT2=1 LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 11.276 - 6.897 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.716     4.939    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     7.811 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     7.877    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y1                                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CASCADEINA
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.302 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.007     9.309    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X31Y11                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/I0
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.124     9.433 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[7]/O
                         net (fo=1, routed)           0.407     9.840    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/single_port_ram_data_out_net
    SLICE_X31Y11                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/I0
    SLICE_X31Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.964 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/single_port_ram/pipe_16_22[0][0]_i_1/O
                         net (fo=1, routed)           0.000     9.964    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X31Y11         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.496    11.276    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/clk_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]/C
                         clock pessimism              0.455    11.731    
                         clock uncertainty           -0.035    11.696    
    SLICE_X31Y11         FDRE (Setup_fdre_C_D)        0.031    11.727    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/rbm_memory/mux1/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.727    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 2.823ns (58.238%)  route 2.024ns (41.762%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.723     4.946    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     7.400 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.024     9.425    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[44]
    SLICE_X22Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/I5
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.549 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.549    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X22Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/I1
    SLICE_X22Y16         MUXF7 (Prop_muxf7_I1_O)      0.245     9.794 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     9.794    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[8]
    SLICE_X22Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X22Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][8]/C
                         clock pessimism              0.354    11.622    
                         clock uncertainty           -0.035    11.587    
    SLICE_X22Y16         FDRE (Setup_fdre_C_D)        0.064    11.651    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 2.790ns (58.256%)  route 1.999ns (41.744%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.709     4.932    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.386 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.999     9.386    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[3]
    SLICE_X22Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/I5
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.510    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X22Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/I0
    SLICE_X22Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     9.722 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     9.722    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[3]
    SLICE_X22Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X22Y16         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]/C
                         clock pessimism              0.354    11.622    
                         clock uncertainty           -0.035    11.587    
    SLICE_X22Y16         FDRE (Setup_fdre_C_D)        0.064    11.651    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 2.790ns (59.592%)  route 1.892ns (40.408%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.282 - 6.897 ) 
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.710     4.933    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.387 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.892     9.279    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[15]
    SLICE_X13Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/I3
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.403 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.403    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X13Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/I0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     9.615 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     9.615    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[6]
    SLICE_X13Y14         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.502    11.282    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism              0.354    11.636    
                         clock uncertainty           -0.035    11.601    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064    11.665    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.816ns (60.427%)  route 1.844ns (39.573%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 11.269 - 6.897 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.709     4.932    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.386 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.844     9.231    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[5]
    SLICE_X23Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/I5
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.355    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X23Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/I0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     9.593 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     9.593    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[5]
    SLICE_X23Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489    11.269    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][5]/C
                         clock pessimism              0.354    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X23Y15         FDRE (Setup_fdre_C_D)        0.064    11.652    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 2.816ns (60.640%)  route 1.828ns (39.360%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 11.269 - 6.897 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.709     4.932    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.386 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.828     9.214    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X22Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/I5
    SLICE_X22Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.338 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.338    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X22Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/I0
    SLICE_X22Y15         MUXF7 (Prop_muxf7_I0_O)      0.238     9.576 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     9.576    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[2]
    SLICE_X22Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489    11.269    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X22Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]/C
                         clock pessimism              0.354    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X22Y15         FDRE (Setup_fdre_C_D)        0.064    11.652    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 2.790ns (60.180%)  route 1.846ns (39.820%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 11.269 - 6.897 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.709     4.932    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.386 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.846     9.233    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[4]
    SLICE_X23Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/I5
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.357    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X23Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/I0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     9.569 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     9.569    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[4]
    SLICE_X23Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489    11.269    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][4]/C
                         clock pessimism              0.354    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X23Y15         FDRE (Setup_fdre_C_D)        0.064    11.652    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 2.790ns (60.564%)  route 1.817ns (39.436%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.370ns = ( 11.267 - 6.897 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.709     4.932    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.386 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.817     9.203    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[1]
    SLICE_X22Y17                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/I5
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.327    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y17                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/I0
    SLICE_X22Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.539 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     9.539    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[1]
    SLICE_X22Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.487    11.267    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X22Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]/C
                         clock pessimism              0.354    11.621    
                         clock uncertainty           -0.035    11.586    
    SLICE_X22Y17         FDRE (Setup_fdre_C_D)        0.064    11.650    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.795ns (60.797%)  route 1.802ns (39.203%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 11.269 - 6.897 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.715     4.938    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.392 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.802     9.195    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[63]
    SLICE_X22Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/I0
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.319    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X22Y15                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/I1
    SLICE_X22Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     9.536 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     9.536    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/doutb[0]
    SLICE_X22Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489    11.269    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/clk_IBUF_BUFG
    SLICE_X22Y15         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]/C
                         clock pessimism              0.354    11.623    
                         clock uncertainty           -0.035    11.588    
    SLICE_X22Y15         FDRE (Setup_fdre_C_D)        0.064    11.652    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/mux1/pipe_16_22_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.987ns (42.526%)  route 2.685ns (57.474%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 11.271 - 6.897 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.747     4.970    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456     5.426 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][3]/Q
                         net (fo=1, routed)           0.799     6.225    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg_n_0_[0][3]
    SLICE_X37Y14                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/I0
    SLICE_X37Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.349 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2/O
                         net (fo=1, routed)           0.822     7.171    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_2_n_0
    SLICE_X35Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/I1
    SLICE_X35Y16         LUT4 (Prop_lut4_I1_O)        0.124     7.295 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/inp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.295    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/S[0]
    SLICE_X35Y16                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/S[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.827 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.827    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry_n_0
    SLICE_X35Y17                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CI
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.941    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__0_n_0
    SLICE_X35Y18                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/CI
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.275 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/std_conversion_generate.convert/inp_carry__1/O[1]
                         net (fo=9, routed)           1.065     9.339    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/op_mem_91_20_reg[0][23]_0[1]
    SLICE_X28Y17                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[2].fde_used.u2_i_1/I2
    SLICE_X28Y17         LUT4 (Prop_lut4_I2_O)        0.303     9.642 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/addsub/reg_array[2].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     9.642    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/d[2]
    SLICE_X28Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.491    11.271    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                         clock pessimism              0.455    11.726    
                         clock uncertainty           -0.035    11.691    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.077    11.768    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/calculate_rho/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2
  -------------------------------------------------------------------
                         required time                         11.768    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.542%)  route 0.159ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X23Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.159     1.765    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp_1[2]
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)        -0.006     1.734    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.080%)  route 0.169ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X23Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.169     1.774    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp_1[3]
    SLICE_X20Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.817     1.993    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X20Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.739    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)        -0.001     1.738    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.617%)  route 0.165ns (56.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y22         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y22         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.165     1.770    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp_1[11]
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.740    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)        -0.006     1.734    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.334%)  route 0.182ns (58.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X23Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.182     1.787    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp_1[1]
    SLICE_X19Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X19Y20         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.742    
    SLICE_X19Y20         FDRE (Hold_fdre_C_D)        -0.006     1.736    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.932%)  route 0.251ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.548     1.475    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X22Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/register23/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.251     1.867    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp_1[13]
    SLICE_X19Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.816     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X19Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism             -0.254     1.738    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.071     1.809    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/pre_adder/register11/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/op_mem_37_22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.055%)  route 0.256ns (57.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.550     1.477    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/clk_IBUF_BUFG
    SLICE_X22Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/count_reg_20_23_reg[12]/Q
                         net (fo=4, routed)           0.256     1.874    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/readoutcounterhps_op_net[11]
    SLICE_X21Y19                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/op_mem_37_22[0]_i_1/I1
    SLICE_X21Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.919 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/readoutcounterhps/op_mem_37_22[0]_i_1/O
                         net (fo=1, routed)           0.000     1.919    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/count_reg_20_23_reg[12]
    SLICE_X21Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/op_mem_37_22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/clk_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/op_mem_37_22_reg[0]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.091     1.833    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/readout_counters/relational/op_mem_37_22_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.400%)  route 0.397ns (75.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.557     1.484    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X17Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/register8/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/Q
                         net (fo=8, routed)           0.397     2.008    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.866     2.042    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.254     1.789    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.129     1.918    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.653%)  route 0.272ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X32Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=26, routed)          0.272     1.916    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.822     1.998    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.482     1.516    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.653%)  route 0.272ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X32Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=26, routed)          0.272     1.916    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.822     1.998    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.482     1.516    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.653%)  route 0.272ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.554     1.481    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X32Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=26, routed)          0.272     1.916    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.822     1.998    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X34Y19         RAMD32                                       r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.482     1.516    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.825    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.448 }
Period(ns):         6.897
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y2   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y2   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y4   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X1Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y3   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y2   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.897       3.953      RAMB36_X0Y2   ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/hough_memory/hps_memory/dual_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y20  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y19  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.448       2.198      SLICE_X34Y18  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X33Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X33Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.317    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X33Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X33Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.317    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X33Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X33Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.317    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X33Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X33Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.317    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.361    11.361    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X32Y21         FDCE (Recov_fdce_C_CLR)     -0.361    11.361    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X32Y21         FDCE (Recov_fdce_C_CLR)     -0.361    11.361    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.685%)  route 1.374ns (70.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.541     6.833    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.455    11.723    
                         clock uncertainty           -0.035    11.688    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    11.283    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.200%)  route 1.477ns (71.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.644     6.936    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.489    11.757    
                         clock uncertainty           -0.035    11.722    
    SLICE_X32Y21         FDCE (Recov_fdce_C_CLR)     -0.319    11.403    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.897ns  (clk rise@6.897ns - clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.580ns (29.685%)  route 1.374ns (70.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 11.268 - 6.897 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.656     4.879    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     5.335 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.833     6.168    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I1
    SLICE_X33Y21         LUT3 (Prop_lut3_I1_O)        0.124     6.292 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.541     6.833    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y20         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.897     6.897 r  
    U14                                               0.000     6.897 r  clk (IN)
                         net (fo=0)                   0.000     6.897    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     7.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.689    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488    11.268    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X31Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.455    11.723    
                         clock uncertainty           -0.035    11.688    
    SLICE_X31Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    11.329    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  4.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.339%)  route 0.280ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.280     1.888    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.817     1.993    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X34Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.482     1.511    
    SLICE_X34Y23         FDPE (Remov_fdpe_C_PRE)     -0.125     1.386    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.339%)  route 0.280ns (68.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.280     1.888    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y23         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.817     1.993    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X34Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.482     1.511    
    SLICE_X34Y23         FDPE (Remov_fdpe_C_PRE)     -0.125     1.386    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.436%)  route 0.247ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X34Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.626 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.247     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X35Y20         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.821     1.997    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X35Y20         FDPE (Remov_fdpe_C_PRE)     -0.148     1.347    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.436%)  route 0.247ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.551     1.478    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X34Y23         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDPE (Prop_fdpe_C_Q)         0.148     1.626 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.247     1.873    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X35Y20         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.821     1.997    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X35Y20         FDPE (Remov_fdpe_C_PRE)     -0.148     1.347    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.489%)  route 0.266ns (67.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.266     1.874    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y20         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X33Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.501     1.495    
    SLICE_X33Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     1.346    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.282%)  route 0.286ns (55.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.133     1.741    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.099     1.840 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.152     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y21         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X34Y21         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.482     1.514    
    SLICE_X34Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.447    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.282%)  route 0.286ns (55.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.133     1.741    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.099     1.840 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.152     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.482     1.514    
    SLICE_X34Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.282%)  route 0.286ns (55.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.133     1.741    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.099     1.840 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.152     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.482     1.514    
    SLICE_X34Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.282%)  route 0.286ns (55.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.133     1.741    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.099     1.840 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.152     1.992    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y21         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.482     1.514    
    SLICE_X34Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.443    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.227ns (45.333%)  route 0.274ns (54.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.553     1.480    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDPE (Prop_fdpe_C_Q)         0.128     1.608 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.133     1.741    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/I2
    SLICE_X33Y21         LUT3 (Prop_lut3_I2_O)        0.099     1.840 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[3]_i_2/O
                         net (fo=26, routed)          0.140     1.980    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y20         FDCE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.820     1.996    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X32Y20         FDCE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X32Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.553    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.776ns (33.870%)  route 1.515ns (66.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.663     4.886    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     5.364 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.886     6.250    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X33Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.298     6.548 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.629     7.177    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.486     4.369    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 0.776ns (33.870%)  route 1.515ns (66.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.663     4.886    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     5.364 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.886     6.250    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X33Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.298     6.548 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.629     7.177    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.486     4.369    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.246ns (30.554%)  route 0.559ns (69.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.335     1.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X33Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.098     2.064 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.224     2.288    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.246ns (30.554%)  route 0.559ns (69.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.556     1.483    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.148     1.631 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/reset_gen_d2_reg/Q
                         net (fo=1, routed)           0.335     1.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/s_aresetn
    SLICE_X33Y22                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/I0
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.098     2.064 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.224     2.288    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y22         FDPE                                         f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.818     1.994    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y22         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            s_axis_tready[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.204ns (52.281%)  route 2.924ns (47.719%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.661     4.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.340 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.032     6.372    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X39Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/I0
    SLICE_X39Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.496 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=1, routed)           1.893     8.388    s_axis_tready_OBUF[0]
    W16                                                               r  s_axis_tready_OBUF[0]_inst/I
    W16                  OBUF (Prop_obuf_I_O)         2.624    11.012 r  s_axis_tready_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.012    s_axis_tready[0]
    W16                                                               r  s_axis_tready[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tvalid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 3.179ns (55.399%)  route 2.559ns (44.601%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.660     4.883    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X35Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.339 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.514     5.853    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X39Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/I0
    SLICE_X39Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.977 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           2.045     8.022    m_axis_tvalid_OBUF[0]
    R16                                                               r  m_axis_tvalid_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.599    10.621 r  m_axis_tvalid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.621    m_axis_tvalid[0]
    R16                                                               r  m_axis_tvalid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.416ns  (logic 3.212ns (59.301%)  route 2.204ns (40.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=1, routed)           2.204     7.589    m_axis_tdata_OBUF[6]
    W18                                                               r  m_axis_tdata_OBUF[6]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         2.793    10.382 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.382    m_axis_tdata[6]
    W18                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.392ns  (logic 3.119ns (57.847%)  route 2.273ns (42.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.741     4.964    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/Q
                         net (fo=1, routed)           2.273     7.755    m_axis_tdata_OBUF[1]
    P16                                                               r  m_axis_tdata_OBUF[1]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.601    10.356 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.356    m_axis_tdata[1]
    P16                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 3.216ns (59.724%)  route 2.168ns (40.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=1, routed)           2.168     7.553    m_axis_tdata_OBUF[8]
    V17                                                               r  m_axis_tdata_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.797    10.350 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.350    m_axis_tdata[8]
    V17                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.365ns  (logic 3.069ns (57.196%)  route 2.297ns (42.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           2.297     7.718    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         2.613    10.331 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.331    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.355ns  (logic 3.099ns (57.881%)  route 2.255ns (42.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.422 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/Q
                         net (fo=1, routed)           2.255     7.677    m_axis_tdata_OBUF[4]
    N17                                                               r  m_axis_tdata_OBUF[4]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.643    10.321 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.321    m_axis_tdata[4]
    N17                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.345ns  (logic 3.138ns (58.711%)  route 2.207ns (41.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.741     4.964    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     5.482 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           2.207     7.689    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         2.620    10.309 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.309    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 3.213ns (60.548%)  route 2.094ns (39.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           2.094     7.479    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         2.794    10.273 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.273    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.242ns  (logic 3.201ns (61.055%)  route 2.042ns (38.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.743     4.966    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.419     5.385 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=1, routed)           2.042     7.427    m_axis_tdata_OBUF[9]
    R18                                                               r  m_axis_tdata_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.782    10.208 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.208    m_axis_tdata[9]
    R18                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tuser[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.276ns (72.597%)  route 0.482ns (27.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.482     2.155    m_axis_tuser_OBUF[0]
    R17                                                               r  m_axis_tuser_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         1.112     3.267 r  m_axis_tuser_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    m_axis_tuser[0]
    R17                                                               r  m_axis_tuser[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tlast[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.287ns (73.010%)  route 0.476ns (26.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.476     2.149    m_axis_tlast_OBUF[0]
    T17                                                               r  m_axis_tlast_OBUF[0]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         1.123     3.272 r  m_axis_tlast_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.272    m_axis_tlast[0]
    T17                                                               r  m_axis_tlast[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.257ns (71.074%)  route 0.511ns (28.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.511     2.163    m_axis_tdata_OBUF[2]
    P15                                                               r  m_axis_tdata_OBUF[2]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.116     3.279 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.279    m_axis_tdata[2]
    P15                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.305ns (73.656%)  route 0.467ns (26.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.467     2.105    m_axis_tdata_OBUF[9]
    R18                                                               r  m_axis_tdata_OBUF[9]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         1.177     3.282 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.282    m_axis_tdata[9]
    R18                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.293ns (71.491%)  route 0.516ns (28.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.516     2.167    m_axis_tdata_OBUF[3]
    P18                                                               r  m_axis_tdata_OBUF[3]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         1.152     3.319 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.319    m_axis_tdata[3]
    P18                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.318ns (72.312%)  route 0.505ns (27.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.505     2.143    m_axis_tdata_OBUF[5]
    W19                                                               r  m_axis_tdata_OBUF[5]_inst/I
    W19                  OBUF (Prop_obuf_I_O)         1.190     3.334 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.334    m_axis_tdata[5]
    W19                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.321ns (71.393%)  route 0.529ns (28.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.529     2.168    m_axis_tdata_OBUF[8]
    V17                                                               r  m_axis_tdata_OBUF[8]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         1.193     3.362 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.362    m_axis_tdata[8]
    V17                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.301ns (69.875%)  route 0.561ns (30.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.583     1.510    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X38Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.561     2.235    m_axis_tdata_OBUF[7]
    V18                                                               r  m_axis_tdata_OBUF[7]_inst/I
    V18                  OBUF (Prop_obuf_I_O)         1.137     3.372 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.372    m_axis_tdata[7]
    V18                                                               r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.319ns (70.708%)  route 0.546ns (29.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.546     2.185    m_axis_tdata_OBUF[6]
    W18                                                               r  m_axis_tdata_OBUF[6]_inst/I
    W18                  OBUF (Prop_obuf_I_O)         1.191     3.376 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.376    m_axis_tdata[6]
    W18                                                               r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.271ns (68.125%)  route 0.595ns (31.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.584     1.511    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.595     2.246    m_axis_tdata_OBUF[0]
    T19                                                               r  m_axis_tdata_OBUF[0]_inst/I
    T19                  OBUF (Prop_obuf_I_O)         1.130     3.376 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.376    m_axis_tdata[0]
    T19                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.227ns (27.194%)  route 3.285ns (72.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.924     2.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.027 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.824     3.851    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X33Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.975 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.537     4.512    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488     4.371    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.495ns  (logic 1.227ns (27.297%)  route 3.268ns (72.703%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               f  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.924     2.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X34Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.027 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.819     3.846    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X33Y20                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/I2
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124     3.970 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.525     4.495    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489     4.372    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.227ns (28.385%)  route 3.096ns (71.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.924     2.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.027 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.824     3.851    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X33Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/I0
    SLICE_X33Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.975 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.348     4.323    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.488     4.371    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X34Y21         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.227ns (28.497%)  route 3.079ns (71.503%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               f  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.924     2.903    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X34Y21                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/I1
    SLICE_X34Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.027 f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          0.819     3.846    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X33Y20                                                      f  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/I2
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.124     3.970 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.336     4.306    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.489     4.372    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X35Y20         FDPE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C

Slack:                    inf
  Source:                 m_axis_tready[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 1.103ns (28.108%)  route 2.821ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  m_axis_tready[0] (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready[0]
    N20                                                               r  m_axis_tready_IBUF[0]_inst/I
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  m_axis_tready_IBUF[0]_inst/O
                         net (fo=8, routed)           1.905     2.884    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_axis_tready
    SLICE_X34Y21                                                      r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/I0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.008 r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/goreg_dm.dout_i[29]_i_1/O
                         net (fo=12, routed)          0.916     3.924    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        1.567     4.450    ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X37Y17         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/axi_fifo/comp0.core_instance0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.196ns (37.254%)  route 0.331ns (62.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[6]
    T20                                                               r  s_axis_tdata_IBUF[6]_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  s_axis_tdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.331     0.527    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[6]
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.849     2.025    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[4]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.052%)  route 0.331ns (61.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 r  s_axis_tdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[4]
    V20                                                               r  s_axis_tdata_IBUF[4]_inst/I
    V20                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  s_axis_tdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.331     0.535    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[4]
    SLICE_X43Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.852     2.028    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tvalid[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.206ns (37.055%)  route 0.350ns (62.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  s_axis_tvalid[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tvalid[0]
    N18                                                               r  s_axis_tvalid_IBUF[0]_inst/I
    N18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tvalid_IBUF[0]_inst/O
                         net (fo=1, routed)           0.350     0.555    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tvalid_in[0]
    SLICE_X42Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tuser[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.208ns (36.908%)  route 0.356ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  s_axis_tuser[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tuser[0]
    P19                                                               r  s_axis_tuser_IBUF[0]_inst/I
    P19                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tuser_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.564    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tuser_in[0]
    SLICE_X41Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.846     2.022    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[0]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.185ns (31.309%)  route 0.406ns (68.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  s_axis_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[0]
    V16                                                               r  s_axis_tdata_IBUF[0]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  s_axis_tdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.406     0.591    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[0]
    SLICE_X43Y12         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.857     2.033    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[3]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.206ns (34.255%)  route 0.395ns (65.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  s_axis_tdata[3] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[3]
    W20                                                               r  s_axis_tdata_IBUF[3]_inst/I
    W20                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  s_axis_tdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.395     0.600    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[3]
    SLICE_X42Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.852     2.028    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[7]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.208ns (34.273%)  route 0.399ns (65.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  s_axis_tdata[7] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[7]
    P20                                                               r  s_axis_tdata_IBUF[7]_inst/I
    P20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axis_tdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.399     0.606    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[7]
    SLICE_X39Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.847     2.023    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[5]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.193ns (31.553%)  route 0.418ns (68.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  s_axis_tdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[5]
    U20                                                               r  s_axis_tdata_IBUF[5]_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  s_axis_tdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.418     0.610    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[5]
    SLICE_X39Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.847     2.023    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[2]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.307%)  route 0.406ns (65.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  s_axis_tdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[2]
    Y18                                                               r  s_axis_tdata_IBUF[2]_inst/I
    Y18                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  s_axis_tdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.406     0.618    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[2]
    SLICE_X43Y14         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.856     2.032    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C

Slack:                    inf
  Source:                 s_axis_tdata[1]
                            (input port)
  Destination:            ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.448ns period=6.897ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.205ns (32.359%)  route 0.429ns (67.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  s_axis_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s_axis_tdata[1]
    Y19                                                               r  s_axis_tdata_IBUF[1]_inst/I
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  s_axis_tdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.429     0.634    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/tdata_in[1]
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                                                               r  clk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=1312, routed)        0.851     2.027    ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  ar_lht_hw_target_struct/ar_lht_hw/dut/algorithm/algorithmdut/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C





