/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  reg [17:0] _01_;
  wire [5:0] _02_;
  reg [5:0] _03_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [25:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [26:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [11:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [26:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = ~((celloutsig_0_11z | celloutsig_0_1z) & (celloutsig_0_17z | celloutsig_0_36z));
  assign celloutsig_0_59z = ~((celloutsig_0_19z[0] | celloutsig_0_50z) & (celloutsig_0_54z | celloutsig_0_24z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z | celloutsig_0_7z[2]) & (celloutsig_0_1z | celloutsig_0_6z));
  assign celloutsig_0_0z = in_data[84:79] + in_data[24:19];
  assign celloutsig_0_41z = { celloutsig_0_37z[6:5], celloutsig_0_18z } + celloutsig_0_20z[6:2];
  assign celloutsig_0_14z = in_data[62:57] + { _00_[5:2], celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z } + celloutsig_0_3z[23:8];
  reg [6:0] _11_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_41z[3:0], celloutsig_0_59z, celloutsig_0_17z, celloutsig_0_6z };
  assign out_data[38:32] = _11_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 18'h00000;
    else _01_ <= { in_data[175:172], celloutsig_1_2z, celloutsig_1_0z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _13_ <= 3'h0;
    else _13_ <= { celloutsig_1_4z[0], celloutsig_1_11z, celloutsig_1_10z };
  assign out_data[98:96] = _13_;
  reg [5:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 6'h00;
    else _14_ <= celloutsig_0_12z[9:4];
  assign { _02_[5], _00_[5:2], _02_[0] } = _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_23z[3:0], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_37z = { in_data[55], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_18z } / { 1'h1, _03_[4:2], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[136:124] / { 1'h1, in_data[140:129] };
  assign celloutsig_0_16z = { celloutsig_0_3z[17:3], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z } / { 1'h1, celloutsig_0_12z[3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, _02_[5], _00_[5:2], _02_[0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_19z = { _00_[2], _02_[0], celloutsig_0_10z } / { 1'h1, celloutsig_0_15z[4:3] };
  assign celloutsig_0_22z = celloutsig_0_14z[3:1] / { 1'h1, celloutsig_0_12z[3:2] };
  assign celloutsig_0_32z = { celloutsig_0_29z[24], celloutsig_0_17z, celloutsig_0_4z } === celloutsig_0_7z[3:1];
  assign celloutsig_0_35z = { celloutsig_0_20z[3:1], celloutsig_0_11z } === celloutsig_0_21z[4:1];
  assign celloutsig_1_10z = { in_data[148:128], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z } === { celloutsig_1_5z[4:3], celloutsig_1_9z, celloutsig_1_5z[8:2], celloutsig_1_5z[3], celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_26z = in_data[51:44] === { celloutsig_0_15z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_24z };
  assign celloutsig_0_4z = celloutsig_0_3z[13:4] || { celloutsig_0_3z[16:14], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_54z = celloutsig_0_38z[5:2] || { in_data[80:78], celloutsig_0_32z };
  assign celloutsig_0_6z = { in_data[18:17], celloutsig_0_2z, celloutsig_0_4z } || in_data[78:75];
  assign celloutsig_0_67z = { celloutsig_0_41z[3:2], celloutsig_0_59z } || { celloutsig_0_37z[4:3], celloutsig_0_28z };
  assign celloutsig_1_11z = { _01_[16:0], celloutsig_1_5z[8:2], celloutsig_1_5z[3], celloutsig_1_5z[0] } || in_data[130:105];
  assign celloutsig_0_11z = celloutsig_0_3z[20:17] || { celloutsig_0_0z[2:1], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_12z[13:0], celloutsig_0_11z } || { celloutsig_0_20z[10:4], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_26z };
  assign celloutsig_0_28z = celloutsig_0_15z[4:2] || in_data[82:80];
  assign celloutsig_0_36z = celloutsig_0_14z[4:1] < { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[33:13], celloutsig_0_0z } < { in_data[95:71], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = { celloutsig_1_0z[2:1], celloutsig_1_0z } < { in_data[162:161], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[62:47] < { in_data[42:33], celloutsig_0_0z };
  assign celloutsig_0_38z = celloutsig_0_4z ? { celloutsig_0_7z[2:0], celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_27z } : celloutsig_0_12z[15:10];
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_0z[12:1] : { in_data[173:163], celloutsig_1_3z };
  assign celloutsig_1_9z = _01_[0] ? _01_[10:7] : celloutsig_1_5z[6:3];
  assign celloutsig_0_18z = celloutsig_0_15z[3] ? { _00_[5], celloutsig_0_6z, celloutsig_0_10z } : { celloutsig_0_9z[1:0], celloutsig_0_11z };
  assign celloutsig_0_9z = ~ { in_data[79:77], celloutsig_0_4z };
  assign celloutsig_0_21z = ~ in_data[79:73];
  assign celloutsig_0_10z = celloutsig_0_3z[23] & celloutsig_0_4z;
  assign celloutsig_0_2z = in_data[69] & celloutsig_0_0z[4];
  assign celloutsig_0_3z = { in_data[86:63], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >> { in_data[48:25], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_3z[26:25], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_6z = celloutsig_1_4z[11:8] >> celloutsig_1_4z[9:6];
  assign celloutsig_0_15z = { in_data[81:77], celloutsig_0_6z } >> { _02_[5], _00_[5:2], _02_[0] };
  assign celloutsig_0_12z = { celloutsig_0_3z[21:15], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z } << in_data[20:5];
  assign celloutsig_0_23z = celloutsig_0_21z[5:0] << celloutsig_0_15z;
  assign celloutsig_0_29z = { celloutsig_0_16z[25:3], celloutsig_0_9z } << { celloutsig_0_3z[21:1], _02_[5], _00_[5:2], _02_[0] };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (in_data[138] & in_data[150]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[8]) | (celloutsig_1_0z[11] & celloutsig_1_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[1] & celloutsig_0_3z[5]) | (celloutsig_0_6z & celloutsig_0_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z & _01_[14]) | (in_data[108] & celloutsig_1_11z));
  assign celloutsig_0_24z = ~((celloutsig_0_11z & celloutsig_0_21z[1]) | (celloutsig_0_6z & celloutsig_0_17z));
  assign { celloutsig_1_5z[2], celloutsig_1_5z[3], celloutsig_1_5z[0], celloutsig_1_5z[8:4] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[5:1] };
  assign _00_[1:0] = { celloutsig_0_10z, celloutsig_0_5z };
  assign _02_[4:1] = _00_[5:2];
  assign celloutsig_1_5z[1] = celloutsig_1_5z[3];
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_67z };
endmodule
