#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 24 15:10:37 2017
# Process ID: 13188
# Current directory: C:/TEMP/Labo4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728 C:\TEMP\Labo4\lab4\lab4.xpr
# Log file: C:/TEMP/Labo4/lab4/vivado.log
# Journal file: C:/TEMP/Labo4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/Labo4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/Labo4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/Labo4/SobelLab4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 925.031 ; gain = 186.715
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_76M
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- polymtl.ca:hls:CrappyButFreeChromaResampler:1.0 - v_cresample_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_1 
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 963.949 ; gain = 38.918
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets axi4s_clk_1] [get_bd_nets processing_system7_0_FCLK_CLK2] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets axi4s_resetn_1] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets zed_hdmi_display_M00_AXI] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets zed_hdmi_display_hdmio_io] [get_bd_nets hdmio_clk_1] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells zed_hdmi_display]
delete_bd_objs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.453 ; gain = 32.512
delete_bd_objs [get_bd_nets rst_ps7_0_76M_interconnect_aresetn] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets zed_hdmi_iic_0_IIC] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_76M_peripheral_aresetn] [get_bd_cells zed_hdmi_iic_0]
delete_bd_objs [get_bd_intf_ports hdmio_io]
delete_bd_objs [get_bd_intf_ports zed_hdmi_iic]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_cells rst_ps7_0_76M]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 15:12:17 2017...
