xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
picorv32.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/ec19/src/picorv32.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_picorv32_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_picorv32_0_1/sim/design_1_picorv32_0_1.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
interrupt_control_v3_1_vh_rfs.vhd,vhdl,interrupt_control_v3_1_4,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
axi_gpio_v2_0_vh_rfs.vhd,vhdl,axi_gpio_v2_0_22,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
delayed_reset.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c6da/src/delayed_reset.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_delayed_reset_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_delayed_reset_0_0/sim/design_1_delayed_reset_0_0.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../Proyecto_V3_FINAL.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
