Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : sub_16bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 23:46:27 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.37
  Critical Path Slack:          -0.27
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -3.48
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                234
  Buf/Inv Cell Count:              84
  Buf Cell Count:                  10
  Inv Cell Count:                  74
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       234
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      223.173999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             47.614000
  Total Buffer Area:             8.25
  Total Inverter Area:          39.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               223.173999
  Design Area:             223.173999


  Design Rules
  -----------------------------------
  Total Number of Nets:           266
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.60
  Mapping Optimization:                0.64
  -----------------------------------------
  Overall Compile Time:                1.61
  Overall Compile Wall Clock Time:     1.81

  --------------------------------------------------------------------

  Design  WNS: 0.27  TNS: 3.48  Number of Violating Paths: 17


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
