<h1 align="center">
  Hi there, I'm Adarsh Venugopal ğŸ‘‹
</h1>

<p align="center">
  <strong>B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham</strong><br>
  <em>Architecting the silicon that makes AI faster and more efficient.</em><br>
  ğŸ“ Juggling transistors and timezones between Coimbatore & Mumbai.
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
  <a href="https://bold.pro/my/adarsh-venugopal/281r" target="_blank">
    <img src="https://img.shields.io/badge/My%20Page-BOLD.PRO-orange?style=for-the-badge" alt="BOLD Page">
  </a>
</p>

---

My work lives at the nexus of semiconductor design and artificial intelligence. I specialize in hardware-software co-design to accelerate compute-intensive workloads, whether it's designing custom logic for an SoC or optimizing inference pipelines at data center scale. I thrive on the challenge of maximizing performance-per-watt ($TOPS/W$) and minimizing latency for the next generation of AI applications.

---

### ğŸ§­ My Mission

My goal is to architect and design the next generation of custom siliconâ€”ASICs, FPGAs, and SoCsâ€”that will power AI and high-performance computing in the data center and at the intelligent edge. I'm driven to solve fundamental challenges in memory bandwidth, interconnects, and power-efficient compute.

---

### ğŸ”­ Current Quests

-   ğŸ§  **Project SATARK (Smart India Hackathon):**
    -   Architecting a low-power FPGA-based system for real-time acoustic event detectionâ€”a classic 'tinyML' challenge in resource-constrained hardware.
-   ğŸ›¡ï¸ **Waging War on Noise:**
    -   Modeling and mitigating phase noise in high-frequency systems, a critical task for ensuring signal integrity in data center networking fabrics and advanced radar systems.
-   ğŸ¥ **AI Video Detective:**
    -   Building a robust ML pipeline to secure video streams against deepfakes, a crucial function for infrastructure monitoring from edge devices (UAVs) to data center security.
-   ğŸŒ± **Endless Exploration:**
    -   Deep diving into High-Level Synthesis (HLS), developing custom IP cores for SoCs, and optimizing AI deployment on heterogeneous compute platforms.

---

### ğŸš€ Key Projects & Hardware Adventures

<details open>
<summary><h4>ğŸ† FPGA Deep Learning Accelerator</h4><small>Accelerating INT8 ResNet-50 for Edge & Data Center Inference</small></summary>
<p>

-   Deployed a quantized ResNet-50 model on a Xilinx ZCU104, achieving a **70Ã— speedup** over the embedded ARM processor.
-   This project demonstrates a full hardware acceleration pipeline, proving the massive potential of FPGAs for energy-efficient inference ($TOPS/W$).
-   **Metrics:** 30 FPS inference @ 4.188 ms latency; >90% Top-1 accuracy.
-   **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G Accelerator IP`

</p>
</details>

<details>
<summary>âš™ï¸ RTL Design & IP Cores</summary>
<p>

-   Designed foundational RTL blocks (ALUs, FSMs, arbiters)â€”the digital DNA of custom ASICs and SoCs.
-   Verified logic using SystemVerilog testbenches and ModelSim, and deployed custom IP on FPGA platforms using Vivado and Vitis HLS.
-   **Platforms:** `Basys3`, `Pynq`

</p>
</details>

<details>
<summary>ğŸ¯ Adversarial AI Robustness</summary>
<p>

-   Investigated the fragility of neural networks by designing pixel-level attacks that degrade classifier confidence by over 70%.
-   Analyzed model robustness, a critical consideration for deploying secure AI in data centers and autonomous systems.
-   **Stack:** `Python`, `TensorFlow`, `Colab`, `Skimage`

</p>
</details>

---

### ğŸŒ¼ Awards & Volunteering

- ğŸ“ **University Nominee** â€“ Smart India Hackathon (2024)
- ğŸ§  **Participant** â€“ DIR-V FPGA Hackathon, RISC-V Symposium (IIT-M), IIMAPS 2.0 (IISc)
- ğŸ“ˆ **Case Study Qualifier** â€“ AI Blueprint of Bharat @ IIT-KGP (2024)
- ğŸ¥ˆ **Runner-Up & Coordinator** â€“ AsIEvolve Leadership Program (Rotary)
- ğŸ† **4Ã— National Champion** â€“ MaRRS Word Chase & Maze of Words
- ğŸ“· **Member** â€“ INCOSE Amrita Chapter, Amrita Photography Club
- ğŸ¤ **Volunteer** â€“ Ammaâ€™s 70th Birthday Outreach Campaigns
- ğŸ¤ **Speaker** â€“ Represented Amrita in debates, quizzes, and elocution

---

### ğŸ’¼ Industry & Research Experience

<details open>
<summary><h4>ğŸ’» LLM Pipeline Engineer @ NTT Global Data Centers</h4></summary>
<p>

-   Optimized LLM inference pipelines on **data center-grade infrastructure** (AWS SageMaker & EC2).
-   Integrated Juniper-based networking fabrics for distributed compute workloads.
-   Researched **energy-efficient hardware acceleration strategies** to improve performance-per-watt.
-   **Impact:** Reduced average inference latency by 30% on production-scale test workloads.

</p>
</details>

<details>
<summary><h4>ğŸ›¡ï¸ Technology Risk Intern @ Ernst & Young</h4></summary>
<p>

-   Audited IT controls against frameworks (ISO 27001, GDPR) that govern large-scale enterprise and **data center operations**.
-   **Impact:** Gained insight into the security and compliance posture required for mission-critical infrastructure.

</p>
</details>

<details>
<summary><h4>ğŸŒ¾ Embedded Systems Assistant â€“ SATCARD @ IIT-PKD</h4></summary>
<p>

-   Designed a sensor-fusion system for **industrial edge computing**, building a real-time anomaly detection stack.
-   **Impact:** Enabled predictive maintenance insights by processing sensor data directly on edge hardware.

</p>
</details>

---

### ğŸ› ï¸ My Tech Stack

| Category | Skills & Technologies |
| :--- | :--- |
| **Silicon & HDLs** | ![Verilog](https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge&logo=verilog&logoColor=white) ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge&logo=systemverilog&logoColor=white) ![RTL Design](https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge) ![SoC Design](https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge) |
| **Verification & Synthesis** | ![UVM](https://img.shields.io/badge/UVM-00A99D?style=for-the-badge) ![SystemVerilog TBs](https://img.shields.io/badge/SystemVerilog_TBs-005F73?style=for-the-badge) ![Vivado](https://img.shields.io/badge/Vivado-9D2235?style=for-the-badge) ![Vitis HLS](https://img.shields.io/badge/Vitis_HLS-9D2235?style=for-the-badge) ![ModelSim](https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge) |
| **AI & Acceleration** | ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white) ![Vitis AI](https://img.shields.io/badge/Vitis_AI-9D2235?style=for-the-badge) ![Deep Learning](https://img.shields.io/badge/Deep_Learning-673AB7?style=for-the-badge) ![Signal Processing](https://img.shields.io/badge/Signal_Processing-1E90FF?style=for-the-badge) |
| **Cloud & Systems** | ![AWS SageMaker](https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=amazonaws&logoColor=black) ![C/C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white) ![Embedded C](https://img.shields.io/badge/Embedded_C-0b1a26?style=for-the-badge) ![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white) |

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

### âš¡ Quirk & Fun Fact

-   **My Quirk:** I see chip floorplans as dense, bustling cities. The logic blocks are skyscrapers, the interconnects are highways, and my job is to be the urban planner who eliminates traffic jams and keeps the data flowing at the speed of light.
-   **Fun Fact:** Before I made chips think, I was a **4Ã— National Champion in competitive word games**. Turns out I just enjoy making things process language â€” whether theyâ€™re human or silicon.

---
