

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 07:58:51 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  198|  198|  132|  132| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |                           |                 |  Latency  |  Interval | Pipeline|
        |          Instance         |      Module     | min | max | min | max |   Type  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_DCT_Loop_1_proc_fu_44  |DCT_Loop_1_proc  |   66|   66|   66|   66|   none  |
        |grp_DCT_Loop_2_proc_fu_37  |DCT_Loop_2_proc  |  131|  131|  131|  131|   none  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      29|     71|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|      31|     71|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+----+----+
    |      Instance      |      Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------+-----------------+---------+-------+----+----+
    |DCT_Loop_1_proc_U0  |DCT_Loop_1_proc  |        0|      0|  10|  20|
    |DCT_Loop_2_proc_U0  |DCT_Loop_2_proc  |        0|      0|  19|  51|
    +--------------------+-----------------+---------+-------+----+----+
    |Total               |                 |        0|      0|  29|  71|
    +--------------------+-----------------+---------+-------+----+----+

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Xbuff_U  |DCT_Xbuff  |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |DCT_Loop_1_proc_U0_ap_start  |  1|   0|    1|          0|
    |ap_CS                        |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_none |      DCT     | return value |
|X_dout      |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n   |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read      | out |    1|    ap_fifo   |       X      |    pointer   |
|function_r  |  in |    8|    ap_none   |  function_r  |    scalar    |
|Y_din       | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n    |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write     | out |    1|    ap_fifo   |       Y      |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: Xbuff [1/1] 2.71ns
codeRepl:5  %Xbuff = alloca [65 x float], align 16

ST_1: stg_6 [2/2] 0.00ns
codeRepl:9  call fastcc void @DCT_Loop_1_proc(i32* %X, [65 x float]* %Xbuff)


 <State 2>: 0.00ns
ST_2: stg_7 [1/2] 0.00ns
codeRepl:9  call fastcc void @DCT_Loop_1_proc(i32* %X, [65 x float]* %Xbuff)


 <State 3>: 0.00ns
ST_3: stg_8 [2/2] 0.00ns
codeRepl:10  call fastcc void @DCT_Loop_2_proc(i32* %Y, [65 x float]* %Xbuff)


 <State 4>: 0.00ns
ST_4: stg_9 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str8) nounwind

ST_4: stg_10 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %X) nounwind, !map !0

ST_4: stg_11 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %function_r) nounwind, !map !6

ST_4: stg_12 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Y) nounwind, !map !12

ST_4: stg_13 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_4: stg_14 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_4: stg_15 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_4: stg_16 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str210, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_4: stg_17 [1/2] 0.00ns
codeRepl:10  call fastcc void @DCT_Loop_2_proc(i32* %Y, [65 x float]* %Xbuff)

ST_4: stg_18 [1/1] 0.00ns
codeRepl:11  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x73d36f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x73d3c00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x73d3a50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Xbuff  (alloca              ) [ 00111]
stg_7  (call                ) [ 00000]
stg_9  (specdataflowpipeline) [ 00000]
stg_10 (specbitsmap         ) [ 00000]
stg_11 (specbitsmap         ) [ 00000]
stg_12 (specbitsmap         ) [ 00000]
stg_13 (spectopmodule       ) [ 00000]
stg_14 (specinterface       ) [ 00000]
stg_15 (specinterface       ) [ 00000]
stg_16 (specinterface       ) [ 00000]
stg_17 (call                ) [ 00000]
stg_18 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="Xbuff_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xbuff/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_DCT_Loop_2_proc_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_8/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_DCT_Loop_1_proc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="32" pin="1"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {3 4 }
  - Chain level:
	State 1
		stg_6 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_DCT_Loop_2_proc_fu_37 |  1.571  |    22   |    49   |
|          | grp_DCT_Loop_1_proc_fu_44 |    0    |    14   |    10   |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  1.571  |    36   |    59   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|Xbuff|    2   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   36   |   59   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   36   |   59   |
+-----------+--------+--------+--------+--------+
