Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jun 21 17:43:10 2024
| Host              : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file clock_wizard_wrapper_timing_summary_routed.rpt -pb clock_wizard_wrapper_timing_summary_routed.pb -rpx clock_wizard_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : clock_wizard_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                        Violations  
-------  --------  -------------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                       3           
CLKC-30  Advisory  MMCME4 not driven by IO has BUFG in feedback loop  1           
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                32031        0.017        0.000                      0                32031        0.975        0.000                       0                 11333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_pl_0                             {0.000 5.000}        10.000          100.000         
  clk_out1_clock_wizard_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clock_wizard_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                   3.152        0.000                      0                20481        0.021        0.000                      0                20481        2.000        0.000                       0                  9721  
  clk_out1_clock_wizard_clk_wiz_0_0        0.276        0.000                      0                 3157        0.017        0.000                      0                 3157        0.975        0.000                       0                  1609  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                    8.710        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_wizard_clk_wiz_0_0  clk_pl_0                                 0.752        0.000                      0                   35        0.106        0.000                      0                   35  
clk_pl_0                           clk_out1_clock_wizard_clk_wiz_0_0        0.282        0.000                      0                 1629        0.044        0.000                      0                 1629  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.476        0.000                      0                 8336        0.222        0.000                      0                 8336  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_clock_wizard_clk_wiz_0_0                                     
(none)                                                                clk_out1_clock_wizard_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.554ns (8.323%)  route 6.102ns (91.677%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.257ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y85         FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.717 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__15/Q
                         net (fo=67, routed)          4.389     6.106    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_55_0
    SLICE_X44Y324        MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.069     6.175 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_77/O
                         net (fo=1, routed)           0.000     6.175    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_77_n_0
    SLICE_X44Y324        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     6.203 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_36/O
                         net (fo=1, routed)           0.414     6.617    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_36_n_0
    SLICE_X44Y294        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     6.654 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[14]_i_15/O
                         net (fo=1, routed)           0.023     6.677    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[14]_i_15_n_0
    SLICE_X44Y294        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     6.738 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_7/O
                         net (fo=1, routed)           0.000     6.738    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_7_n_0
    SLICE_X44Y294        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.766 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[14]_i_3/O
                         net (fo=1, routed)           1.170     7.936    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[14]
    SLICE_X41Y186        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     8.085 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           0.048     8.133    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_2_n_0
    SLICE_X41Y186        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     8.234 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.058     8.292    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[14]
    SLICE_X41Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.357    11.487    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.062    11.549    
                         clock uncertainty           -0.130    11.419    
    SLICE_X41Y186        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.444    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         11.444    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 0.387ns (6.167%)  route 5.888ns (93.833%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.257ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.834     5.616    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X44Y10         MUXF8 (Prop_F8MUX_TOP_SLICEM_S_O)
                                                      0.074     5.690 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_55/O
                         net (fo=1, routed)           0.436     6.126    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_55_n_0
    SLICE_X42Y21         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     6.176 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[20]_i_26/O
                         net (fo=1, routed)           0.009     6.185    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[20]_i_26_n_0
    SLICE_X42Y21         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.242 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_12/O
                         net (fo=1, routed)           0.000     6.242    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_12_n_0
    SLICE_X42Y21         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.268 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[20]_i_5/O
                         net (fo=1, routed)           1.477     7.745    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]_1
    SLICE_X45Y185        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     7.796 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.083     7.879    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_n_0
    SLICE_X45Y185        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     7.929 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.049     7.978    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[20]
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.350    11.480    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.127    11.607    
                         clock uncertainty           -0.130    11.477    
    SLICE_X45Y185        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.437ns (7.085%)  route 5.731ns (92.915%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.257ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.358     5.139    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X52Y16         MUXF8 (Prop_F8MUX_TOP_SLICEM_S_O)
                                                      0.074     5.213 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_53/O
                         net (fo=1, routed)           0.530     5.743    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_53_n_0
    SLICE_X44Y27         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.868 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_25/O
                         net (fo=1, routed)           0.017     5.885    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[19]_i_25_n_0
    SLICE_X44Y27         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.945 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_12/O
                         net (fo=1, routed)           0.000     5.945    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_12_n_0
    SLICE_X44Y27         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.973 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[19]_i_5/O
                         net (fo=1, routed)           1.529     7.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]_1
    SLICE_X48Y186        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     7.538 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.247     7.785    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_n_0
    SLICE_X45Y186        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     7.820 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.050     7.870    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[19]
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.350    11.480    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.127    11.607    
                         clock uncertainty           -0.130    11.477    
    SLICE_X45Y186        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.566ns (9.217%)  route 5.575ns (90.784%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.257ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.611     5.392    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X49Y14         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     5.466 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_53/O
                         net (fo=1, routed)           0.443     5.909    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_53_n_0
    SLICE_X46Y26         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.997 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[24]_i_25/O
                         net (fo=1, routed)           0.023     6.020    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[24]_i_25_n_0
    SLICE_X46Y26         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     6.081 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_12/O
                         net (fo=1, routed)           0.000     6.081    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_12_n_0
    SLICE_X46Y26         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.109 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[24]_i_5/O
                         net (fo=1, routed)           1.409     7.518    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]_1
    SLICE_X47Y188        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     7.665 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.040     7.705    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_2_n_0
    SLICE_X47Y188        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     7.794 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.049     7.843    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[24]
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.342    11.472    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.127    11.599    
                         clock uncertainty           -0.130    11.469    
    SLICE_X47Y188        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.494    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.538ns (8.808%)  route 5.570ns (91.192%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.342ns (routing 0.257ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.749     5.531    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X48Y14         MUXF8 (Prop_F8MUX_TOP_SLICEL_S_O)
                                                      0.069     5.600 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_55/O
                         net (fo=1, routed)           0.275     5.875    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_55_n_0
    SLICE_X48Y24         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.999 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[25]_i_26/O
                         net (fo=1, routed)           0.009     6.008    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[25]_i_26_n_0
    SLICE_X48Y24         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.065 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_12/O
                         net (fo=1, routed)           0.000     6.065    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_12_n_0
    SLICE_X48Y24         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.091 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[25]_i_5/O
                         net (fo=1, routed)           1.382     7.473    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]_1
    SLICE_X48Y188        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     7.523 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.140     7.663    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_2_n_0
    SLICE_X47Y188        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     7.796 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.015     7.811    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[25]
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.342    11.472    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.127    11.599    
                         clock uncertainty           -0.130    11.469    
    SLICE_X47Y188        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.494    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.433ns (7.176%)  route 5.601ns (92.824%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.478ns (routing 0.286ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.257ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.478     1.641    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y85         FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.721 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__22/Q
                         net (fo=67, routed)          3.698     5.419    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_56_0
    SLICE_X37Y318        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.070     5.489 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_82/O
                         net (fo=1, routed)           0.000     5.489    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_82_n_0
    SLICE_X37Y318        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     5.519 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_39/O
                         net (fo=1, routed)           0.529     6.048    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_39_n_0
    SLICE_X41Y293        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.085 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[7]_i_16/O
                         net (fo=1, routed)           0.023     6.108    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[7]_i_16_n_0
    SLICE_X41Y293        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     6.169 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     6.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_8_n_0
    SLICE_X41Y293        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.197 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           1.078     7.275    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[7]
    SLICE_X39Y193        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.365 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.207     7.572    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_2_n_0
    SLICE_X41Y192        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     7.609 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.066     7.675    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[7]
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.361    11.491    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.062    11.553    
                         clock uncertainty           -0.130    11.423    
    SLICE_X41Y192        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.448    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.448    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.494ns (8.200%)  route 5.531ns (91.800%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.257ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.299     5.080    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X52Y11         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     5.154 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_52/O
                         net (fo=1, routed)           0.427     5.581    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_52_n_0
    SLICE_X49Y27         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.670 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[21]_i_25/O
                         net (fo=1, routed)           0.017     5.687    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[21]_i_25_n_0
    SLICE_X49Y27         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.747 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_12/O
                         net (fo=1, routed)           0.000     5.747    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_12_n_0
    SLICE_X49Y27         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.775 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[21]_i_5/O
                         net (fo=1, routed)           1.542     7.317    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]_1
    SLICE_X46Y187        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     7.442 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.188     7.630    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_2_n_0
    SLICE_X44Y186        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     7.669 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.058     7.727    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[21]
    SLICE_X44Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.356    11.486    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.127    11.613    
                         clock uncertainty           -0.130    11.483    
    SLICE_X44Y186        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.508    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.524ns (8.802%)  route 5.429ns (91.198%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.286ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.257ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.484     1.647    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y65         FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.726 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__2/Q
                         net (fo=161, routed)         3.843     5.569    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[4]_i_26_0
    SLICE_X47Y309        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     5.638 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[30]_i_42/O
                         net (fo=1, routed)           0.378     6.016    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[30]_i_42_n_0
    SLICE_X48Y294        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     6.114 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[30]_i_16/O
                         net (fo=1, routed)           0.009     6.123    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[30]_i_16_n_0
    SLICE_X48Y294        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     6.180 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[30]_i_7/O
                         net (fo=1, routed)           0.000     6.180    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[30]_i_7_n_0
    SLICE_X48Y294        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.206 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.038     7.244    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]_0
    SLICE_X49Y193        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     7.367 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.135     7.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_2_n_0
    SLICE_X49Y192        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.072     7.574 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.026     7.600    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[30]
    SLICE_X49Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.335    11.465    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X49Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.062    11.527    
                         clock uncertainty           -0.130    11.397    
    SLICE_X49Y192        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.422    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.433ns (7.250%)  route 5.540ns (92.750%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.257ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y85         FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.716 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[18]_rep__27/Q
                         net (fo=67, routed)          3.764     5.480    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_56_0
    SLICE_X35Y314        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     5.550 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_83/O
                         net (fo=1, routed)           0.000     5.550    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_83_n_0
    SLICE_X35Y314        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.578 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_39/O
                         net (fo=1, routed)           0.526     6.104    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_39_n_0
    SLICE_X44Y292        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.141 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_16/O
                         net (fo=1, routed)           0.023     6.164    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[2]_i_16_n_0
    SLICE_X44Y292        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     6.225 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     6.225    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_8_n_0
    SLICE_X44Y292        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     6.253 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           1.075     7.328    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/w_cfg_array_0_reg[2]
    SLICE_X46Y194        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     7.418 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.094     7.512    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_n_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     7.551 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.058     7.609    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X46Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.347    11.477    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X46Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.062    11.539    
                         clock uncertainty           -0.130    11.409    
    SLICE_X46Y192        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.434    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.507ns (8.496%)  route 5.461ns (91.504%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.539ns (routing 0.286ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.257ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.539     1.702    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X39Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.781 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[19]_rep__5/Q
                         net (fo=126, routed)         3.366     5.147    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[26]_i_24_0
    SLICE_X53Y14         MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.074     5.221 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_54/O
                         net (fo=1, routed)           0.556     5.777    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_54_n_0
    SLICE_X45Y28         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.925 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[23]_i_27/O
                         net (fo=1, routed)           0.009     5.934    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata[23]_i_27_n_0
    SLICE_X45Y28         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     5.990 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_14/O
                         net (fo=1, routed)           0.000     5.990    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_14_n_0
    SLICE_X45Y28         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     6.016 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/axi_rdata_reg[23]_i_7/O
                         net (fo=1, routed)           1.394     7.410    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]_1
    SLICE_X45Y185        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.499 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4/O
                         net (fo=1, routed)           0.086     7.585    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4_n_0
    SLICE_X45Y185        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     7.620 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.050     7.670    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[23]
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.350    11.480    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.127    11.607    
                         clock uncertainty           -0.130    11.477    
    SLICE_X45Y185        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  3.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.080ns (41.761%)  route 0.112ns (58.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.298ns (routing 0.257ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.286ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.298     1.428    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.486 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=7, routed)           0.077     1.563    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X41Y103        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.585 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.035     1.620    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2_n_0
    SLICE_X41Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.505     1.668    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.129     1.539    
    SLICE_X41Y103        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.599    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.080ns (41.544%)  route 0.113ns (58.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.298ns (routing 0.257ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.286ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.298     1.428    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.486 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=7, routed)           0.077     1.563    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[1]
    SLICE_X41Y103        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     1.585 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.036     1.621    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__2_n_0
    SLICE_X41Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.505     1.668    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X41Y103        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.129     1.539    
    SLICE_X41Y103        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.599    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.296ns (routing 0.257ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.286ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.296     1.426    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X40Y95         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.484 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.112     1.596    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[27]
    SLICE_X39Y94         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X39Y94         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.130     1.506    
    SLICE_X39Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.568    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.059ns (29.266%)  route 0.143ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.291ns (routing 0.257ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.286ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.291     1.421    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X39Y92         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.480 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[3]/Q
                         net (fo=3, routed)           0.143     1.622    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB1
    SLICE_X40Y95         RAMD32                                       r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.499     1.662    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X40Y95         RAMD32                                       r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.130     1.532    
    SLICE_X40Y95         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.060     1.592    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.821ns (routing 0.156ns, distribution 0.665ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.176ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.821     0.914    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y97         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.953 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.023     0.976    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X42Y97         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.996 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0/O
                         net (fo=1, routed)           0.006     1.002    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0
    SLICE_X42Y97         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.928     1.044    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X42Y97         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.120     0.924    
    SLICE_X42Y97         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.971    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.058ns (34.731%)  route 0.109ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.471ns (routing 0.257ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.286ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.471     1.601    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X22Y184        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y184        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.659 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.109     1.768    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X21Y183        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.647     1.810    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y183        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -0.136     1.674    
    SLICE_X21Y183        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.736    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      0.816ns (routing 0.156ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.176ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.816     0.909    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X42Y100        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.948 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.051     0.999    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X43Y100        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     1.013 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.018     1.031    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X43Y100        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.921     1.037    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X43Y100        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.086     0.951    
    SLICE_X43Y100        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.997    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.948%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.812ns (routing 0.156ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.176ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.812     0.905    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X41Y96         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.944 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.025     0.969    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X41Y96         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.993 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[44]_i_1__0/O
                         net (fo=1, routed)           0.009     1.002    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[44]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.923     1.039    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X41Y96         FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.120     0.919    
    SLICE_X41Y96         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.966    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.057ns (41.007%)  route 0.082ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.473ns (routing 0.257ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.286ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.603    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X20Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.660 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.082     1.742    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X21Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.679     1.842    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.198     1.645    
    SLICE_X21Y188        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.705    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.473ns (routing 0.257ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.286ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.603    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X20Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y188        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.661 r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.082     1.743    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X21Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.679     1.842    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.198     1.645    
    SLICE_X21Y188        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.705    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0      clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         10.000      8.936      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    PS8/MAXIGP0ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    PS8/MAXIGP0ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK    n/a            1.500         5.000       3.500      PS8_X0Y0      clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.532         5.000       4.468      SLICE_X40Y96  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.227ns (11.080%)  route 1.822ns (88.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.740ns = ( 4.240 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.803ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.773     3.515    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X45Y272        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     3.661 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[250]_i_1/O
                         net (fo=1, routed)           0.049     3.710    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_517
    SLICE_X45Y272        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.787     4.240    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y272        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[250]/C
                         clock pessimism             -0.222     4.018    
                         clock uncertainty           -0.057     3.961    
    SLICE_X45Y272        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.986    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[250]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.229ns (11.664%)  route 1.734ns (88.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 4.241 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.803ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.740 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__3/Q
                         net (fo=371, routed)         1.675     3.415    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[544]
    SLICE_X49Y258        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     3.565 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[427]_i_1/O
                         net (fo=1, routed)           0.059     3.624    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_340
    SLICE_X49Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.788     4.241    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/C
                         clock pessimism             -0.222     4.019    
                         clock uncertainty           -0.057     3.962    
    SLICE_X49Y258        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.987    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]
  -------------------------------------------------------------------
                         required time                          3.987    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.182ns (9.264%)  route 1.783ns (90.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 4.253 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.803ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.725     3.467    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X46Y277        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.568 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[158]_i_1/O
                         net (fo=1, routed)           0.058     3.626    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_609
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.800     4.253    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]/C
                         clock pessimism             -0.222     4.031    
                         clock uncertainty           -0.057     3.974    
    SLICE_X46Y277        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.999    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[158]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.181ns (9.227%)  route 1.781ns (90.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 4.253 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.803ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.722     3.464    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X46Y277        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.564 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[159]_i_1/O
                         net (fo=1, routed)           0.059     3.623    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_608
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.800     4.253    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[159]/C
                         clock pessimism             -0.222     4.031    
                         clock uncertainty           -0.057     3.974    
    SLICE_X46Y277        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.999    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[159]
  -------------------------------------------------------------------
                         required time                          3.999    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.181ns (9.283%)  route 1.769ns (90.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 4.254 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.803ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.710     3.452    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X46Y277        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.552 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[156]_i_1/O
                         net (fo=1, routed)           0.059     3.611    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_611
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.801     4.254    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]/C
                         clock pessimism             -0.222     4.032    
                         clock uncertainty           -0.057     3.975    
    SLICE_X46Y277        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.000    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[156]
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.132ns (6.803%)  route 1.808ns (93.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 4.250 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.803ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.759     3.501    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X47Y277        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.552 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[192]_i_1/O
                         net (fo=1, routed)           0.049     3.601    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_575
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.797     4.250    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[192]/C
                         clock pessimism             -0.222     4.028    
                         clock uncertainty           -0.057     3.971    
    SLICE_X47Y277        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.996    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[192]
  -------------------------------------------------------------------
                         required time                          3.996    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.131ns (6.759%)  route 1.807ns (93.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 4.250 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.803ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.759     3.501    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X47Y277        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.551 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[193]_i_1/O
                         net (fo=1, routed)           0.048     3.599    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_574
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.797     4.250    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[193]/C
                         clock pessimism             -0.222     4.028    
                         clock uncertainty           -0.057     3.971    
    SLICE_X47Y277        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.996    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[193]
  -------------------------------------------------------------------
                         required time                          3.996    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.131ns (6.764%)  route 1.806ns (93.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 4.250 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.803ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.756     3.498    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X47Y277        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.548 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[191]_i_1/O
                         net (fo=1, routed)           0.050     3.598    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_576
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.797     4.250    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[191]/C
                         clock pessimism             -0.222     4.028    
                         clock uncertainty           -0.057     3.971    
    SLICE_X47Y277        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     3.996    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[191]
  -------------------------------------------------------------------
                         required time                          3.996    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.227ns (11.716%)  route 1.711ns (88.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.662     3.404    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X47Y278        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     3.550 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[123]_i_1/O
                         net (fo=1, routed)           0.049     3.599    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_644
    SLICE_X47Y278        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y278        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[123]/C
                         clock pessimism             -0.222     4.030    
                         clock uncertainty           -0.057     3.973    
    SLICE_X47Y278        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.998    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[123]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.131ns (6.771%)  route 1.804ns (93.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 4.250 - 2.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.881ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.803ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.016     1.661    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X39Y201        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.742 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_scanchain_reg_load_reg_rep__4/Q
                         net (fo=399, routed)         1.755     3.497    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[653]
    SLICE_X47Y277        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.547 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[190]_i_1/O
                         net (fo=1, routed)           0.049     3.596    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_577
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.797     4.250    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y277        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[190]/C
                         clock pessimism             -0.222     4.028    
                         clock uncertainty           -0.057     3.971    
    SLICE_X47Y277        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.996    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[190]
  -------------------------------------------------------------------
                         required time                          3.996    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[698]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[697]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.786ns (routing 0.803ns, distribution 0.983ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.881ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     1.538    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824    -0.286 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.071    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.047 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.786     1.739    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y267        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[698]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y267        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.797 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[698]/Q
                         net (fo=1, routed)           0.087     1.884    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[697]
    SLICE_X45Y268        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.907 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[697]_i_1/O
                         net (fo=1, routed)           0.022     1.929    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_70
    SLICE_X45Y268        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[697]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.040     1.685    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y268        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[697]/C
                         clock pessimism              0.167     1.852    
    SLICE_X45Y268        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.912    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[697]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[617]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[616]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.090ns (45.104%)  route 0.110ns (54.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.795ns (routing 0.803ns, distribution 0.992ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.881ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     1.538    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824    -0.286 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.071    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.047 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.795     1.748    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y196        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[617]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y196        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.806 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[617]/Q
                         net (fo=2, routed)           0.101     1.907    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[616]
    SLICE_X42Y197        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     1.939 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[616]_i_1/O
                         net (fo=1, routed)           0.009     1.948    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[616]_i_1_n_0
    SLICE_X42Y197        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[616]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.041     1.686    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y197        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[616]/C
                         clock pessimism              0.171     1.857    
    SLICE_X42Y197        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.919    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[616]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[745]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.074ns (56.923%)  route 0.056ns (43.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.111ns (routing 0.482ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.536ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.111     1.070    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y270        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y270        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.109 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[746]/Q
                         net (fo=1, routed)           0.038     1.147    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[745]
    SLICE_X47Y269        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.182 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[745]_i_1/O
                         net (fo=1, routed)           0.018     1.200    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_22
    SLICE_X47Y269        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[745]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.262     1.003    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y269        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[745]/C
                         clock pessimism              0.122     1.125    
    SLICE_X47Y269        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.171    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[745]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[471]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[470]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.828%)  route 0.095ns (51.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.794ns (routing 0.803ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.881ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     1.538    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824    -0.286 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.071    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.047 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.794     1.747    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[471]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.806 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[471]/Q
                         net (fo=2, routed)           0.085     1.892    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[470]
    SLICE_X45Y189        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.032     1.924 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[470]_i_1/O
                         net (fo=1, routed)           0.010     1.934    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[470]_i_1_n_0
    SLICE_X45Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[470]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.027     1.672    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[470]/C
                         clock pessimism              0.171     1.843    
    SLICE_X45Y189        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.905    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[470]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[428]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.052ns (53.061%)  route 0.046ns (46.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    -0.092ns
  Clock Net Delay (Source):      1.106ns (routing 0.482ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.536ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.106     1.065    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y259        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[428]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y259        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.103 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[428]/Q
                         net (fo=1, routed)           0.025     1.128    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[427]
    SLICE_X49Y258        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.142 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[427]_i_1/O
                         net (fo=1, routed)           0.021     1.163    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_340
    SLICE_X49Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.254     0.995    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]/C
                         clock pessimism              0.092     1.087    
    SLICE_X49Y258        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.133    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[427]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[228]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.053ns (43.089%)  route 0.070ns (56.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.120ns (routing 0.482ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.536ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.120     1.079    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y273        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y273        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.118 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[228]/Q
                         net (fo=1, routed)           0.049     1.167    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[227]
    SLICE_X43Y273        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     1.181 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[227]_i_1/O
                         net (fo=1, routed)           0.021     1.202    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_540
    SLICE_X43Y273        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.260     1.001    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y273        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[227]/C
                         clock pessimism              0.122     1.123    
    SLICE_X43Y273        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[535]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[534]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.097ns (48.645%)  route 0.102ns (51.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.798ns (routing 0.803ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.881ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     1.538    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824    -0.286 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.071    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.047 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.798     1.751    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[535]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y192        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.810 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[535]/Q
                         net (fo=2, routed)           0.089     1.900    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[534]
    SLICE_X46Y191        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.038     1.938 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[534]_i_1/O
                         net (fo=1, routed)           0.013     1.951    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg[534]_i_1_n_0
    SLICE_X46Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[534]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.039     1.684    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[534]/C
                         clock pessimism              0.171     1.855    
    SLICE_X46Y191        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.916    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[534]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.119ns (routing 0.482ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.536ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.119     1.078    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y261        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y261        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.117 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[389]/Q
                         net (fo=1, routed)           0.049     1.166    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[388]
    SLICE_X43Y261        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.188 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[388]_i_1/O
                         net (fo=1, routed)           0.024     1.212    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_379
    SLICE_X43Y261        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.266     1.007    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y261        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[388]/C
                         clock pessimism              0.122     1.129    
    SLICE_X43Y261        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.175    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[388]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.061ns (44.853%)  route 0.075ns (55.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.116ns (routing 0.482ns, distribution 0.634ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.536ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.116     1.075    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X39Y272        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y272        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.114 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[247]/Q
                         net (fo=1, routed)           0.049     1.163    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[246]
    SLICE_X40Y272        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.185 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[246]_i_1/O
                         net (fo=1, routed)           0.026     1.211    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_521
    SLICE_X40Y272        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.264     1.005    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y272        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[246]/C
                         clock pessimism              0.122     1.127    
    SLICE_X40Y272        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.173    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[246]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[331]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.437%)  route 0.066ns (51.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.111ns (routing 0.482ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.536ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.111     1.070    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X49Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y258        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.109 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[332]/Q
                         net (fo=1, routed)           0.051     1.160    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[331]
    SLICE_X48Y258        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.183 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[331]_i_1/O
                         net (fo=1, routed)           0.015     1.198    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_436
    SLICE_X48Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[331]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.250     0.991    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y258        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[331]/C
                         clock pessimism              0.122     1.113    
    SLICE_X48Y258        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.159    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[331]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         2.500       1.210      BUFGCE_X0Y25   clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCM_X0Y1      clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X39Y196  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X38Y184  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X38Y194  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         2.500       1.950      SLICE_X40Y197  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X39Y196  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X39Y196  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X40Y187  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X42Y199  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X39Y196  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.250       0.975      SLICE_X39Y196  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         10.000      8.710      BUFGCE_X0Y24  clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X0Y1     clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[715]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.410ns  (logic 0.460ns (32.623%)  route 0.950ns (67.377%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 9.189 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.044ns (routing 0.881ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.257ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.044     9.189    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y194        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[715]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y194        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     9.268 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[715]/Q
                         net (fo=2, routed)           0.298     9.566    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[714]
    SLICE_X46Y195        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     9.716 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[11]_i_23/O
                         net (fo=1, routed)           0.017     9.733    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[11]_i_23_n_0
    SLICE_X46Y195        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     9.800 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[11]_i_11/O
                         net (fo=1, routed)           0.276    10.076    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_2_2
    SLICE_X41Y194        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088    10.164 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_5/O
                         net (fo=1, routed)           0.202    10.366    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_5_n_0
    SLICE_X43Y189        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037    10.403 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.099    10.502    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_2_n_0
    SLICE_X41Y189        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    10.541 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.058    10.599    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[11]
    SLICE_X41Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.351    11.481    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.062    11.543    
                         clock uncertainty           -0.217    11.326    
    SLICE_X41Y189        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.351    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[524]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.404ns  (logic 0.386ns (27.492%)  route 1.018ns (72.508%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 9.169 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.024ns (routing 0.881ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.257ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.024     9.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y195        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[524]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y195        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     9.249 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[524]/Q
                         net (fo=2, routed)           0.343     9.592    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[523]
    SLICE_X38Y194        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     9.681 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[12]_i_22/O
                         net (fo=1, routed)           0.009     9.690    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[12]_i_22_n_0
    SLICE_X38Y194        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.753 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[12]_i_11/O
                         net (fo=1, routed)           0.270    10.023    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_2
    SLICE_X40Y194        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052    10.075 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.263    10.338    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_5_n_0
    SLICE_X41Y191        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052    10.390 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.084    10.474    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_2_n_0
    SLICE_X42Y191        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050    10.524 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.049    10.573    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[12]
    SLICE_X42Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.349    11.479    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X42Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.062    11.541    
                         clock uncertainty           -0.217    11.324    
    SLICE_X42Y191        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.349    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[330]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.394ns  (logic 0.482ns (34.576%)  route 0.912ns (65.424%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 9.178 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.033ns (routing 0.881ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.257ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.033     9.178    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y194        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[330]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y194        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     9.255 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[330]/Q
                         net (fo=2, routed)           0.218     9.473    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[329]
    SLICE_X43Y196        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.625 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[10]_i_20/O
                         net (fo=1, routed)           0.014     9.639    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[10]_i_20_n_0
    SLICE_X43Y196        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     9.705 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[10]_i_10/O
                         net (fo=1, routed)           0.257     9.962    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_1
    SLICE_X39Y196        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097    10.059 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.266    10.325    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_5_n_0
    SLICE_X41Y190        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    10.378 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.090    10.468    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_2_n_0
    SLICE_X41Y190        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037    10.505 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.067    10.572    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[10]
    SLICE_X41Y190        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.351    11.481    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y190        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.062    11.543    
                         clock uncertainty           -0.217    11.326    
    SLICE_X41Y190        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.351    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.348ns  (logic 0.373ns (27.673%)  route 0.975ns (72.327%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.684ns = ( 9.184 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.039ns (routing 0.881ns, distribution 1.158ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.257ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.039     9.184    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     9.262 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[659]/Q
                         net (fo=2, routed)           0.209     9.471    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[658]
    SLICE_X44Y190        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     9.522 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[19]_i_22/O
                         net (fo=1, routed)           0.021     9.543    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[19]_i_22_n_0
    SLICE_X44Y190        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.611 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[19]_i_10/O
                         net (fo=1, routed)           0.231     9.842    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_2
    SLICE_X44Y186        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.932 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           0.217    10.149    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_4_n_0
    SLICE_X48Y186        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051    10.200 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.247    10.447    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_2_n_0
    SLICE_X45Y186        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035    10.482 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.050    10.532    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[19]
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.350    11.480    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.062    11.542    
                         clock uncertainty           -0.217    11.325    
    SLICE_X45Y186        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.350    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[550]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.342ns  (logic 0.480ns (35.767%)  route 0.862ns (64.233%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.685ns = ( 9.185 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.040ns (routing 0.881ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.257ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.040     9.185    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y198        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[550]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y198        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     9.266 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[550]/Q
                         net (fo=2, routed)           0.206     9.472    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[549]
    SLICE_X43Y198        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     9.617 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[6]_i_22/O
                         net (fo=1, routed)           0.025     9.642    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[6]_i_22_n_0
    SLICE_X43Y198        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.711 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[6]_i_11/O
                         net (fo=1, routed)           0.242     9.953    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_2
    SLICE_X45Y196        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097    10.050 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_5/O
                         net (fo=1, routed)           0.228    10.278    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_5_n_0
    SLICE_X41Y192        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.315 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.089    10.404    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_2_n_0
    SLICE_X41Y192        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    10.455 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.072    10.527    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[6]
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.361    11.491    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.062    11.553    
                         clock uncertainty           -0.217    11.336    
    SLICE_X41Y192        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.361    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.354ns  (logic 0.517ns (38.170%)  route 0.837ns (61.830%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 9.154 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.009ns (routing 0.881ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.257ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.009     9.154    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     9.233 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[283]/Q
                         net (fo=2, routed)           0.295     9.528    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[282]
    SLICE_X49Y191        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     9.673 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[27]_i_19/O
                         net (fo=1, routed)           0.025     9.698    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[27]_i_19_n_0
    SLICE_X49Y191        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     9.767 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[27]_i_9/O
                         net (fo=1, routed)           0.137     9.904    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2_2
    SLICE_X48Y190        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123    10.027 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_4/O
                         net (fo=1, routed)           0.229    10.256    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_4_n_0
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    10.291 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2/O
                         net (fo=1, routed)           0.133    10.424    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_2_n_0
    SLICE_X46Y188        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066    10.490 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.018    10.508    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[27]
    SLICE_X46Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.348    11.478    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X46Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.062    11.540    
                         clock uncertainty           -0.217    11.323    
    SLICE_X46Y188        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.348    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.319ns  (logic 0.439ns (33.285%)  route 0.880ns (66.715%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.688ns = ( 9.188 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.043ns (routing 0.881ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.257ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.043     9.188    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y189        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.266 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[143]/Q
                         net (fo=2, routed)           0.291     9.557    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[142]
    SLICE_X44Y189        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     9.647 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[15]_i_18/O
                         net (fo=1, routed)           0.017     9.664    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[15]_i_18_n_0
    SLICE_X44Y189        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     9.731 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[15]_i_8/O
                         net (fo=1, routed)           0.200     9.931    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2_0
    SLICE_X43Y189        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     9.983 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_4/O
                         net (fo=1, routed)           0.206    10.189    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_4_n_0
    SLICE_X43Y185        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053    10.242 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.094    10.336    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_2_n_0
    SLICE_X43Y185        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099    10.435 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.072    10.507    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[15]
    SLICE_X43Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.356    11.486    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.062    11.548    
                         clock uncertainty           -0.217    11.331    
    SLICE_X43Y185        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.356    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         11.356    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[648]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.316ns  (logic 0.510ns (38.755%)  route 0.806ns (61.245%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns = ( 9.192 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.047ns (routing 0.881ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.257ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.047     9.192    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y198        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[648]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.272 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[648]/Q
                         net (fo=2, routed)           0.248     9.520    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[647]
    SLICE_X40Y197        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     9.610 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_23/O
                         net (fo=1, routed)           0.011     9.621    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[8]_i_23_n_0
    SLICE_X40Y197        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     9.686 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[8]_i_11/O
                         net (fo=1, routed)           0.138     9.824    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_2
    SLICE_X40Y195        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     9.924 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.146    10.070    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_5_n_0
    SLICE_X39Y193        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    10.120 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.204    10.324    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_2_n_0
    SLICE_X41Y192        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125    10.449 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.059    10.508    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[8]
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.361    11.491    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X41Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.062    11.553    
                         clock uncertainty           -0.217    11.336    
    SLICE_X41Y192        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.361    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[636]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.336ns  (logic 0.575ns (43.041%)  route 0.761ns (56.959%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 9.137 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.992ns (routing 0.881ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.257ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.992     9.137    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y196        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[636]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y196        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     9.217 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[636]/Q
                         net (fo=2, routed)           0.213     9.430    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[635]
    SLICE_X48Y196        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     9.552 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_21/O
                         net (fo=1, routed)           0.009     9.561    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[28]_i_21_n_0
    SLICE_X48Y196        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     9.624 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[28]_i_10/O
                         net (fo=1, routed)           0.214     9.838    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_2
    SLICE_X48Y190        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     9.986 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.216    10.202    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_4_n_0
    SLICE_X46Y189        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    10.239 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           0.050    10.289    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_2_n_0
    SLICE_X46Y189        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    10.414 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.059    10.473    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[28]
    SLICE_X46Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.344    11.474    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X46Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.062    11.536    
                         clock uncertainty           -0.217    11.319    
    SLICE_X46Y189        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.344    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@7.500ns)
  Data Path Delay:        1.305ns  (logic 0.414ns (31.723%)  route 0.891ns (68.277%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 9.166 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.021ns (routing 0.881ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.257ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     7.635    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     7.663 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     9.234    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362     6.872 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     7.117    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.145 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.021     9.166    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y197        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     9.245 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[289]/Q
                         net (fo=2, routed)           0.303     9.548    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[288]
    SLICE_X47Y197        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     9.647 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_20/O
                         net (fo=1, routed)           0.010     9.657    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[1]_i_20_n_0
    SLICE_X47Y197        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     9.721 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[1]_i_10/O
                         net (fo=1, routed)           0.233     9.954    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_1
    SLICE_X46Y192        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100    10.054 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_5/O
                         net (fo=1, routed)           0.145    10.199    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_5_n_0
    SLICE_X45Y190        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035    10.234 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.133    10.367    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_2_n_0
    SLICE_X44Y189        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037    10.404 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.067    10.471    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[1]
    SLICE_X44Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.345    11.475    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X44Y189        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.062    11.537    
                         clock uncertainty           -0.217    11.320    
    SLICE_X44Y189        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.345    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.076ns (23.923%)  route 0.242ns (76.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.115ns (routing 0.482ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.176ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.115     1.074    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/pl_clk1
    SLICE_X42Y200        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.113 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_status_done_reg/Q
                         net (fo=2, routed)           0.233     1.345    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_test1_o_status_done
    SLICE_X43Y191        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.382 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/fw_read_status32_reg[12]_i_1/O
                         net (fo=1, routed)           0.009     1.391    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg[12]
    SLICE_X43Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.948     1.064    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X43Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]/C
                         clock pessimism             -0.043     1.021    
                         clock uncertainty            0.217     1.238    
    SLICE_X43Y191        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.285    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.073ns (21.841%)  route 0.261ns (78.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.118ns (routing 0.482ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.176ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.118     1.077    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y190        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.115 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg_rep__3/Q
                         net (fo=103, routed)         0.237     1.352    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/test1_enable_reg_rep__3_n_0
    SLICE_X40Y191        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.387 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1/O
                         net (fo=1, routed)           0.024     1.411    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_i_1_n_0
    SLICE_X40Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.956     1.072    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X40Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg/C
                         clock pessimism             -0.043     1.029    
                         clock uncertainty            0.217     1.246    
    SLICE_X40Y191        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.292    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/error_w_execute_cfg_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_status_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.061ns (17.831%)  route 0.281ns (82.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.176ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.114     1.073    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/pl_clk1
    SLICE_X40Y198        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_status_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y198        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.112 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_status_done_reg/Q
                         net (fo=2, routed)           0.264     1.376    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/sm_test2_o_status_done
    SLICE_X42Y192        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     1.398 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test2_inst/fw_read_status32_reg[13]_i_1/O
                         net (fo=1, routed)           0.017     1.415    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg[13]
    SLICE_X42Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.950     1.066    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/S_AXI_ACLK
    SLICE_X42Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[13]/C
                         clock pessimism             -0.043     1.023    
                         clock uncertainty            0.217     1.240    
    SLICE_X42Y192        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.286    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/fw_read_status32_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.130ns (36.043%)  route 0.231ns (63.957%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.176ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.112     1.071    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y188        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.110 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[466]/Q
                         net (fo=2, routed)           0.081     1.190    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[465]
    SLICE_X45Y188        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.212 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_20/O
                         net (fo=1, routed)           0.008     1.220    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[18]_i_20_n_0
    SLICE_X45Y188        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     1.230 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[18]_i_9/O
                         net (fo=1, routed)           0.062     1.292    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_1
    SLICE_X45Y186        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.306 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           0.024     1.330    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_4_n_0
    SLICE_X45Y186        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.353 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.040     1.393    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_2_n_0
    SLICE_X45Y186        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.415 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.016     1.431    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[18]
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.947     1.063    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.043     1.020    
                         clock uncertainty            0.217     1.237    
    SLICE_X45Y186        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.283    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[259]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.106ns (28.442%)  route 0.267ns (71.558%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.106ns (routing 0.482ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.176ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.106     1.065    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[259]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y199        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.103 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[259]/Q
                         net (fo=2, routed)           0.055     1.157    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[258]
    SLICE_X44Y197        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     1.171 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[3]_i_20/O
                         net (fo=1, routed)           0.016     1.187    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[3]_i_20_n_0
    SLICE_X44Y197        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.198 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[3]_i_10/O
                         net (fo=1, routed)           0.086     1.284    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2_1
    SLICE_X45Y194        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.298 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_5/O
                         net (fo=1, routed)           0.072     1.370    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_5_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.384 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2/O
                         net (fo=1, routed)           0.021     1.405    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_2_n_0
    SLICE_X45Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.420 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.017     1.437    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[3]
    SLICE_X45Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.950     1.066    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y191        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.043     1.023    
                         clock uncertainty            0.217     1.240    
    SLICE_X45Y191        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.286    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[249]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.175ns (46.213%)  route 0.204ns (53.787%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.094ns (routing 0.482ns, distribution 0.612ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.176ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.094     1.053    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.092 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[249]/Q
                         net (fo=2, routed)           0.028     1.120    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[248]
    SLICE_X48Y187        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.134 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[25]_i_18/O
                         net (fo=1, routed)           0.008     1.142    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[25]_i_18_n_0
    SLICE_X48Y187        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     1.152 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[25]_i_8/O
                         net (fo=1, routed)           0.066     1.218    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_2_0
    SLICE_X48Y188        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     1.268 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_4/O
                         net (fo=1, routed)           0.021     1.289    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_4_n_0
    SLICE_X48Y188        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.303 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.075     1.378    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_2_n_0
    SLICE_X47Y188        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.426 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.006     1.432    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[25]
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.941     1.057    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X47Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.043     1.014    
                         clock uncertainty            0.217     1.231    
    SLICE_X47Y188        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.278    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.145ns (38.392%)  route 0.233ns (61.608%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.115ns (routing 0.482ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.176ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.115     1.074    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y187        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.114 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[372]/Q
                         net (fo=2, routed)           0.052     1.165    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[371]
    SLICE_X46Y187        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.187 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[20]_i_19/O
                         net (fo=1, routed)           0.016     1.203    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[20]_i_19_n_0
    SLICE_X46Y187        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.214 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[20]_i_9/O
                         net (fo=1, routed)           0.064     1.278    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_1
    SLICE_X45Y186        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.313 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4/O
                         net (fo=1, routed)           0.045     1.358    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_4_n_0
    SLICE_X45Y185        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.373 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           0.040     1.413    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_2_n_0
    SLICE_X45Y185        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.435 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.016     1.451    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[20]
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.947     1.063    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.043     1.020    
                         clock uncertainty            0.217     1.237    
    SLICE_X45Y185        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.283    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.023%)  route 0.240ns (62.977%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.112ns (routing 0.482ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.176ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.112     1.071    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X40Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y192        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.109 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[109]/Q
                         net (fo=2, routed)           0.027     1.136    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[108]
    SLICE_X40Y192        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.150 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[13]_i_18/O
                         net (fo=1, routed)           0.016     1.166    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[13]_i_18_n_0
    SLICE_X40Y192        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.177 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[13]_i_9/O
                         net (fo=1, routed)           0.097     1.274    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2_0
    SLICE_X41Y192        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.315 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_5/O
                         net (fo=1, routed)           0.052     1.367    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_5_n_0
    SLICE_X43Y192        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.381 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.027     1.408    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_2_n_0
    SLICE_X43Y192        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.431 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.021     1.452    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[13]
    SLICE_X43Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.947     1.063    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X43Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.043     1.020    
                         clock uncertainty            0.217     1.237    
    SLICE_X43Y192        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.283    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.122ns (31.307%)  route 0.268ns (68.692%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.176ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.109     1.068    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.106 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/Q
                         net (fo=2, routed)           0.029     1.134    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[118]
    SLICE_X46Y185        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.148 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[23]_i_19/O
                         net (fo=1, routed)           0.016     1.164    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[23]_i_19_n_0
    SLICE_X46Y185        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.175 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[23]_i_10/O
                         net (fo=1, routed)           0.115     1.290    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4_0
    SLICE_X46Y185        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.313 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_6/O
                         net (fo=1, routed)           0.048     1.361    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_6_n_0
    SLICE_X45Y185        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.383 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4/O
                         net (fo=1, routed)           0.043     1.426    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_4_n_0
    SLICE_X45Y185        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.440 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.017     1.457    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[23]
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.947     1.063    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X45Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.043     1.020    
                         clock uncertainty            0.217     1.237    
    SLICE_X45Y185        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.283    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.106ns (26.863%)  route 0.289ns (73.136%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    1.064ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.105ns (routing 0.482ns, distribution 0.623ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.176ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.105     1.064    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X43Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.102 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[578]/Q
                         net (fo=2, routed)           0.059     1.161    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/p_0_in__0[577]
    SLICE_X44Y199        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     1.175 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[2]_i_22/O
                         net (fo=1, routed)           0.016     1.191    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata[2]_i_22_n_0
    SLICE_X44Y199        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     1.202 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/axi_rdata_reg[2]_i_11/O
                         net (fo=1, routed)           0.093     1.295    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_2
    SLICE_X46Y196        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.309 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           0.049     1.358    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_5_n_0
    SLICE_X46Y194        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.372 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.051     1.423    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_2_n_0
    SLICE_X46Y192        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     1.438 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.021     1.459    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/mem_rddout_i[2]
    SLICE_X46Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.947     1.063    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/S_AXI_ACLK
    SLICE_X46Y192        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.043     1.020    
                         clock uncertainty            0.217     1.237    
    SLICE_X46Y192        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.283    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[151]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[151]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[151]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[151]
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[245]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[245]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[245]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[245]
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[247]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[247]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[247]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[247]
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[87]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.169    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[87]
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[152]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[152]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.170    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[152]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[246]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[246]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[246]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     4.170    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[246]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[248]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[248]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[248]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     4.170    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[248]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.190ns (8.442%)  route 2.061ns (91.558%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 4.252 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.803ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.605     3.887    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.799     4.252    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y186        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[88]/C
                         clock pessimism              0.126     4.379    
                         clock uncertainty           -0.148     4.230    
    SLICE_X46Y186        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     4.170    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[88]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.190ns (8.463%)  route 2.055ns (91.537%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 4.248 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.803ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.599     3.881    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.795     4.248    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]/C
                         clock pessimism              0.126     4.374    
                         clock uncertainty           -0.148     4.226    
    SLICE_X46Y185        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.165    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[119]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[213]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.190ns (8.463%)  route 2.055ns (91.537%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 4.248 - 2.500 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.473ns (routing 0.286ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.803ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.473     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X38Y109        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.715 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[10]/Q
                         net (fo=4, routed)           1.167     2.882    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0[10]
    SLICE_X40Y188        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     2.919 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9/O
                         net (fo=1, routed)           0.195     3.114    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_9_n_0
    SLICE_X41Y191        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     3.151 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sm_testx_o_scanchain_reg[767]_i_5/O
                         net (fo=1, routed)           0.094     3.245    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg_reg[0]_0
    SLICE_X41Y193        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.037     3.282 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_o_scanchain_reg[767]_i_1/O
                         net (fo=768, routed)         0.599     3.881    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_769
    SLICE_X46Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[213]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     2.605    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     2.630 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     4.038    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824     2.214 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.429    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.453 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.795     4.248    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X46Y185        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[213]/C
                         clock pessimism              0.126     4.374    
                         clock uncertainty           -0.148     4.226    
    SLICE_X46Y185        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.165    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_o_scanchain_reg_reg[213]
  -------------------------------------------------------------------
                         required time                          4.165    
                         arrival time                          -3.881    
  -------------------------------------------------------------------
                         slack                                  0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/bxclk_ana_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.115ns (30.839%)  route 0.258ns (69.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.365ns (routing 0.257ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.881ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.365     1.495    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/S_AXI_ACLK
    SLICE_X37Y183        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y183        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.553 f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/sw_write32_0_reg[30]/Q
                         net (fo=8, routed)           0.234     1.787    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/Q[16]
    SLICE_X39Y188        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     1.844 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/bxclk_ana_ff_i_1/O
                         net (fo=1, routed)           0.024     1.868    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/bxclk_ana_ff_reg_0
    SLICE_X39Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/bxclk_ana_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.032     1.677    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/pl_clk1
    SLICE_X39Y188        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/bxclk_ana_ff_reg/C
                         clock pessimism             -0.062     1.615    
                         clock uncertainty            0.148     1.763    
    SLICE_X39Y188        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.823    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/bxclks_generators_inst/bxclk_ana_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[16][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.153ns (37.463%)  route 0.255ns (62.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.355ns (routing 0.257ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.051ns (routing 0.881ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.355     1.485    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y263        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y263        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.543 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[16][6]/Q
                         net (fo=3, routed)           0.225     1.768    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[271][6]
    SLICE_X44Y264        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.095     1.863 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[262]_i_1/O
                         net (fo=1, routed)           0.030     1.893    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_505
    SLICE_X44Y264        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.051     1.696    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y264        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[262]/C
                         clock pessimism             -0.062     1.634    
                         clock uncertainty            0.148     1.782    
    SLICE_X44Y264        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.842    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[262]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[4][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.082ns (21.187%)  route 0.305ns (78.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.335ns (routing 0.257ns, distribution 1.078ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.881ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.335     1.465    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X50Y275        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y275        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.525 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[4][12]/Q
                         net (fo=3, routed)           0.270     1.795    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[79][12]
    SLICE_X50Y275        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.817 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[76]_i_1/O
                         net (fo=1, routed)           0.035     1.852    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_691
    SLICE_X50Y275        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.007     1.652    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X50Y275        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[76]/C
                         clock pessimism             -0.062     1.590    
                         clock uncertainty            0.148     1.738    
    SLICE_X50Y275        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.798    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[43][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[702]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.082ns (21.004%)  route 0.308ns (78.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.332ns (routing 0.257ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.881ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.332     1.462    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X48Y266        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[43][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y266        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.522 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[43][14]/Q
                         net (fo=3, routed)           0.284     1.806    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[703][14]
    SLICE_X48Y266        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.828 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[702]_i_1/O
                         net (fo=1, routed)           0.024     1.852    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_65
    SLICE_X48Y266        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[702]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.991     1.636    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X48Y266        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[702]/C
                         clock pessimism             -0.062     1.574    
                         clock uncertainty            0.148     1.722    
    SLICE_X48Y266        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.782    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[702]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.083ns (20.460%)  route 0.323ns (79.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.344ns (routing 0.257ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.881ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.344     1.474    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X45Y274        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y274        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.534 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[2][2]/Q
                         net (fo=3, routed)           0.301     1.834    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[47][2]
    SLICE_X45Y274        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.857 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[34]_i_1/O
                         net (fo=1, routed)           0.022     1.879    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_733
    SLICE_X45Y274        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.018     1.663    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X45Y274        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[34]/C
                         clock pessimism             -0.062     1.601    
                         clock uncertainty            0.148     1.749    
    SLICE_X45Y274        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.809    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[356]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.095ns (23.092%)  route 0.316ns (76.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.357ns (routing 0.257ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.881ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.357     1.487    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X44Y261        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.547 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[22][4]/Q
                         net (fo=3, routed)           0.281     1.828    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[367][4]
    SLICE_X44Y261        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.863 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[356]_i_1/O
                         net (fo=1, routed)           0.035     1.898    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_411
    SLICE_X44Y261        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.035     1.680    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X44Y261        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[356]/C
                         clock pessimism             -0.062     1.618    
                         clock uncertainty            0.148     1.766    
    SLICE_X44Y261        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.826    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[356]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.079ns (26.541%)  route 0.219ns (73.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      0.847ns (routing 0.156ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.536ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.847     0.940    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y276        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y276        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.978 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[9][6]/Q
                         net (fo=3, routed)           0.193     1.170    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[159][6]
    SLICE_X41Y276        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     1.211 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[150]_i_1/O
                         net (fo=1, routed)           0.026     1.237    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_617
    SLICE_X41Y276        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.268     1.009    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y276        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[150]/C
                         clock pessimism             -0.043     0.966    
                         clock uncertainty            0.148     1.115    
    SLICE_X41Y276        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.161    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[150]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[36][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[584]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.082ns (19.825%)  route 0.332ns (80.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.355ns (routing 0.257ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.881ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.355     1.485    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y267        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[36][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y267        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.545 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[36][8]/Q
                         net (fo=3, routed)           0.310     1.854    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[591][8]
    SLICE_X42Y267        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.876 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[584]_i_1/O
                         net (fo=1, routed)           0.022     1.898    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_183
    SLICE_X42Y267        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[584]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.029     1.674    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X42Y267        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[584]/C
                         clock pessimism             -0.062     1.612    
                         clock uncertainty            0.148     1.760    
    SLICE_X42Y267        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.820    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[584]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[20][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.082ns (20.227%)  route 0.323ns (79.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.370ns (routing 0.257ns, distribution 1.113ns)
  Clock Net Delay (Destination): 2.035ns (routing 0.881ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.370     1.500    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y259        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[20][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y259        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.560 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[20][3]/Q
                         net (fo=3, routed)           0.288     1.848    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[335][3]
    SLICE_X41Y259        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.870 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[323]_i_1/O
                         net (fo=1, routed)           0.035     1.905    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_444
    SLICE_X41Y259        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.035     1.680    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X41Y259        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[323]/C
                         clock pessimism             -0.062     1.618    
                         clock uncertainty            0.148     1.766    
    SLICE_X41Y259        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.826    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[323]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[7][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.082ns (19.674%)  route 0.335ns (80.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.353ns (routing 0.257ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.881ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.353     1.483    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X47Y276        FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[7][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y276        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.543 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_0_reg_reg[7][15]/Q
                         net (fo=3, routed)           0.311     1.854    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg_reg[127][15]
    SLICE_X47Y278        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.876 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst/sm_testx_i_scanchain_reg[127]_i_1/O
                         net (fo=1, routed)           0.024     1.900    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/ip2_test1_inst_n_640
    SLICE_X47Y278        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.029     1.674    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/pl_clk1
    SLICE_X47Y278        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[127]/C
                         clock pessimism             -0.062     1.612    
                         clock uncertainty            0.148     1.760    
    SLICE_X47Y278        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.820    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/sm_testx_i_scanchain_reg_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[107][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.105ns (2.583%)  route 3.960ns (97.417%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.257ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.124     5.851    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y44         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[107][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.331    11.461    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y44         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[107][15]/C
                         clock pessimism              0.062    11.523    
                         clock uncertainty           -0.130    11.393    
    SLICE_X41Y44         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.327    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[107][15]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[110][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.105ns (2.583%)  route 3.960ns (97.417%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.257ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.124     5.851    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y44         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[110][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.331    11.461    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y44         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[110][3]/C
                         clock pessimism              0.062    11.523    
                         clock uncertainty           -0.130    11.393    
    SLICE_X41Y44         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.327    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[110][3]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[116][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.105ns (2.586%)  route 3.956ns (97.414%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.257ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.120     5.847    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y36         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[116][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.327    11.457    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y36         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[116][7]/C
                         clock pessimism              0.062    11.519    
                         clock uncertainty           -0.130    11.389    
    SLICE_X37Y36         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.323    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[116][7]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[121][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.105ns (2.586%)  route 3.956ns (97.414%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 11.457 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.257ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.120     5.847    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X37Y36         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[121][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.327    11.457    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X37Y36         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[121][7]/C
                         clock pessimism              0.062    11.519    
                         clock uncertainty           -0.130    11.389    
    SLICE_X37Y36         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.323    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[121][7]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.105ns (2.582%)  route 3.962ns (97.418%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 11.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.257ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.126     5.853    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y47         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.333    11.463    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y47         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][0]/C
                         clock pessimism              0.062    11.525    
                         clock uncertainty           -0.130    11.395    
    SLICE_X41Y47         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.329    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[84][0]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.105ns (2.582%)  route 3.962ns (97.418%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 11.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.257ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.126     5.853    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y47         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.333    11.463    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y47         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][0]/C
                         clock pessimism              0.062    11.525    
                         clock uncertainty           -0.130    11.395    
    SLICE_X41Y47         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.329    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][0]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.105ns (2.582%)  route 3.962ns (97.418%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 11.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.257ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.126     5.853    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y47         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.333    11.463    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y47         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][3]/C
                         clock pessimism              0.062    11.525    
                         clock uncertainty           -0.130    11.395    
    SLICE_X41Y47         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.329    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[90][3]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.105ns (2.586%)  route 3.956ns (97.414%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 11.458 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.257ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.120     5.847    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y40         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.328    11.458    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y40         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][13]/C
                         clock pessimism              0.062    11.520    
                         clock uncertainty           -0.130    11.390    
    SLICE_X41Y40         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.324    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][13]
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.105ns (2.585%)  route 3.957ns (97.415%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.257ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.121     5.848    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y41         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.329    11.459    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y41         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][15]/C
                         clock pessimism              0.062    11.521    
                         clock uncertainty           -0.130    11.391    
    SLICE_X41Y41         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.325    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][15]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.105ns (2.585%)  route 3.957ns (97.415%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.286ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.257ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.623     1.786    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y190        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.863 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.836     3.699    clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=8453, routed)        2.121     5.848    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ARESETN
    SLICE_X41Y41         FDCE                                         f  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.329    11.459    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/S_AXI_ACLK
    SLICE_X41Y41         FDCE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][3]/C
                         clock pessimism              0.062    11.521    
                         clock uncertainty           -0.130    11.391    
    SLICE_X41Y41         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.325    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/fw_ip2_inst/com_config_write_regs_inst/w_cfg_array_1_reg_reg[105][3]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  5.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.128     1.014    
    SLICE_X23Y188        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.994    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.128     1.014    
    SLICE_X23Y188        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.994    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.128     1.014    
    SLICE_X23Y188        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.994    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.128     1.014    
    SLICE_X23Y188        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.994    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.097ns (44.235%)  route 0.122ns (55.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.176ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.087     1.222    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y188        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.029     1.145    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y188        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.128     1.017    
    SLICE_X22Y188        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     0.997    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.097ns (44.235%)  route 0.122ns (55.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.176ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.087     1.222    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y188        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.029     1.145    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y188        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.128     1.017    
    SLICE_X22Y188        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     0.997    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.097ns (44.235%)  route 0.122ns (55.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.176ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.087     1.222    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X22Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.029     1.145    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.128     1.017    
    SLICE_X22Y188        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     0.997    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.097ns (44.235%)  route 0.122ns (55.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.176ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.087     1.222    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X22Y188        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.029     1.145    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y188        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.128     1.017    
    SLICE_X22Y188        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                     -0.020     0.997    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.176ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.022     1.138    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.128     1.010    
    SLICE_X23Y188        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.990    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.097ns (45.480%)  route 0.116ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.003ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.910ns (routing 0.156ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.176ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.910     1.003    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y188        FDRE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.041 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.035     1.075    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X22Y188        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.134 f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     1.216    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y188        FDCE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.022     1.138    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y188        FDCE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.128     1.010    
    SLICE_X23Y188        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.990    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.226    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.925ns  (logic 0.150ns (16.216%)  route 0.775ns (83.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.431ns (routing 0.257ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.477     0.477    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y184        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     0.627 r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     0.925    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y184        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.431     1.561    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y184        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.060ns (14.388%)  route 0.357ns (85.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.001ns (routing 0.176ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.252     0.252    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y184        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.312 r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     0.417    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y184        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.001     1.117    clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y184        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 0.076ns (3.959%)  route 1.844ns (96.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.257ns, distribution 1.045ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         1.844     3.695    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y103        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.302     1.432    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y103        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.920ns  (logic 0.076ns (3.959%)  route 1.844ns (96.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.257ns, distribution 1.045ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         1.844     3.695    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y103        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.302     1.432    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y103        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.076ns (6.953%)  route 1.017ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.257ns, distribution 1.197ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         1.017     2.868    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y189        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.454     1.584    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y189        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.076ns (6.953%)  route 1.017ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.257ns, distribution 1.197ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         1.017     2.868    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y189        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.454     1.584    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y189        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.076ns (8.235%)  route 0.847ns (91.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.257ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.847     2.698    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y180        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.462     1.592    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y180        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.923ns  (logic 0.076ns (8.235%)  route 0.847ns (91.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.286ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.257ns, distribution 1.205ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.612     1.775    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.851 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.847     2.698    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y180        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.462     1.592    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y180        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.038ns (8.512%)  route 0.408ns (91.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.408     1.425    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y180        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y180        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.038ns (8.512%)  route 0.408ns (91.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.176ns, distribution 0.850ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.408     1.425    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y180        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.026     1.142    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y180        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.038ns (7.170%)  route 0.492ns (92.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.176ns, distribution 0.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.492     1.509    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y189        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.020     1.136    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y189        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.038ns (7.170%)  route 0.492ns (92.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.176ns, distribution 0.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.492     1.509    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X22Y189        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        1.020     1.136    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X22Y189        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.038ns (3.753%)  route 0.975ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.176ns, distribution 0.747ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.975     1.992    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y103        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.923     1.039    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y103        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.038ns (3.753%)  route 0.975ns (96.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.156ns, distribution 0.730ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.176ns, distribution 0.747ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.886     0.979    clock_wizard_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X26Y189        FDRE                                         r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y189        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.017 r  clock_wizard_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=289, routed)         0.975     1.992    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y103        FDPE                                         f  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=9721, routed)        0.923     1.039    clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y103        FDPE                                         r  clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.357ns  (logic 0.986ns (29.376%)  route 2.371ns (70.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.032ns (routing 0.881ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.032     1.677    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y196        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.756 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           2.371     4.127    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     5.034 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     5.034    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vin_test_trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.308ns  (logic 0.962ns (29.090%)  route 2.346ns (70.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.017ns (routing 0.881ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.017     1.662    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y197        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.738 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/Q
                         net (fo=1, routed)           2.346     4.084    vin_test_trig_out_OBUF
    Y3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     4.970 r  vin_test_trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.970    vin_test_trig_out
    Y3                                                                r  vin_test_trig_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.283ns  (logic 0.994ns (30.283%)  route 2.289ns (69.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.039ns (routing 0.881ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.039     1.684    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.763 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           2.289     4.052    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     4.967 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.967    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.231ns  (logic 0.984ns (30.456%)  route 2.247ns (69.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.039ns (routing 0.881ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.039     1.684    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.765 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           2.247     4.012    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.903     4.915 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     4.915    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.226ns  (logic 0.963ns (29.854%)  route 2.263ns (70.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.026ns (routing 0.881ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.026     1.671    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.748 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           2.263     4.011    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     4.897 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     4.897    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 0.974ns (30.566%)  route 2.213ns (69.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.026ns (routing 0.881ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.026     1.671    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.751 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           2.213     3.964    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     4.858 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.858    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.980ns (30.762%)  route 2.205ns (69.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.024ns (routing 0.881ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.571     1.734    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.362    -0.628 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.383    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.355 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        2.024     1.669    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X38Y194        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.749 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           2.205     3.954    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.900     4.854 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     4.854    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk_ana
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 0.416ns (28.234%)  route 1.058ns (71.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.114     1.073    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.111 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_ana_iob_reg/Q
                         net (fo=1, routed)           1.058     2.169    bxclk_ana_OBUF
    Y4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     2.547 r  bxclk_ana_OBUF_inst/O
                         net (fo=0)                   0.000     2.547    bxclk_ana
    Y4                                                                r  bxclk_ana (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            super_pixel_sel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.475ns  (logic 0.432ns (29.270%)  route 1.043ns (70.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.114     1.073    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X38Y194        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y194        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.113 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/super_pixel_sel_iob_reg/Q
                         net (fo=1, routed)           1.043     2.156    super_pixel_sel_OBUF
    W2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.392     2.548 r  super_pixel_sel_OBUF_inst/O
                         net (fo=0)                   0.000     2.548    super_pixel_sel
    W2                                                                r  super_pixel_sel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            bxclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.425ns (28.765%)  route 1.053ns (71.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.114ns (routing 0.482ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.114     1.073    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y187        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y187        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.112 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/bxclk_iob_reg/Q
                         net (fo=1, routed)           1.053     2.165    bxclk_OBUF
    AB4                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.551 r  bxclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.551    bxclk
    AB4                                                               r  bxclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reset_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.507ns  (logic 0.436ns (28.931%)  route 1.071ns (71.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.115ns (routing 0.482ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.115     1.074    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.115 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/reset_not_iob_reg/Q
                         net (fo=1, routed)           1.071     2.186    reset_not_OBUF
    W1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.581 r  reset_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.581    reset_not
    W1                                                                r  reset_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vin_test_trig_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.541ns  (logic 0.416ns (27.019%)  route 1.125ns (72.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.109ns (routing 0.482ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.109     1.068    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X40Y197        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.106 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/vin_test_trig_out_iob_reg/Q
                         net (fo=1, routed)           1.125     2.231    vin_test_trig_out_OBUF
    Y3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     2.609 r  vin_test_trig_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.609    vin_test_trig_out
    Y3                                                                r  vin_test_trig_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.542ns  (logic 0.446ns (28.927%)  route 1.096ns (71.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.115ns (routing 0.482ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.115     1.074    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X42Y199        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.113 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_in_iob_reg/Q
                         net (fo=1, routed)           1.096     2.209    scan_in_OBUF
    AC3                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.616 r  scan_in_OBUF_inst/O
                         net (fo=0)                   0.000     2.616    scan_in
    AC3                                                               r  scan_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            scan_load
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 0.438ns (28.263%)  route 1.112ns (71.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.116ns (routing 0.482ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.862     0.955    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.159    -0.204 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.058    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.041 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.116     1.075    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X39Y196        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.114 r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_load_iob_reg/Q
                         net (fo=1, routed)           1.112     2.226    scan_load_OBUF
    AB3                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     2.625 r  scan_load_OBUF_inst/O
                         net (fo=0)                   0.000     2.625    scan_load
    AB3                                                               r  scan_load (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.538ns (19.261%)  route 2.257ns (80.739%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.814ns (routing 0.803ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.538     0.538 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.538    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.538 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.257     2.795    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X38Y184        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        1.408     1.538    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.824    -0.286 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.071    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.047 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.814     1.767    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X38Y184        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scan_out
                            (input port)
  Destination:            clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.173ns (14.185%)  route 1.048ns (85.815%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.261ns (routing 0.536ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC1                                               0.000     0.000 r  scan_out (IN)
                         net (fo=0)                   0.000     0.000    scan_out_IBUF_inst/I
    AC1                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.173     0.173 r  scan_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.173    scan_out_IBUF_inst/OUT
    AC1                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.173 r  scan_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.048     1.221    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out
    SLICE_X38Y184        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    clock_wizard_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y65        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  clock_wizard_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9721, routed)        0.962     1.078    clock_wizard_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.522    -0.444 r  clock_wizard_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.278    clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.259 r  clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=1607, routed)        1.261     1.002    clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/pl_clk1
    SLICE_X38Y184        FDRE                                         r  clock_wizard_i/fw_top_v_0/inst/fw_top_inst/fw_ipx_wrap_inst/com_fw_to_dut_inst/scan_out_iob_reg/C





