// Seed: 2476972023
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd99,
    parameter id_2  = 32'd81
) (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 _id_2
);
  bit [1 'b0 : id_2] id_4;
  bit id_5;
  logic id_6;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  parameter id_7 = -1 | 1;
  localparam id_8 = id_7;
  logic [7:0] id_9;
  assign id_4 = -1;
  wire _id_10;
  always_latch @(negedge -1)
    @(posedge -1)
      @(1 or posedge id_9[1 : id_10])
        if (id_7) begin : LABEL_0
          id_4 <= id_10;
        end else id_5 = -1;
endmodule
