{
  "module_name": "exynos-ppmu.h",
  "hash_id": "cafe5cb6d75f0188149424084cf814d53c17e5aecaa6d5f2258b2662be6d5096",
  "original_prompt": "Ingested from linux-6.6.14/drivers/devfreq/event/exynos-ppmu.h",
  "human_readable_source": " \n \n\n#ifndef __EXYNOS_PPMU_H__\n#define __EXYNOS_PPMU_H__\n\nenum ppmu_state {\n\tPPMU_DISABLE = 0,\n\tPPMU_ENABLE,\n};\n\nenum ppmu_counter {\n\tPPMU_PMNCNT0 = 0,\n\tPPMU_PMNCNT1,\n\tPPMU_PMNCNT2,\n\tPPMU_PMNCNT3,\n\n\tPPMU_PMNCNT_MAX,\n};\n\n \nenum ppmu_event_type {\n\tPPMU_RO_BUSY_CYCLE_CNT\t= 0x0,\n\tPPMU_WO_BUSY_CYCLE_CNT\t= 0x1,\n\tPPMU_RW_BUSY_CYCLE_CNT\t= 0x2,\n\tPPMU_RO_REQUEST_CNT\t= 0x3,\n\tPPMU_WO_REQUEST_CNT\t= 0x4,\n\tPPMU_RO_DATA_CNT\t= 0x5,\n\tPPMU_WO_DATA_CNT\t= 0x6,\n\tPPMU_RO_LATENCY\t\t= 0x12,\n\tPPMU_WO_LATENCY\t\t= 0x16,\n};\n\nenum ppmu_reg {\n\t \n\tPPMU_PMNC\t\t= 0x00,\n\tPPMU_CNTENS\t\t= 0x10,\n\tPPMU_CNTENC\t\t= 0x20,\n\tPPMU_INTENS\t\t= 0x30,\n\tPPMU_INTENC\t\t= 0x40,\n\tPPMU_FLAG\t\t= 0x50,\n\n\t \n\tPPMU_CCNT\t\t= 0x100,\n\tPPMU_PMCNT0\t\t= 0x110,\n\tPPMU_PMCNT1\t\t= 0x120,\n\tPPMU_PMCNT2\t\t= 0x130,\n\tPPMU_PMCNT3_HIGH\t= 0x140,\n\tPPMU_PMCNT3_LOW\t\t= 0x150,\n\n\t \n\tPPMU_BEVT0SEL\t\t= 0x1000,\n\tPPMU_BEVT1SEL\t\t= 0x1100,\n\tPPMU_BEVT2SEL\t\t= 0x1200,\n\tPPMU_BEVT3SEL\t\t= 0x1300,\n\tPPMU_COUNTER_RESET\t= 0x1810,\n\tPPMU_READ_OVERFLOW_CNT\t= 0x1810,\n\tPPMU_READ_UNDERFLOW_CNT\t= 0x1814,\n\tPPMU_WRITE_OVERFLOW_CNT\t= 0x1850,\n\tPPMU_WRITE_UNDERFLOW_CNT = 0x1854,\n\tPPMU_READ_PENDING_CNT\t= 0x1880,\n\tPPMU_WRITE_PENDING_CNT\t= 0x1884\n};\n\n \n#define PPMU_PMNC_CC_RESET_SHIFT\t2\n#define PPMU_PMNC_COUNTER_RESET_SHIFT\t1\n#define PPMU_PMNC_ENABLE_SHIFT\t\t0\n#define PPMU_PMNC_START_MODE_MASK\tBIT(16)\n#define PPMU_PMNC_CC_DIVIDER_MASK\tBIT(3)\n#define PPMU_PMNC_CC_RESET_MASK\t\tBIT(2)\n#define PPMU_PMNC_COUNTER_RESET_MASK\tBIT(1)\n#define PPMU_PMNC_ENABLE_MASK\t\tBIT(0)\n\n \n#define PPMU_CCNT_MASK\t\t\tBIT(31)\n#define PPMU_PMCNT3_MASK\t\tBIT(3)\n#define PPMU_PMCNT2_MASK\t\tBIT(2)\n#define PPMU_PMCNT1_MASK\t\tBIT(1)\n#define PPMU_PMCNT0_MASK\t\tBIT(0)\n\n \n#define PPMU_PMNCT(x)\t\t\t(PPMU_PMCNT0 + (0x10 * x))\n#define PPMU_BEVTxSEL(x)\t\t(PPMU_BEVT0SEL + (0x100 * x))\n\n \nenum ppmu_v2_mode {\n\tPPMU_V2_MODE_MANUAL = 0,\n\tPPMU_V2_MODE_AUTO = 1,\n\tPPMU_V2_MODE_CIG = 2,\t \n};\n\nenum ppmu_v2_event_type {\n\tPPMU_V2_RO_DATA_CNT\t= 0x4,\n\tPPMU_V2_WO_DATA_CNT\t= 0x5,\n\n\tPPMU_V2_EVT3_RW_DATA_CNT = 0x22,\t \n};\n\nenum ppmu_V2_reg {\n\t \n\tPPMU_V2_PMNC\t\t= 0x04,\n\tPPMU_V2_CNTENS\t\t= 0x08,\n\tPPMU_V2_CNTENC\t\t= 0x0c,\n\tPPMU_V2_INTENS\t\t= 0x10,\n\tPPMU_V2_INTENC\t\t= 0x14,\n\tPPMU_V2_FLAG\t\t= 0x18,\n\n\t \n\tPPMU_V2_CCNT\t\t= 0x48,\n\tPPMU_V2_PMCNT0\t\t= 0x34,\n\tPPMU_V2_PMCNT1\t\t= 0x38,\n\tPPMU_V2_PMCNT2\t\t= 0x3c,\n\tPPMU_V2_PMCNT3_LOW\t= 0x40,\n\tPPMU_V2_PMCNT3_HIGH\t= 0x44,\n\n\t \n\tPPMU_V2_CIG_CFG0\t\t= 0x1c,\n\tPPMU_V2_CIG_CFG1\t\t= 0x20,\n\tPPMU_V2_CIG_CFG2\t\t= 0x24,\n\tPPMU_V2_CIG_RESULT\t= 0x28,\n\tPPMU_V2_CNT_RESET\t= 0x2c,\n\tPPMU_V2_CNT_AUTO\t\t= 0x30,\n\tPPMU_V2_CH_EV0_TYPE\t= 0x200,\n\tPPMU_V2_CH_EV1_TYPE\t= 0x204,\n\tPPMU_V2_CH_EV2_TYPE\t= 0x208,\n\tPPMU_V2_CH_EV3_TYPE\t= 0x20c,\n\tPPMU_V2_SM_ID_V\t\t= 0x220,\n\tPPMU_V2_SM_ID_A\t\t= 0x224,\n\tPPMU_V2_SM_OTHERS_V\t= 0x228,\n\tPPMU_V2_SM_OTHERS_A\t= 0x22c,\n\tPPMU_V2_INTERRUPT_RESET\t= 0x260,\n};\n\n \n#define PPMU_V2_PMNC_START_MODE_SHIFT\t20\n#define PPMU_V2_PMNC_START_MODE_MASK\t(0x3 << PPMU_V2_PMNC_START_MODE_SHIFT)\n\n#define PPMU_PMNC_CC_RESET_SHIFT\t2\n#define PPMU_PMNC_COUNTER_RESET_SHIFT\t1\n#define PPMU_PMNC_ENABLE_SHIFT\t\t0\n#define PPMU_PMNC_START_MODE_MASK\tBIT(16)\n#define PPMU_PMNC_CC_DIVIDER_MASK\tBIT(3)\n#define PPMU_PMNC_CC_RESET_MASK\t\tBIT(2)\n#define PPMU_PMNC_COUNTER_RESET_MASK\tBIT(1)\n#define PPMU_PMNC_ENABLE_MASK\t\tBIT(0)\n\n#define PPMU_V2_PMNCT(x)\t\t(PPMU_V2_PMCNT0 + (0x4 * x))\n#define PPMU_V2_CH_EVx_TYPE(x)\t\t(PPMU_V2_CH_EV0_TYPE + (0x4 * x))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}