<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Clock/Reset Report &mdash; noc_2d_ref_design_top</title>
<body>
<H1>Clock/Reset Report</H1>

<p>
ACE -- Achronix CAD Environment -- Version 8.7 -- Build  302850 -- Date 2022-03-17 11:00<br>
Design: noc_2d_ref_design_top - impl_1 - noc_2d_ref_design_top
<br>
Device: AC7t1500ES0 C3 0.85V 0C
<br>
Generated on Wed Jul 13 15:40:22 CST 2022
<br>
Host: OMEN.localdomain

</p>
<ul> 
<li> <A href='#summary'>Clock Summary</A> </li>
<li> <A href='#relations'>Clock Relationships</A> </li>
<li> <A href='#constraints'>Effective Clock Constraints</A> </li>
<li> <A href='#regions'>Clock Regions</A> </li></ul> 
<br><hr><br>
<h2> <A name='summary'>Clock Summary</A> </h2>
<p> This section shows a summary of each clock domain's effective target period, phase, and target frequency.  Clock constraints that were not specified by the user are highlighted in the table below.   <br clear=all></p>

<br>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Clock </th><th> Period </th><th> Phase </th><th> Target Frequency (MHz) </th></tr></thead>
<tr>
<td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 100.00ns </td><td> 0 </td><td> 10 </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td><td> 3200.00ps </td><td> 0 </td><td> 312.5 </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td><td> 3200.00ps </td><td> 0 </td><td> 312.5 </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td><td> 100.00ns </td><td> 0 </td><td> 10 </td></tr>
<tr>
<td> i_reg_clk </td><td> 5000.00ps </td><td> 0 </td><td> 200 </td></tr>
<tr>
<td> i_chk_clk </td><td> 2004.01ps </td><td> 0 </td><td> 499 </td></tr>
<tr>
<td> i_send_clk </td><td> 2000.00ps </td><td> 0 </td><td> 500 </td></tr>
</table>

<br><hr><br>
<h2> <A name='relations'>Clock Relationships</A> </h2>
<p> This section shows a table of clock relationships for each clock group, followed by a list of unrelated clock domains (if any).  Entries in the clock relationship tables indicate the frequency ratio of the clock row / clock column. <br clear=all></p>

<br>
<h3> Unrelated clocks </h3>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Unrelated Clock </th></tr></thead>
<tr>
<td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td></tr>
<tr>
<td> i_reg_clk </td></tr>
<tr>
<td> i_chk_clk </td></tr>
<tr>
<td> i_send_clk </td></tr>
</table>

<br>

<br><hr><br>
<h2> <A name='constraints'>Effective Clock Constraints</A> </h2>
<p> This section shows the set of resolved clock constraints. For set_false_path constraints, only those where both -to and -from are clocks are shown. <br clear=all></p>

<br>
<pre>create_clock v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK -period 100
set_clock_groups -asynchronous -group { v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK }

create_clock pll_sw_2_ref1_312p5_clk -period 3.2
set_clock_groups -asynchronous -group { pll_sw_2_ref1_312p5_clk }

create_clock pll_nw_2_ref0_312p5_clk -period 3.2
set_clock_groups -asynchronous -group { pll_nw_2_ref0_312p5_clk }

create_clock mcio_vio_45_10_clk -period 100
set_clock_groups -asynchronous -group { mcio_vio_45_10_clk }

create_clock i_reg_clk -period 5
set_clock_groups -asynchronous -group { i_reg_clk }

create_clock i_chk_clk -period 2.004008016
set_clock_groups -asynchronous -group { i_chk_clk }

create_clock i_send_clk -period 2
set_clock_groups -asynchronous -group { i_send_clk }

</pre>

<br>

<br><hr><br>
<h2> <A name='regions'>Clock Region Summary (3 clocks)</A> </h2>
<h3> Legend </h3>
<ul> 
<li> (t) - balanced trunk clock </li>
<li> (m) - mini trunk clock </li>
<li> (b) - branch clock </li>
<li> (/) - divider </li>
<li> (>) - clock gate </li>
<li> (@) - data-generated </li>
<li> (r) - ring connects only (never enters the core) </li>
<li> +   - clock drives data </li>
<li> [.## ] - a '.' for each region this net does not use, '#' for each region where this net is in use ( quick visual reference to see how many regions a net uses )  </li></ul> <table border='1' rules='all' cellpadding='4'>
<tr>
<td> <b>Total , 3 clocks (0 ring connects only)</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_send_clk_ipin_net  [##...#.#####....] </td><td> (t)  </td><td> 4245 </td><td> 2 </td><td> 2 </td><td> 1 </td><td> 4 </td><td> 2 </td><td> 4256 </td></tr>
<tr>
<td> i_chk_clk_ipin_net   [###.###.......##] </td><td> (t)  </td><td> 2219 </td><td> 1 </td><td> 1 </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> 2222 </td></tr>
<tr>
<td> i_reg_clk_ipin_net   [###.############] </td><td> (t)  </td><td> 1513 </td><td> 1 </td><td> &nbsp; </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> 1515 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_6 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 783 </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 784 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 1 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_5 , 3 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 84 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 84 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 18 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 18 </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 7 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 7 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_4 , 3 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 1193 </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 1194 </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 995 </td><td> &nbsp; </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> 2 </td><td> 998 </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 105 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 105 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_3 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 41 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 41 </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 8 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 8 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_2 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 1175 </td><td> &nbsp; </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 1176 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 3 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_1 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 16 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 16 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 3 </td></tr>
<tr>
<td> <b>Region CLK_REGION_0_0 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 894 </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 895 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 2 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_7 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 1147 </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> 4 </td><td> &nbsp; </td><td> 1152 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 22 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 22 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_6 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 19 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 19 </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 6 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 6 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_5 , 3 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 13 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 13 </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 7 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 7 </td></tr>
<tr>
<td> i_send_clk_ipin_net </td><td> (t)  </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 3 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_4 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 86 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 86 </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 47 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 47 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_3 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 120 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 120 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 104 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 104 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_2 , 2 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_chk_clk_ipin_net </td><td> (t)  </td><td> 1067 </td><td> &nbsp; </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 1068 </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 3 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_1 , 1 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 3 </td></tr>
<tr>
<td> <b>Region CLK_REGION_1_0 , 1 clocks</b>
 </td><td> &nbsp; </td><td> SEQ </td><td> NAP_M </td><td> NAP_S </td><td> CLK_IPIN </td><td> BRAM </td><td> MLP </td><td> Total </td></tr>
<tr>
<td> i_reg_clk_ipin_net </td><td> (t)  </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> &nbsp; </td><td> 2 </td></tr>
</table>

<br><hr><br>
</body></html>
