v 20121031 2
L 300 800 800 500 3 0 0 0 -1 -1
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
P 1100 500 800 500 1 0 0
{
T 1050 450 9 8 0 1 0 8 1
pinnumber=OUT
T 965 550 5 8 0 1 0 0 1
pinseq=1
T 965 550 5 8 0 1 0 0 1
pinlabel=1
T 815 550 5 8 0 1 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 150 550 9 8 0 1 0 0 1
pinnumber=IN
T 50 550 5 8 0 1 0 0 1
pinseq=2
T 50 550 5 8 0 1 0 0 1
pinlabel=2
T 50 350 5 8 0 1 0 0 1
pintype=io
}
T 150 900 2 10 0 0 0 0 1
device=buf
T 450 200 5 10 1 1 0 2 1
refdes=U?
T 150 1475 5 10 0 1 0 0 1
description=Verilog Buffer, Line Driver
T 150 1100 2 10 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 1350 1300 9 10 0 0 0 0 1
numslots=0
T 150 1300 9 10 0 0 0 0 1
footprint=none
