vhdtdtfi -lib work {/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/cordic.v} -lang verilog -prj cordic_test -o cordic.spl -module cordic -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 cordic.spl {/home/ise/ism_projects/xi share/KRSSG FPGA CODES/cordic_test/cordic.sym} 
