# DESIGN-OF-3-BIT-DIGITAL-TO-ANALOG-CONVERTER-USING-180-NM-CMOS-TECHNOLOGY
Designed a 3-bit weighted-resistor DAC in 180 nm CMOS with schematic, simulation, and layout in Cadence Virtuoso / Tanner EDA. Verified performance through DC and transient simulations, analyzing resolution, linearity, and power consumption.
