// Seed: 3516242899
module module_0;
  always for (id_1 = 1 == 1; id_1; id_1 = 1) id_1 <= 1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  reg  id_5 = 1;
  wire id_6;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8 = id_3;
  id_9 :
  assert property (@(negedge id_8) id_2)
  else id_5 <= 1;
endmodule
